nohup: ignoring input
=================================================================================
 adder 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1988.608037829399, gates: 763, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/adder//adder.lib; read_verilog /tmp/W7NE8Z4N0M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/adder//adder.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W7NE8Z4N0M.v
Parsing Verilog input from `/tmp/W7NE8Z4N0M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6eb3b40e21
CPU: user 0.07s system 0.00s, MEM: 22.03 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 763, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 256), ('XNOR2X1', 250), ('INVX1', 127), ('OAI21X1', 96), ('AOI21X1', 95), ('NAND2X1', 65), ('NOR2X1', 62), ('NAND3X1', 32), ('NOR3X1', 31), ('XOR2X1', 5)]
creating networkx graph with  1019  nodes
created networkx graph with  1019  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.03780865669250488
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.13071656227111816
loadDataAndPreprocess done. time esclaped:  0.130753755569458
originalArea= 2370.8530200000014
initial astranArea= 1988.6079999999888
dealing with pattern# ADDER_G0_13_14 with 124 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH
>>> : Synthesis pattern# ADDER_G0_13_14 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1921.0240269899368, gates: 635, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/adder//ADDER_G0_13_14.lib; read_verilog /tmp/NQDB7FJL9A.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/adder//ADDER_G0_13_14.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NQDB7FJL9A.v
Parsing Verilog input from `/tmp/NQDB7FJL9A.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 964b926881
CPU: user 0.05s system 0.02s, MEM: 21.16 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 635, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 256), ('ADDER_G0_13_14', 127), ('INVX1', 125), ('AOI21X1', 95), ('OAI21X1', 95), ('NAND2X1', 67), ('NOR2X1', 62), ('NAND3X1', 32), ('NOR3X1', 31), ('XOR2X1', 1)]
creating networkx graph with  891  nodes
created networkx graph with  891  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  265.3655767440796
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  265.4452176094055
loadDataAndPreprocess done. time esclaped:  265.4452567100525
current astranArea= 1921.023999999981
>>> choose the cluster ADDER_G0_13_14!

dealing with pattern# ADDER_G1_1_3 with 63 clusters ( size = 3 )
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... 
>>> : Synthesis pattern# ADDER_G1_1_3 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# ADDER_G1_13_15 with 62 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH
>>> : Synthesis pattern# ADDER_G1_13_15 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1905.1520280838013, gates: 604, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/adder//ADDER_G1_13_15.lib; read_verilog /tmp/G4HEPYH6LP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/adder//ADDER_G1_13_15.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G4HEPYH6LP.v
Parsing Verilog input from `/tmp/G4HEPYH6LP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 65228b80bb
CPU: user 0.06s system 0.00s, MEM: 21.02 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 604, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 256), ('ADDER_G0_13_14', 127), ('OAI21X1', 95), ('INVX1', 94), ('NAND2X1', 67), ('AOI21X1', 64), ('NOR2X1', 62), ('NAND3X1', 32), ('ADDER_G1_13_15', 31), ('NOR3X1', 31), ('XOR2X1', 1)]
creating networkx graph with  860  nodes
created networkx graph with  860  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  933.9413452148438
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  934.0075254440308
loadDataAndPreprocess done. time esclaped:  934.0075731277466
current astranArea= 1905.1519999999823
>>> choose the cluster ADDER_G1_13_15!

dealing with pattern# ADDER_G2_1_3 with 63 clusters ( size = 3 )
dealing with pattern# ADDER_G2_8_10 with 34 clusters ( size = 2 )
.................................................................................................................................................................................................................................... HHHHHHHHHH
>>> : Synthesis pattern# ADDER_G2_8_10 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1918.9760284423828, gates: 609, depth: 191
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/adder//ADDER_G2_8_10.lib; read_verilog /tmp/ELMHOYP1QY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/adder//ADDER_G2_8_10.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ELMHOYP1QY.v
Parsing Verilog input from `/tmp/ELMHOYP1QY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cd4595c623
CPU: user 0.06s system 0.00s, MEM: 21.11 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 18% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 609, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 256), ('ADDER_G0_13_14', 127), ('INVX1', 96), ('OAI21X1', 95), ('NAND2X1', 64), ('NOR2X1', 64), ('AOI21X1', 62), ('ADDER_G1_13_15', 34), ('NAND3X1', 33), ('NOR3X1', 31), ('ADDER_G2_8_10', 2), ('XOR2X1', 1)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  948.478390455246
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  948.525856256485
loadDataAndPreprocess done. time esclaped:  948.5258777141571
current astranArea= 1918.975999999982
>>> area increased after remapping!

dealing with pattern# ADDER_G2_8_9_10 with 33 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHH*H
>>> : Synthesis pattern# ADDER_G2_8_9_10 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1437.1839923858643, gates: 256, depth: 128
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/adder//ADDER_G2_8_9_10.lib; read_verilog /tmp/8MB8PW5E6L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/adder//ADDER_G2_8_9_10.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8MB8PW5E6L.v
Parsing Verilog input from `/tmp/8MB8PW5E6L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b293f6820f
CPU: user 0.03s system 0.01s, MEM: 18.27 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 27% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 256, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 256), ('ADDER_G0_13_14', 127), ('ADDER_G2_8_9_10', 127), ('XOR2X1', 1), ('AND2X2', 1)]
creating networkx graph with  512  nodes
created networkx graph with  512  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1073.8632364273071
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1073.86390042305
loadDataAndPreprocess done. time esclaped:  1073.863909482956
current astranArea= 1437.183999999992
>>> choose the cluster ADDER_G2_8_9_10!

saveArea= 551.4239999999968  /  27.729145211122546 %
=================================================================================
 arbiter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16523.77574491501, gates: 6831, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//arbiter.lib; read_verilog /tmp/KIJIHC5B7V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//arbiter.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KIJIHC5B7V.v
Parsing Verilog input from `/tmp/KIJIHC5B7V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7524aa42d8
CPU: user 0.61s system 0.01s, MEM: 76.46 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6831, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2883), ('AOI21X1', 2688), ('INVX1', 524), ('NOR2X1', 317), ('PI', 256), ('NAND3X1', 218), ('NAND2X1', 129), ('NOR3X1', 68), ('AND2X2', 4)]
creating networkx graph with  7087  nodes
created networkx graph with  7087  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.445232629776001
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.873530626296997
loadDataAndPreprocess done. time esclaped:  1.8735640048980713
originalArea= 17538.305039999515
initial astranArea= 16523.775999999063
dealing with pattern# ARBITER_G0_4_6 with 2823 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH*H***HHHHHHH*
>>> : Synthesis pattern# ARBITER_G0_4_6 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16523.77574491501, gates: 6831, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G0_4_6.lib; read_verilog /tmp/Y3SMX7PL5W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G0_4_6.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y3SMX7PL5W.v
Parsing Verilog input from `/tmp/Y3SMX7PL5W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b9494728ff
CPU: user 0.57s system 0.04s, MEM: 76.50 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6831, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2883), ('AOI21X1', 2688), ('INVX1', 524), ('NOR2X1', 317), ('PI', 256), ('NAND3X1', 218), ('NAND2X1', 129), ('NOR3X1', 68), ('AND2X2', 4)]
creating networkx graph with  7087  nodes
created networkx graph with  7087  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  29.177212715148926
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  30.790441751480103
loadDataAndPreprocess done. time esclaped:  30.790481328964233
current astranArea= 16523.775999999063
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_1_5_6470 with 2695 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................... HHHHHH
>>> : Synthesis pattern# ARBITER_G0_1_5_6470 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17233.919761180878, gates: 6860, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G0_1_5_6470.lib; read_verilog /tmp/SKPQT07909.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G0_1_5_6470.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SKPQT07909.v
Parsing Verilog input from `/tmp/SKPQT07909.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d790ba79da
CPU: user 0.58s system 0.03s, MEM: 77.18 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6860, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2688), ('INVX1', 388), ('ARBITER_G0_1_5_6470', 383), ('NOR2X1', 269), ('OR2X2', 256), ('PI', 256), ('NAND3X1', 146), ('NOR3X1', 23), ('NAND2X1', 19)]
creating networkx graph with  7116  nodes
created networkx graph with  7116  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  70.37359666824341
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  71.40931701660156
loadDataAndPreprocess done. time esclaped:  71.40936422348022
current astranArea= 17233.91999999939
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_1_6470 with 2695 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# ARBITER_G0_1_6470 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16523.77574491501, gates: 6831, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G0_1_6470.lib; read_verilog /tmp/NBSP7HD2Y8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G0_1_6470.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NBSP7HD2Y8.v
Parsing Verilog input from `/tmp/NBSP7HD2Y8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8ffeab20bd
CPU: user 0.60s system 0.03s, MEM: 76.52 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6831, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2883), ('AOI21X1', 2688), ('INVX1', 524), ('NOR2X1', 317), ('PI', 256), ('NAND3X1', 218), ('NAND2X1', 129), ('NOR3X1', 68), ('AND2X2', 4)]
creating networkx graph with  7087  nodes
created networkx graph with  7087  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  99.3469717502594
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  100.81825494766235
loadDataAndPreprocess done. time esclaped:  100.81829166412354
current astranArea= 16523.775999999063
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_0_1008 with 400 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# ARBITER_G0_0_1008 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16520.191744685173, gates: 6825, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G0_0_1008.lib; read_verilog /tmp/GN1QT51DJ9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G0_0_1008.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GN1QT51DJ9.v
Parsing Verilog input from `/tmp/GN1QT51DJ9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 40699b861f
CPU: user 0.57s system 0.03s, MEM: 76.49 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6825, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2883), ('AOI21X1', 2688), ('INVX1', 517), ('NOR2X1', 317), ('PI', 256), ('NAND3X1', 214), ('NAND2X1', 129), ('NOR3X1', 67), ('AND2X2', 6), ('ARBITER_G0_0_1008', 4)]
creating networkx graph with  7081  nodes
created networkx graph with  7081  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  115.89558482170105
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  117.02439451217651
loadDataAndPreprocess done. time esclaped:  117.02442622184753
current astranArea= 16520.191999999053
>>> choose the cluster ARBITER_G0_0_1008!

dealing with pattern# ARBITER_G1_4_6 with 2823 clusters ( size = 2 )
dealing with pattern# ARBITER_G1_1_5_6470 with 2695 clusters ( size = 3 )
dealing with pattern# ARBITER_G1_1_6470 with 2695 clusters ( size = 2 )
dealing with pattern# ARBITER_G1_0_1008 with 395 clusters ( size = 2 )
dealing with pattern# ARBITER_G1_0_1008_1276 with 255 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# ARBITER_G1_0_1008_1276 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16522.239745378494, gates: 6822, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G1_0_1008_1276.lib; read_verilog /tmp/G8FWM86VWD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G1_0_1008_1276.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G8FWM86VWD.v
Parsing Verilog input from `/tmp/G8FWM86VWD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0ba33cefb2
CPU: user 0.57s system 0.04s, MEM: 76.52 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6822, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2883), ('AOI21X1', 2688), ('INVX1', 514), ('NOR2X1', 317), ('PI', 256), ('NAND3X1', 211), ('NAND2X1', 129), ('NOR3X1', 62), ('ARBITER_G1_0_1008_1276', 12), ('AND2X2', 6)]
creating networkx graph with  7078  nodes
created networkx graph with  7078  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  176.12590146064758
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  177.5041036605835
loadDataAndPreprocess done. time esclaped:  177.50414085388184
current astranArea= 16522.239999999038
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_0_424_1098 with 198 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH**HHH
>>> : Synthesis pattern# ARBITER_G1_0_424_1098 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16520.191744685173, gates: 6825, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G1_0_424_1098.lib; read_verilog /tmp/8NBW7FXG0R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G1_0_424_1098.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8NBW7FXG0R.v
Parsing Verilog input from `/tmp/8NBW7FXG0R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d4712d7653
CPU: user 0.59s system 0.04s, MEM: 76.52 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6825, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2883), ('AOI21X1', 2688), ('INVX1', 517), ('NOR2X1', 317), ('PI', 256), ('NAND3X1', 214), ('NAND2X1', 129), ('NOR3X1', 67), ('AND2X2', 6), ('ARBITER_G0_0_1008', 4)]
creating networkx graph with  7081  nodes
created networkx graph with  7081  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  227.77868676185608
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  229.2745180130005
loadDataAndPreprocess done. time esclaped:  229.27455949783325
current astranArea= 16520.191999999053
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_0_423 with 188 clusters ( size = 2 )
........................................................................................................................................... HHHHHHHHHH******
>>> : Synthesis pattern# ARBITER_G1_0_423 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16752.639737844467, gates: 6824, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G1_0_423.lib; read_verilog /tmp/0CNZSUD7XN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G1_0_423.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0CNZSUD7XN.v
Parsing Verilog input from `/tmp/0CNZSUD7XN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ded6817e84
CPU: user 0.60s system 0.02s, MEM: 76.44 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6824, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2815), ('AOI21X1', 2688), ('INVX1', 516), ('NOR2X1', 256), ('PI', 256), ('ARBITER_G1_0_423', 255), ('NOR3X1', 137), ('ARBITER_G0_0_1008', 131), ('NAND3X1', 19), ('AND2X2', 6), ('NAND2X1', 1)]
creating networkx graph with  7080  nodes
created networkx graph with  7080  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  238.5734920501709
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  239.99969625473022
loadDataAndPreprocess done. time esclaped:  239.99973249435425
current astranArea= 16752.639999999166
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_175_1558 with 129 clusters ( size = 2 )
...................................................................................................................................................................... HHHHHHHHHHHHHHHH*H
>>> : Synthesis pattern# ARBITER_G1_175_1558 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16403.967730760574, gates: 6780, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G1_175_1558.lib; read_verilog /tmp/BZHCY5RFMH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G1_175_1558.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BZHCY5RFMH.v
Parsing Verilog input from `/tmp/BZHCY5RFMH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 381f939152
CPU: user 0.61s system 0.02s, MEM: 76.30 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2755), ('AOI21X1', 2688), ('INVX1', 472), ('NAND2X1', 316), ('NAND3X1', 257), ('PI', 256), ('ARBITER_G1_175_1558', 155), ('NOR2X1', 129), ('AND2X2', 8)]
creating networkx graph with  7036  nodes
created networkx graph with  7036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  256.5408890247345
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  257.2393181324005
loadDataAndPreprocess done. time esclaped:  257.23936462402344
current astranArea= 16403.96799999902
>>> choose the cluster ARBITER_G1_175_1558!

dealing with pattern# ARBITER_G2_2_6519 with 1407 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_10_395 with 1278 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH*
>>> : Synthesis pattern# ARBITER_G2_10_395 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16542.207738280296, gates: 6785, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_10_395.lib; read_verilog /tmp/MHSMV2W8XA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_10_395.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MHSMV2W8XA.v
Parsing Verilog input from `/tmp/MHSMV2W8XA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fc14ca0e2e
CPU: user 0.59s system 0.02s, MEM: 76.43 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6785, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2815), ('AOI21X1', 2687), ('INVX1', 477), ('NAND2X1', 256), ('PI', 256), ('ARBITER_G1_175_1558', 156), ('ARBITER_G2_10_395', 129), ('NOR2X1', 128), ('ARBITER_G0_0_1008', 70), ('NAND3X1', 59), ('AND2X2', 8)]
creating networkx graph with  7041  nodes
created networkx graph with  7041  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  280.09902477264404
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  281.04523158073425
loadDataAndPreprocess done. time esclaped:  281.04526948928833
current astranArea= 16542.20799999906
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_0_4 with 511 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# ARBITER_G2_0_4 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16403.967730760574, gates: 6780, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_0_4.lib; read_verilog /tmp/7E04J5K6LV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_0_4.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7E04J5K6LV.v
Parsing Verilog input from `/tmp/7E04J5K6LV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f22c5d0c68
CPU: user 0.55s system 0.04s, MEM: 76.30 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2755), ('AOI21X1', 2688), ('INVX1', 472), ('NAND2X1', 316), ('NAND3X1', 257), ('PI', 256), ('ARBITER_G1_175_1558', 155), ('NOR2X1', 129), ('AND2X2', 8)]
creating networkx graph with  7036  nodes
created networkx graph with  7036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  295.8931312561035
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  296.7923369407654
loadDataAndPreprocess done. time esclaped:  296.79237270355225
current astranArea= 16403.96799999902
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_0_4_1015 with 337 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# ARBITER_G2_0_4_1015 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16403.967730760574, gates: 6780, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_0_4_1015.lib; read_verilog /tmp/QPT3PYV1AI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_0_4_1015.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QPT3PYV1AI.v
Parsing Verilog input from `/tmp/QPT3PYV1AI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9cfa8d41d7
CPU: user 0.62s system 0.02s, MEM: 76.30 MB total, 69.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2755), ('AOI21X1', 2688), ('INVX1', 472), ('NAND2X1', 316), ('NAND3X1', 257), ('PI', 256), ('ARBITER_G1_175_1558', 155), ('NOR2X1', 129), ('AND2X2', 8)]
creating networkx graph with  7036  nodes
created networkx graph with  7036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  349.23070311546326
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  349.89572405815125
loadDataAndPreprocess done. time esclaped:  349.8957576751709
current astranArea= 16403.96799999902
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_0_947 with 316 clusters ( size = 2 )
.............................................................................................................................................. HHHHHHHHHHHHHHH**H**HH*
>>> : Synthesis pattern# ARBITER_G2_0_947 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16413.18374300003, gates: 6821, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_0_947.lib; read_verilog /tmp/M8YBAKGCUA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_0_947.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M8YBAKGCUA.v
Parsing Verilog input from `/tmp/M8YBAKGCUA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e3cccedded
CPU: user 0.58s system 0.03s, MEM: 76.44 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6821, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2688), ('INVX1', 512), ('NAND3X1', 257), ('ARBITER_G2_0_947', 256), ('PI', 256), ('ARBITER_G1_175_1558', 156), ('NOR2X1', 128), ('NAND2X1', 128), ('AND2X2', 8)]
creating networkx graph with  7077  nodes
created networkx graph with  7077  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  358.7797842025757
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  359.8961238861084
loadDataAndPreprocess done. time esclaped:  359.8961663246155
current astranArea= 16413.18399999905
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_0_1_4 with 256 clusters ( size = 3 )
dealing with pattern# ARBITER_G2_7_6429 with 193 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_2_392_6519 with 187 clusters ( size = 3 )
dealing with pattern# ARBITER_G2_0_1_4_1015 with 169 clusters ( size = 4 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# ARBITER_G2_0_1_4_1015 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16403.967730760574, gates: 6780, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_0_1_4_1015.lib; read_verilog /tmp/A5OMP8I5BO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_0_1_4_1015.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A5OMP8I5BO.v
Parsing Verilog input from `/tmp/A5OMP8I5BO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1192c179d0
CPU: user 0.56s system 0.03s, MEM: 76.31 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2755), ('AOI21X1', 2688), ('INVX1', 472), ('NAND2X1', 316), ('NAND3X1', 257), ('PI', 256), ('ARBITER_G1_175_1558', 155), ('NOR2X1', 129), ('AND2X2', 8)]
creating networkx graph with  7036  nodes
created networkx graph with  7036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  418.03569889068604
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  418.7195370197296
loadDataAndPreprocess done. time esclaped:  418.71957182884216
current astranArea= 16403.96799999902
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_4_1015 with 169 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_2_406 with 137 clusters ( size = 3 )
dealing with pattern# ARBITER_G2_7_390_3660 with 91 clusters ( size = 4 )
........................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH**HHHHH
>>> : Synthesis pattern# ARBITER_G2_7_390_3660 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16403.967730760574, gates: 6780, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_7_390_3660.lib; read_verilog /tmp/XUGAE7ASGO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_7_390_3660.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XUGAE7ASGO.v
Parsing Verilog input from `/tmp/XUGAE7ASGO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1420c7ccf9
CPU: user 0.60s system 0.04s, MEM: 76.31 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2755), ('AOI21X1', 2688), ('INVX1', 472), ('NAND2X1', 316), ('NAND3X1', 257), ('PI', 256), ('ARBITER_G1_175_1558', 155), ('NOR2X1', 129), ('AND2X2', 8)]
creating networkx graph with  7036  nodes
created networkx graph with  7036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  469.10531997680664
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  470.0359766483307
loadDataAndPreprocess done. time esclaped:  470.0360314846039
current astranArea= 16403.96799999902
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_2_396_406 with 69 clusters ( size = 4 )
dealing with pattern# ARBITER_G2_0_6652 with 67 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_0_396_947_6565 with 61 clusters ( size = 4 )
dealing with pattern# ARBITER_G2_0_947_6565 with 61 clusters ( size = 3 )
dealing with pattern# ARBITER_G2_7_409_6385 with 61 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHH**HHHHHHHHHHHH**
>>> : Synthesis pattern# ARBITER_G2_7_409_6385 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16403.967730760574, gates: 6780, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_7_409_6385.lib; read_verilog /tmp/4ID1P7TVOP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_7_409_6385.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4ID1P7TVOP.v
Parsing Verilog input from `/tmp/4ID1P7TVOP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e0a517ef86
CPU: user 0.62s system 0.02s, MEM: 76.31 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2755), ('AOI21X1', 2688), ('INVX1', 472), ('NAND2X1', 316), ('NAND3X1', 257), ('PI', 256), ('ARBITER_G1_175_1558', 155), ('NOR2X1', 129), ('AND2X2', 8)]
creating networkx graph with  7036  nodes
created networkx graph with  7036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  507.88824439048767
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  508.859979391098
loadDataAndPreprocess done. time esclaped:  508.8600342273712
current astranArea= 16403.96799999902
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_228_229 with 61 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHHHHHHHHH
>>> : Synthesis pattern# ARBITER_G2_228_229 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16403.967730760574, gates: 6780, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_228_229.lib; read_verilog /tmp/6LU66YJHIJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_228_229.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6LU66YJHIJ.v
Parsing Verilog input from `/tmp/6LU66YJHIJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f7f310eb6d
CPU: user 0.64s system 0.02s, MEM: 76.30 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2755), ('AOI21X1', 2688), ('INVX1', 472), ('NAND2X1', 316), ('NAND3X1', 257), ('PI', 256), ('ARBITER_G1_175_1558', 155), ('NOR2X1', 129), ('AND2X2', 8)]
creating networkx graph with  7036  nodes
created networkx graph with  7036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  529.4917948246002
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  530.4604144096375
loadDataAndPreprocess done. time esclaped:  530.4604716300964
current astranArea= 16403.96799999902
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_120_314_315 with 58 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHHHHHHHH
>>> : Synthesis pattern# ARBITER_G2_120_314_315 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16403.967730760574, gates: 6780, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_120_314_315.lib; read_verilog /tmp/12FMU0MQ0F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_120_314_315.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/12FMU0MQ0F.v
Parsing Verilog input from `/tmp/12FMU0MQ0F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0211fabd0b
CPU: user 0.60s system 0.04s, MEM: 76.32 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2755), ('AOI21X1', 2688), ('INVX1', 472), ('NAND2X1', 316), ('NAND3X1', 257), ('PI', 256), ('ARBITER_G1_175_1558', 155), ('NOR2X1', 129), ('AND2X2', 8)]
creating networkx graph with  7036  nodes
created networkx graph with  7036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  586.6050527095795
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  587.3045828342438
loadDataAndPreprocess done. time esclaped:  587.3046481609344
current astranArea= 16403.96799999902
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_314_315 with 58 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH
>>> : Synthesis pattern# ARBITER_G2_314_315 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16403.967730760574, gates: 6780, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_314_315.lib; read_verilog /tmp/7KFKHIUH5E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_314_315.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7KFKHIUH5E.v
Parsing Verilog input from `/tmp/7KFKHIUH5E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1b7edb1d53
CPU: user 0.62s system 0.05s, MEM: 76.30 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2755), ('AOI21X1', 2688), ('INVX1', 472), ('NAND2X1', 316), ('NAND3X1', 257), ('PI', 256), ('ARBITER_G1_175_1558', 155), ('NOR2X1', 129), ('AND2X2', 8)]
creating networkx graph with  7036  nodes
created networkx graph with  7036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  611.9286634922028
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  612.8967797756195
loadDataAndPreprocess done. time esclaped:  612.8968336582184
current astranArea= 16403.96799999902
>>> area increased after remapping!

dealing with pattern# ARBITER_G2_7_388_390_3660 with 46 clusters ( size = 5 )
dealing with pattern# ARBITER_G2_237_3162 with 46 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# ARBITER_G2_237_3162 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 16403.967730760574, gates: 6780, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_237_3162.lib; read_verilog /tmp/FOJ7XM7K2B.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/arbiter//ARBITER_G2_237_3162.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FOJ7XM7K2B.v
Parsing Verilog input from `/tmp/FOJ7XM7K2B.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c35740159d
CPU: user 0.63s system 0.03s, MEM: 76.30 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6780, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2755), ('AOI21X1', 2688), ('INVX1', 472), ('NAND2X1', 316), ('NAND3X1', 257), ('PI', 256), ('ARBITER_G1_175_1558', 155), ('NOR2X1', 129), ('AND2X2', 8)]
creating networkx graph with  7036  nodes
created networkx graph with  7036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  657.1122608184814
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  658.13401055336
loadDataAndPreprocess done. time esclaped:  658.1340663433075
current astranArea= 16403.96799999902
>>> area increased after remapping!

dealing with pattern# ARBITER_G3_2_6519 with 1407 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_10_395 with 1278 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_4 with 511 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_4_1015 with 337 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_0_947 with 316 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_1_4 with 256 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_7_6429 with 193 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_2_392_6519 with 187 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_0_1_4_1015 with 169 clusters ( size = 4 )
dealing with pattern# ARBITER_G3_4_1015 with 169 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_2_406 with 137 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_7_390_3660 with 91 clusters ( size = 4 )
dealing with pattern# ARBITER_G3_2_396_406 with 69 clusters ( size = 4 )
dealing with pattern# ARBITER_G3_0_6652 with 67 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_396_947_6565 with 61 clusters ( size = 4 )
dealing with pattern# ARBITER_G3_0_947_6565 with 61 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_7_409_6385 with 61 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_228_229 with 61 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_120_314_315 with 58 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_314_315 with 58 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_7_388_390_3660 with 46 clusters ( size = 5 )
dealing with pattern# ARBITER_G3_237_3162 with 46 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_2_6519 with 1407 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_10_395 with 1278 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_4 with 511 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_4_1015 with 337 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_947 with 316 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_1_4 with 256 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_7_6429 with 193 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_2_392_6519 with 187 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_1_4_1015 with 169 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_4_1015 with 169 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_2_406 with 137 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_7_390_3660 with 91 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_2_396_406 with 69 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_0_6652 with 67 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_396_947_6565 with 61 clusters ( size = 4 )
dealing with pattern# ARBITER_G4_0_947_6565 with 61 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_7_409_6385 with 61 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_228_229 with 61 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_120_314_315 with 58 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_314_315 with 58 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_7_388_390_3660 with 46 clusters ( size = 5 )
dealing with pattern# ARBITER_G4_237_3162 with 46 clusters ( size = 3 )
saveArea= 119.80800000004456  /  0.7250642952316186 %
=================================================================================
 bar 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4167.680085778236, gates: 1458, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//bar.lib; read_verilog /tmp/22278UFULJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//bar.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/22278UFULJ.v
Parsing Verilog input from `/tmp/22278UFULJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5ceb310d1d
CPU: user 0.13s system 0.00s, MEM: 28.53 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1458, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 735), ('OAI21X1', 249), ('INVX1', 207), ('PI', 135), ('NAND2X1', 83), ('AOI22X1', 75), ('AOI21X1', 32), ('NAND3X1', 23), ('NOR2X1', 17), ('OR2X2', 15), ('NOR3X1', 13), ('AND2X2', 9)]
creating networkx graph with  1593  nodes
created networkx graph with  1593  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.05991482734680176
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2349092960357666
loadDataAndPreprocess done. time esclaped:  0.23495125770568848
originalArea= 4808.934520000074
initial astranArea= 4167.679999999891
dealing with pattern# BAR_G0_0_824 with 293 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH*H***HHHHHHH*
>>> : Synthesis pattern# BAR_G0_0_824 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4215.296082377434, gates: 1403, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G0_0_824.lib; read_verilog /tmp/ZFW96OOION.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G0_0_824.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZFW96OOION.v
Parsing Verilog input from `/tmp/ZFW96OOION.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 302b9de62a
CPU: user 0.11s system 0.01s, MEM: 28.33 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1403, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 728), ('OAI21X1', 142), ('PI', 135), ('INVX1', 125), ('BAR_G0_0_824', 119), ('AOI22X1', 72), ('NAND2X1', 53), ('AND2X2', 49), ('AOI21X1', 44), ('NAND3X1', 41), ('NOR2X1', 13), ('OR2X2', 11), ('NOR3X1', 6)]
creating networkx graph with  1538  nodes
created networkx graph with  1538  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  20.695506811141968
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  20.801263570785522
loadDataAndPreprocess done. time esclaped:  20.80131483078003
current astranArea= 4215.295999999894
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_823_824 with 153 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................... HHHHHH
>>> : Synthesis pattern# BAR_G0_0_823_824 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4169.216087937355, gates: 1444, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G0_0_823_824.lib; read_verilog /tmp/DFL6PN1ZHW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G0_0_823_824.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DFL6PN1ZHW.v
Parsing Verilog input from `/tmp/DFL6PN1ZHW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d18a4f3e8a
CPU: user 0.11s system 0.01s, MEM: 28.53 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1444, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 734), ('OAI21X1', 233), ('INVX1', 193), ('PI', 135), ('NAND2X1', 83), ('AOI22X1', 75), ('AOI21X1', 32), ('NAND3X1', 23), ('BAR_G0_0_823_824', 18), ('NOR2X1', 18), ('OR2X2', 14), ('NOR3X1', 12), ('AND2X2', 9)]
creating networkx graph with  1579  nodes
created networkx graph with  1579  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  59.37489104270935
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  59.75444936752319
loadDataAndPreprocess done. time esclaped:  59.75451946258545
current astranArea= 4169.215999999891
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_825 with 93 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# BAR_G0_0_825 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4160.000083804131, gates: 1454, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G0_0_825.lib; read_verilog /tmp/UQ120TQ1VR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G0_0_825.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UQ120TQ1VR.v
Parsing Verilog input from `/tmp/UQ120TQ1VR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8060f1ac14
CPU: user 0.11s system 0.01s, MEM: 28.57 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1454, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 727), ('OAI21X1', 252), ('INVX1', 207), ('PI', 135), ('NAND2X1', 78), ('AOI22X1', 73), ('AOI21X1', 40), ('NAND3X1', 22), ('OR2X2', 18), ('NOR3X1', 16), ('NOR2X1', 11), ('BAR_G0_0_825', 6), ('AND2X2', 4)]
creating networkx graph with  1589  nodes
created networkx graph with  1589  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  86.53088092803955
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  86.70356845855713
loadDataAndPreprocess done. time esclaped:  86.703617811203
current astranArea= 4159.999999999894
>>> choose the cluster BAR_G0_0_825!

dealing with pattern# BAR_G1_0_825 with 292 clusters ( size = 2 )
dealing with pattern# BAR_G1_0_824_825 with 152 clusters ( size = 3 )
dealing with pattern# BAR_G1_0_826 with 93 clusters ( size = 2 )
dealing with pattern# BAR_G1_22_864 with 72 clusters ( size = 2 )
...................................................................................................................................................................... HHHHHHHHHHHHHHH
>>> : Synthesis pattern# BAR_G1_22_864 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4182.016088485718, gates: 1454, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_22_864.lib; read_verilog /tmp/2Q6IQW20HX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_22_864.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2Q6IQW20HX.v
Parsing Verilog input from `/tmp/2Q6IQW20HX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7597bee406
CPU: user 0.12s system 0.01s, MEM: 28.59 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1454, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 629), ('OAI21X1', 266), ('INVX1', 210), ('PI', 135), ('BAR_G1_22_864', 93), ('NAND2X1', 86), ('AOI22X1', 79), ('NAND3X1', 45), ('AOI21X1', 35), ('OR2X2', 6), ('NOR2X1', 3), ('AND2X2', 1), ('BAR_G0_0_825', 1)]
creating networkx graph with  1589  nodes
created networkx graph with  1589  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  124.4632203578949
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  124.641850233078
loadDataAndPreprocess done. time esclaped:  124.64189910888672
current astranArea= 4182.015999999901
>>> area increased after remapping!

dealing with pattern# BAR_G1_0_567_825 with 71 clusters ( size = 3 )
...................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHH*H
>>> : Synthesis pattern# BAR_G1_0_567_825 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# BAR_G1_0_15 with 70 clusters ( size = 2 )
.......................................................................................................................................................................................................................................................... HHHHHHHHHHHHHH*H
>>> : Synthesis pattern# BAR_G1_0_15 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4160.000083804131, gates: 1454, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_0_15.lib; read_verilog /tmp/BS31R6FZC5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_0_15.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BS31R6FZC5.v
Parsing Verilog input from `/tmp/BS31R6FZC5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f0b11a873d
CPU: user 0.12s system 0.01s, MEM: 28.57 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1454, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G1_0_15', 727), ('OAI21X1', 252), ('INVX1', 207), ('PI', 135), ('NAND2X1', 78), ('AOI22X1', 73), ('AOI21X1', 40), ('NAND3X1', 22), ('OR2X2', 18), ('NOR3X1', 16), ('NOR2X1', 11), ('BAR_G0_0_825', 6), ('AND2X2', 4)]
creating networkx graph with  1589  nodes
created networkx graph with  1589  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  193.05964994430542
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  193.2387626171112
loadDataAndPreprocess done. time esclaped:  193.23882484436035
current astranArea= 4159.999999999894
>>> area increased after remapping!

dealing with pattern# BAR_G1_0_567_824_825 with 69 clusters ( size = 4 )
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# BAR_G1_0_567_824_825 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4160.000083804131, gates: 1454, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_0_567_824_825.lib; read_verilog /tmp/KIQ3VN3D6L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_0_567_824_825.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KIQ3VN3D6L.v
Parsing Verilog input from `/tmp/KIQ3VN3D6L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8f26bf1db4
CPU: user 0.12s system 0.01s, MEM: 28.58 MB total, 22.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1454, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 727), ('OAI21X1', 252), ('INVX1', 207), ('PI', 135), ('NAND2X1', 78), ('AOI22X1', 73), ('AOI21X1', 40), ('NAND3X1', 22), ('OR2X2', 18), ('NOR3X1', 16), ('NOR2X1', 11), ('BAR_G0_0_825', 6), ('AND2X2', 4)]
creating networkx graph with  1589  nodes
created networkx graph with  1589  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  267.08552408218384
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  267.2608256340027
loadDataAndPreprocess done. time esclaped:  267.26088404655457
current astranArea= 4159.999999999894
>>> area increased after remapping!

dealing with pattern# BAR_G1_32_74 with 36 clusters ( size = 2 )
.................................................................................................................................................................................................... HHHHHHHHHH*HH
>>> : Synthesis pattern# BAR_G1_32_74 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4177.408086657524, gates: 1452, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_32_74.lib; read_verilog /tmp/00EN1CE439.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_32_74.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/00EN1CE439.v
Parsing Verilog input from `/tmp/00EN1CE439.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: aad2b0e898
CPU: user 0.11s system 0.01s, MEM: 28.58 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1452, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 684), ('OAI21X1', 250), ('INVX1', 199), ('PI', 135), ('NAND2X1', 81), ('AOI22X1', 76), ('BAR_G1_32_74', 48), ('AOI21X1', 41), ('NAND3X1', 35), ('NOR2X1', 16), ('OR2X2', 14), ('BAR_G0_0_825', 5), ('AND2X2', 3)]
creating networkx graph with  1587  nodes
created networkx graph with  1587  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  309.4032509326935
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  309.6949517726898
loadDataAndPreprocess done. time esclaped:  309.694997549057
current astranArea= 4177.4079999998985
>>> area increased after remapping!

dealing with pattern# BAR_G1_55_56 with 32 clusters ( size = 2 )
................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHH***H
>>> : Synthesis pattern# BAR_G1_55_56 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4177.408086657524, gates: 1452, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_55_56.lib; read_verilog /tmp/PUOXVOW49S.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_55_56.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PUOXVOW49S.v
Parsing Verilog input from `/tmp/PUOXVOW49S.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fc64e8faf3
CPU: user 0.13s system 0.00s, MEM: 28.58 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1452, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 684), ('OAI21X1', 250), ('INVX1', 199), ('PI', 135), ('NAND2X1', 81), ('AOI22X1', 76), ('BAR_G1_55_56', 48), ('AOI21X1', 41), ('NAND3X1', 35), ('NOR2X1', 16), ('OR2X2', 14), ('BAR_G0_0_825', 5), ('AND2X2', 3)]
creating networkx graph with  1587  nodes
created networkx graph with  1587  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  352.68933963775635
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  352.8580582141876
loadDataAndPreprocess done. time esclaped:  352.8581018447876
current astranArea= 4177.4079999998985
>>> area increased after remapping!

dealing with pattern# BAR_G1_37_411 with 21 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# BAR_G1_37_411 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4140.544083356857, gates: 1450, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_37_411.lib; read_verilog /tmp/ILL0KYMDMY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G1_37_411.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ILL0KYMDMY.v
Parsing Verilog input from `/tmp/ILL0KYMDMY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ab2942ac08
CPU: user 0.12s system 0.01s, MEM: 28.55 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1450, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 723), ('OAI21X1', 259), ('INVX1', 208), ('PI', 135), ('NAND2X1', 80), ('AOI22X1', 74), ('AOI21X1', 40), ('NAND3X1', 20), ('BAR_G1_37_411', 18), ('NOR2X1', 11), ('OR2X2', 7), ('NOR3X1', 6), ('BAR_G0_0_825', 2), ('AND2X2', 2)]
creating networkx graph with  1585  nodes
created networkx graph with  1585  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  366.6919889450073
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  366.8674068450928
loadDataAndPreprocess done. time esclaped:  366.8674511909485
current astranArea= 4140.543999999897
>>> choose the cluster BAR_G1_37_411!

dealing with pattern# BAR_G2_0_823 with 292 clusters ( size = 2 )
dealing with pattern# BAR_G2_0_822_823 with 152 clusters ( size = 3 )
dealing with pattern# BAR_G2_0_824 with 94 clusters ( size = 2 )
dealing with pattern# BAR_G2_22_862 with 72 clusters ( size = 2 )
dealing with pattern# BAR_G2_0_567_823 with 71 clusters ( size = 3 )
dealing with pattern# BAR_G2_0_15 with 70 clusters ( size = 2 )
dealing with pattern# BAR_G2_0_567_822_823 with 69 clusters ( size = 4 )
dealing with pattern# BAR_G2_32_74 with 36 clusters ( size = 2 )
dealing with pattern# BAR_G2_55_56 with 32 clusters ( size = 2 )
dealing with pattern# BAR_G2_176_1063 with 21 clusters ( size = 3 )
......................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHH
>>> : Synthesis pattern# BAR_G2_176_1063 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4141.056083321571, gates: 1451, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G2_176_1063.lib; read_verilog /tmp/6RZDM99PUP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G2_176_1063.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6RZDM99PUP.v
Parsing Verilog input from `/tmp/6RZDM99PUP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7d961fd142
CPU: user 0.11s system 0.01s, MEM: 28.56 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1451, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 723), ('OAI21X1', 259), ('INVX1', 209), ('PI', 135), ('NAND2X1', 80), ('AOI22X1', 74), ('AOI21X1', 40), ('NAND3X1', 21), ('BAR_G1_37_411', 17), ('NOR2X1', 11), ('OR2X2', 7), ('NOR3X1', 5), ('BAR_G0_0_825', 2), ('AND2X2', 2), ('BAR_G2_176_1063', 1)]
creating networkx graph with  1586  nodes
created networkx graph with  1586  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  404.95751333236694
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  405.1332173347473
loadDataAndPreprocess done. time esclaped:  405.1332881450653
current astranArea= 4141.055999999897
>>> area increased after remapping!

dealing with pattern# BAR_G2_176_1076 with 20 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# BAR_G2_176_1076 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4140.544083356857, gates: 1450, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G2_176_1076.lib; read_verilog /tmp/41YX3I57LQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G2_176_1076.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/41YX3I57LQ.v
Parsing Verilog input from `/tmp/41YX3I57LQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5d88566764
CPU: user 0.14s system 0.00s, MEM: 28.56 MB total, 21.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1450, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 723), ('OAI21X1', 259), ('INVX1', 208), ('PI', 135), ('NAND2X1', 80), ('AOI22X1', 74), ('AOI21X1', 40), ('NAND3X1', 20), ('BAR_G2_176_1076', 18), ('NOR2X1', 11), ('OR2X2', 7), ('NOR3X1', 6), ('BAR_G0_0_825', 2), ('AND2X2', 2)]
creating networkx graph with  1585  nodes
created networkx graph with  1585  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  419.1181483268738
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  419.2970519065857
loadDataAndPreprocess done. time esclaped:  419.2971031665802
current astranArea= 4140.543999999897
>>> area increased after remapping!

dealing with pattern# BAR_G2_32_138_1170 with 12 clusters ( size = 3 )
dealing with pattern# BAR_G2_0_71_72 with 11 clusters ( size = 3 )
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHH*HHHH
>>> : Synthesis pattern# BAR_G2_0_71_72 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4184.576078534126, gates: 1473, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G2_0_71_72.lib; read_verilog /tmp/2RXKCZU9JI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G2_0_71_72.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2RXKCZU9JI.v
Parsing Verilog input from `/tmp/2RXKCZU9JI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b0e03e387e
CPU: user 0.11s system 0.02s, MEM: 28.77 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1473, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 702), ('OAI21X1', 276), ('INVX1', 229), ('PI', 135), ('NAND2X1', 83), ('AOI22X1', 76), ('AOI21X1', 32), ('NAND3X1', 30), ('BAR_G2_0_71_72', 18), ('NOR2X1', 8), ('OR2X2', 7), ('NOR3X1', 6), ('BAR_G1_37_411', 3), ('AND2X2', 2), ('BAR_G0_0_825', 1)]
creating networkx graph with  1608  nodes
created networkx graph with  1608  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  498.21550607681274
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  498.41504526138306
loadDataAndPreprocess done. time esclaped:  498.4150993824005
current astranArea= 4184.575999999893
>>> area increased after remapping!

dealing with pattern# BAR_G2_176_1005 with 8 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH
>>> : Synthesis pattern# BAR_G2_176_1005 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4137.984085559845, gates: 1451, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G2_176_1005.lib; read_verilog /tmp/81FEOO864L.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G2_176_1005.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/81FEOO864L.v
Parsing Verilog input from `/tmp/81FEOO864L.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: db3bbc0038
CPU: user 0.12s system 0.00s, MEM: 28.57 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1451, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 714), ('OAI21X1', 253), ('INVX1', 208), ('PI', 135), ('NAND2X1', 80), ('AOI22X1', 79), ('AOI21X1', 34), ('NOR2X1', 24), ('BAR_G2_176_1005', 15), ('NAND3X1', 15), ('BAR_G1_37_411', 12), ('BAR_G0_0_825', 9), ('NOR3X1', 6), ('AND2X2', 2)]
creating networkx graph with  1586  nodes
created networkx graph with  1586  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  521.8160905838013
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  522.1131262779236
loadDataAndPreprocess done. time esclaped:  522.1131818294525
current astranArea= 4137.9839999998985
>>> choose the cluster BAR_G2_176_1005!

dealing with pattern# BAR_G3_0_825 with 290 clusters ( size = 2 )
dealing with pattern# BAR_G3_0_824_825 with 152 clusters ( size = 3 )
dealing with pattern# BAR_G3_0_826 with 94 clusters ( size = 2 )
dealing with pattern# BAR_G3_22_864 with 72 clusters ( size = 2 )
dealing with pattern# BAR_G3_0_569_825 with 71 clusters ( size = 3 )
dealing with pattern# BAR_G3_0_15 with 70 clusters ( size = 2 )
dealing with pattern# BAR_G3_0_569_824_825 with 69 clusters ( size = 4 )
dealing with pattern# BAR_G3_32_74 with 36 clusters ( size = 2 )
dealing with pattern# BAR_G3_55_56 with 32 clusters ( size = 2 )
dealing with pattern# BAR_G3_141_1078 with 19 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# BAR_G3_141_1078 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4137.984085559845, gates: 1451, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G3_141_1078.lib; read_verilog /tmp/OC3NRGD87J.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G3_141_1078.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OC3NRGD87J.v
Parsing Verilog input from `/tmp/OC3NRGD87J.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d8f39ff52e
CPU: user 0.12s system 0.01s, MEM: 28.57 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1451, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 714), ('OAI21X1', 253), ('INVX1', 208), ('PI', 135), ('NAND2X1', 80), ('AOI22X1', 79), ('AOI21X1', 34), ('NOR2X1', 24), ('BAR_G2_176_1005', 15), ('NAND3X1', 15), ('BAR_G3_141_1078', 12), ('BAR_G0_0_825', 9), ('NOR3X1', 6), ('AND2X2', 2)]
creating networkx graph with  1586  nodes
created networkx graph with  1586  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  536.636855840683
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  536.9188539981842
loadDataAndPreprocess done. time esclaped:  536.9189126491547
current astranArea= 4137.9839999998985
>>> area increased after remapping!

dealing with pattern# BAR_G3_32_138_1176 with 12 clusters ( size = 3 )
dealing with pattern# BAR_G3_0_71_72 with 11 clusters ( size = 3 )
dealing with pattern# BAR_G3_141_1065 with 10 clusters ( size = 3 )
......................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHH
>>> : Synthesis pattern# BAR_G3_141_1065 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4138.496085524559, gates: 1452, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G3_141_1065.lib; read_verilog /tmp/EZ2YI4Q9VX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G3_141_1065.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EZ2YI4Q9VX.v
Parsing Verilog input from `/tmp/EZ2YI4Q9VX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5ec1435d0f
CPU: user 0.11s system 0.02s, MEM: 28.57 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1452, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 714), ('OAI21X1', 253), ('INVX1', 209), ('PI', 135), ('NAND2X1', 80), ('AOI22X1', 79), ('AOI21X1', 34), ('NOR2X1', 24), ('NAND3X1', 16), ('BAR_G2_176_1005', 15), ('BAR_G1_37_411', 11), ('BAR_G0_0_825', 9), ('NOR3X1', 5), ('AND2X2', 2), ('BAR_G3_141_1065', 1)]
creating networkx graph with  1587  nodes
created networkx graph with  1587  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  573.790985584259
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  573.9642353057861
loadDataAndPreprocess done. time esclaped:  573.9642958641052
current astranArea= 4138.495999999899
>>> area increased after remapping!

dealing with pattern# BAR_G3_141_177 with 10 clusters ( size = 2 )
........................................................................................................................................... HHHHHHHHHH******
>>> : Synthesis pattern# BAR_G3_141_177 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4555.776052713394, gates: 1553, depth: 8
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G3_141_177.lib; read_verilog /tmp/S5OG7ROBSV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G3_141_177.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S5OG7ROBSV.v
Parsing Verilog input from `/tmp/S5OG7ROBSV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a580c2a559
CPU: user 0.13s system 0.01s, MEM: 29.45 MB total, 23.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1553, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 670), ('AOI21X1', 135), ('PI', 135), ('AND2X2', 123), ('OAI21X1', 111), ('BAR_G0_0_825', 111), ('INVX1', 108), ('BAR_G3_141_177', 105), ('NAND3X1', 104), ('NAND2X1', 29), ('AOI22X1', 22), ('OR2X2', 16), ('BAR_G2_176_1005', 13), ('NOR2X1', 4), ('NOR3X1', 2)]
creating networkx graph with  1688  nodes
created networkx graph with  1688  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  582.3523139953613
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  582.4573616981506
loadDataAndPreprocess done. time esclaped:  582.4574065208435
current astranArea= 4555.775999999898
>>> area increased after remapping!

dealing with pattern# BAR_G3_141_177_1183 with 8 clusters ( size = 4 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHH
>>> : Synthesis pattern# BAR_G3_141_177_1183 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4137.984085559845, gates: 1451, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G3_141_177_1183.lib; read_verilog /tmp/KP57NNWAHZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G3_141_177_1183.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KP57NNWAHZ.v
Parsing Verilog input from `/tmp/KP57NNWAHZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5107acae7b
CPU: user 0.12s system 0.01s, MEM: 28.57 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1451, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 714), ('OAI21X1', 253), ('INVX1', 208), ('PI', 135), ('NAND2X1', 80), ('AOI22X1', 79), ('AOI21X1', 34), ('NOR2X1', 24), ('BAR_G2_176_1005', 15), ('NAND3X1', 15), ('BAR_G1_37_411', 12), ('BAR_G0_0_825', 9), ('NOR3X1', 6), ('AND2X2', 2)]
creating networkx graph with  1586  nodes
created networkx graph with  1586  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  704.9621682167053
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  705.1445848941803
loadDataAndPreprocess done. time esclaped:  705.1446557044983
current astranArea= 4137.9839999998985
>>> area increased after remapping!

dealing with pattern# BAR_G3_141_1274 with 8 clusters ( size = 2 )
dealing with pattern# BAR_G3_141_1059 with 7 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................... HHHHH
>>> : Synthesis pattern# BAR_G3_141_1059 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4197.888081550598, gates: 1427, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G3_141_1059.lib; read_verilog /tmp/M5Z7AEILBA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/bar//BAR_G3_141_1059.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M5Z7AEILBA.v
Parsing Verilog input from `/tmp/M5Z7AEILBA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b9a4804aba
CPU: user 0.11s system 0.01s, MEM: 28.50 MB total, 22.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1427, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 714), ('OAI21X1', 172), ('INVX1', 170), ('PI', 135), ('AOI21X1', 92), ('AOI22X1', 73), ('BAR_G3_141_1059', 55), ('NAND2X1', 45), ('OR2X2', 45), ('NAND3X1', 34), ('NOR2X1', 10), ('BAR_G2_176_1005', 7), ('BAR_G1_37_411', 3), ('NOR3X1', 3), ('AND2X2', 2), ('BAR_G0_0_825', 2)]
creating networkx graph with  1562  nodes
created networkx graph with  1562  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  739.619490146637
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  739.8540909290314
loadDataAndPreprocess done. time esclaped:  739.8541491031647
current astranArea= 4197.887999999892
>>> area increased after remapping!

dealing with pattern# BAR_G3_141_449_1193 with 6 clusters ( size = 4 )
dealing with pattern# BAR_G4_0_825 with 290 clusters ( size = 2 )
dealing with pattern# BAR_G4_0_824_825 with 152 clusters ( size = 3 )
dealing with pattern# BAR_G4_0_826 with 94 clusters ( size = 2 )
dealing with pattern# BAR_G4_22_864 with 72 clusters ( size = 2 )
dealing with pattern# BAR_G4_0_569_825 with 71 clusters ( size = 3 )
dealing with pattern# BAR_G4_0_15 with 70 clusters ( size = 2 )
dealing with pattern# BAR_G4_0_569_824_825 with 69 clusters ( size = 4 )
dealing with pattern# BAR_G4_32_74 with 36 clusters ( size = 2 )
dealing with pattern# BAR_G4_55_56 with 32 clusters ( size = 2 )
dealing with pattern# BAR_G4_141_1078 with 19 clusters ( size = 2 )
dealing with pattern# BAR_G4_32_138_1176 with 12 clusters ( size = 3 )
dealing with pattern# BAR_G4_0_71_72 with 11 clusters ( size = 3 )
dealing with pattern# BAR_G4_141_1065 with 10 clusters ( size = 3 )
dealing with pattern# BAR_G4_141_177 with 10 clusters ( size = 2 )
dealing with pattern# BAR_G4_141_177_1183 with 8 clusters ( size = 4 )
dealing with pattern# BAR_G4_141_1274 with 8 clusters ( size = 2 )
dealing with pattern# BAR_G4_141_1059 with 7 clusters ( size = 3 )
dealing with pattern# BAR_G4_141_449_1193 with 6 clusters ( size = 4 )
saveArea= 29.695999999992637  /  0.7125307125305544 %
=================================================================================
 cavlc 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 1131.0080041885376, gates: 477, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//cavlc.lib; read_verilog /tmp/CZJ6OYJQXK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//cavlc.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CZJ6OYJQXK.v
Parsing Verilog input from `/tmp/CZJ6OYJQXK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a9d8b72079
CPU: user 0.05s system 0.00s, MEM: 19.73 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 477, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 94), ('INVX1', 72), ('NAND3X1', 72), ('AOI22X1', 62), ('NAND2X1', 54), ('AOI21X1', 49), ('NOR2X1', 32), ('MUX2X1', 14), ('NOR3X1', 14), ('PI', 10), ('OR2X2', 7), ('XNOR2X1', 4), ('AND2X2', 3)]
creating networkx graph with  487  nodes
created networkx graph with  487  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.02866196632385254
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.10478329658508301
loadDataAndPreprocess done. time esclaped:  0.10481095314025879
originalArea= 1221.776480000003
initial astranArea= 1131.007999999992
dealing with pattern# CAVLC_G0_0_117 with 80 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# CAVLC_G0_0_117 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 56
[i] area: 1129.472007036209, gates: 472, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G0_0_117.lib; read_verilog /tmp/YYU1UPXRQ7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G0_0_117.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YYU1UPXRQ7.v
Parsing Verilog input from `/tmp/YYU1UPXRQ7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0edfe823ae
CPU: user 0.05s system 0.00s, MEM: 19.74 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 472, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 92), ('INVX1', 66), ('AOI22X1', 65), ('NAND2X1', 64), ('NAND3X1', 57), ('AOI21X1', 42), ('NOR2X1', 34), ('MUX2X1', 15), ('NOR3X1', 14), ('CAVLC_G0_0_117', 11), ('PI', 10), ('OR2X2', 5), ('XNOR2X1', 4), ('AND2X2', 3)]
creating networkx graph with  482  nodes
created networkx graph with  482  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  70.37904357910156
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  70.4509756565094
loadDataAndPreprocess done. time esclaped:  70.4510064125061
current astranArea= 1129.4719999999922
>>> choose the cluster CAVLC_G0_0_117!

dealing with pattern# CAVLC_G1_0_165 with 59 clusters ( size = 2 )
dealing with pattern# CAVLC_G1_0_97 with 49 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH*H***HHHHHHH*
>>> : Synthesis pattern# CAVLC_G1_0_97 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 57
[i] area: 1126.9120049476624, gates: 462, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G1_0_97.lib; read_verilog /tmp/SGDCSZKYDJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G1_0_97.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SGDCSZKYDJ.v
Parsing Verilog input from `/tmp/SGDCSZKYDJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a8039f5b93
CPU: user 0.04s system 0.01s, MEM: 19.73 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 72% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 462, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 84), ('NAND3X1', 68), ('AOI22X1', 60), ('NAND2X1', 57), ('INVX1', 52), ('AOI21X1', 45), ('NOR2X1', 35), ('CAVLC_G1_0_97', 14), ('NOR3X1', 12), ('CAVLC_G0_0_117', 11), ('MUX2X1', 11), ('PI', 10), ('OR2X2', 6), ('XNOR2X1', 4), ('AND2X2', 3)]
creating networkx graph with  472  nodes
created networkx graph with  472  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  147.72442960739136
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  147.79089522361755
loadDataAndPreprocess done. time esclaped:  147.79092121124268
current astranArea= 1126.9119999999923
>>> choose the cluster CAVLC_G1_0_97!

dealing with pattern# CAVLC_G2_0_93 with 66 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# CAVLC_G2_0_93 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 56
[i] area: 1126.9120049476624, gates: 462, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G2_0_93.lib; read_verilog /tmp/80HRPZI94E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G2_0_93.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/80HRPZI94E.v
Parsing Verilog input from `/tmp/80HRPZI94E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0bace66dd5
CPU: user 0.05s system 0.00s, MEM: 19.73 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 462, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 84), ('NAND3X1', 68), ('AOI22X1', 60), ('NAND2X1', 57), ('INVX1', 52), ('AOI21X1', 45), ('NOR2X1', 35), ('CAVLC_G1_0_97', 14), ('NOR3X1', 12), ('CAVLC_G2_0_93', 11), ('MUX2X1', 11), ('PI', 10), ('OR2X2', 6), ('XNOR2X1', 4), ('AND2X2', 3)]
creating networkx graph with  472  nodes
created networkx graph with  472  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  217.85718059539795
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  217.92375326156616
loadDataAndPreprocess done. time esclaped:  217.9237847328186
current astranArea= 1126.9119999999923
>>> area increased after remapping!

dealing with pattern# CAVLC_G2_0_60 with 40 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH
>>> : Synthesis pattern# CAVLC_G2_0_60 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 56
[i] area: 1126.9120049476624, gates: 462, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G2_0_60.lib; read_verilog /tmp/THCVSF8ROY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G2_0_60.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/THCVSF8ROY.v
Parsing Verilog input from `/tmp/THCVSF8ROY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a5ccaf30cb
CPU: user 0.05s system 0.00s, MEM: 19.73 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 462, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 84), ('NAND3X1', 68), ('AOI22X1', 60), ('NAND2X1', 57), ('INVX1', 52), ('AOI21X1', 45), ('NOR2X1', 35), ('CAVLC_G2_0_60', 14), ('NOR3X1', 12), ('CAVLC_G0_0_117', 11), ('MUX2X1', 11), ('PI', 10), ('OR2X2', 6), ('XNOR2X1', 4), ('AND2X2', 3)]
creating networkx graph with  472  nodes
created networkx graph with  472  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  293.1983473300934
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  293.26307821273804
loadDataAndPreprocess done. time esclaped:  293.2631154060364
current astranArea= 1126.9119999999923
>>> area increased after remapping!

dealing with pattern# CAVLC_G2_0_181 with 37 clusters ( size = 2 )
.............................................................................................................................................. HHHHHHHHHHHHHHH**H**HH*
>>> : Synthesis pattern# CAVLC_G2_0_181 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 55
[i] area: 1114.6240066289902, gates: 456, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G2_0_181.lib; read_verilog /tmp/AIL4AD0WA8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G2_0_181.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AIL4AD0WA8.v
Parsing Verilog input from `/tmp/AIL4AD0WA8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9d3ce89ebf
CPU: user 0.06s system 0.00s, MEM: 19.61 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 69% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 456, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 82), ('NAND3X1', 66), ('AOI22X1', 56), ('CAVLC_G2_0_181', 49), ('INVX1', 47), ('AOI21X1', 43), ('NAND2X1', 29), ('NOR2X1', 25), ('MUX2X1', 16), ('CAVLC_G1_0_97', 15), ('NOR3X1', 11), ('CAVLC_G0_0_117', 10), ('PI', 10), ('AND2X2', 3), ('XNOR2X1', 3), ('OR2X2', 1)]
creating networkx graph with  466  nodes
created networkx graph with  466  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  355.69300985336304
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  355.7541449069977
loadDataAndPreprocess done. time esclaped:  355.7541780471802
current astranArea= 1114.6239999999925
>>> choose the cluster CAVLC_G2_0_181!

dealing with pattern# CAVLC_G3_0_97 with 59 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_58 with 43 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_181 with 27 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH*
>>> : Synthesis pattern# CAVLC_G3_0_181 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 54
[i] area: 1116.6720070838928, gates: 454, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G3_0_181.lib; read_verilog /tmp/KMK5OE7RHY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G3_0_181.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KMK5OE7RHY.v
Parsing Verilog input from `/tmp/KMK5OE7RHY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5248222497
CPU: user 0.05s system 0.01s, MEM: 19.60 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 23% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 454, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 79), ('NAND3X1', 66), ('AOI22X1', 57), ('CAVLC_G2_0_181', 50), ('INVX1', 44), ('AOI21X1', 39), ('NAND2X1', 31), ('NOR2X1', 23), ('MUX2X1', 15), ('CAVLC_G1_0_97', 14), ('NOR3X1', 12), ('CAVLC_G0_0_117', 10), ('PI', 10), ('CAVLC_G3_0_181', 6), ('AND2X2', 4), ('XNOR2X1', 3), ('OR2X2', 1)]
creating networkx graph with  464  nodes
created networkx graph with  464  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  428.284122467041
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  428.4423758983612
loadDataAndPreprocess done. time esclaped:  428.44242334365845
current astranArea= 1116.6719999999927
>>> area increased after remapping!

dealing with pattern# CAVLC_G3_0_2_97 with 17 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH**HHH
>>> : Synthesis pattern# CAVLC_G3_0_2_97 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 57
[i] area: 1119.7440066337585, gates: 458, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G3_0_2_97.lib; read_verilog /tmp/FE5UOQAWUM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G3_0_2_97.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FE5UOQAWUM.v
Parsing Verilog input from `/tmp/FE5UOQAWUM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0a339c70e1
CPU: user 0.05s system 0.01s, MEM: 19.61 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 458, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 82), ('NAND3X1', 64), ('CAVLC_G2_0_181', 53), ('AOI22X1', 52), ('INVX1', 46), ('AOI21X1', 44), ('NAND2X1', 30), ('NOR2X1', 22), ('MUX2X1', 17), ('CAVLC_G1_0_97', 16), ('CAVLC_G0_0_117', 12), ('PI', 10), ('NOR3X1', 9), ('AND2X2', 5), ('XNOR2X1', 4), ('OR2X2', 2)]
creating networkx graph with  468  nodes
created networkx graph with  468  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  534.8318819999695
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  534.8911428451538
loadDataAndPreprocess done. time esclaped:  534.8911764621735
current astranArea= 1119.7439999999924
>>> area increased after remapping!

dealing with pattern# CAVLC_G3_0_417 with 15 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHH*HHH
>>> : Synthesis pattern# CAVLC_G3_0_417 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# CAVLC_G3_2_337 with 14 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHH*
>>> : Synthesis pattern# CAVLC_G3_2_337 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 56
[i] area: 1114.6240066289902, gates: 456, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G3_2_337.lib; read_verilog /tmp/X9J522NLN6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G3_2_337.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X9J522NLN6.v
Parsing Verilog input from `/tmp/X9J522NLN6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 38709b8b5e
CPU: user 0.05s system 0.00s, MEM: 19.61 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 69% 2x read_verilog (0 sec), 23% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 456, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 82), ('NAND3X1', 66), ('AOI22X1', 56), ('CAVLC_G2_0_181', 49), ('INVX1', 47), ('AOI21X1', 43), ('NAND2X1', 29), ('NOR2X1', 25), ('MUX2X1', 16), ('CAVLC_G1_0_97', 15), ('NOR3X1', 11), ('CAVLC_G0_0_117', 10), ('PI', 10), ('AND2X2', 3), ('XNOR2X1', 3), ('OR2X2', 1)]
creating networkx graph with  466  nodes
created networkx graph with  466  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  675.5182166099548
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  675.5816929340363
loadDataAndPreprocess done. time esclaped:  675.5817363262177
current astranArea= 1114.6239999999925
>>> area increased after remapping!

dealing with pattern# CAVLC_G3_0_73 with 14 clusters ( size = 2 )
........................................................................................................................................... HHHHHHHHHH******
>>> : Synthesis pattern# CAVLC_G3_0_73 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 55
[i] area: 1112.064006447792, gates: 454, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G3_0_73.lib; read_verilog /tmp/KKSMV39LQ1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G3_0_73.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KKSMV39LQ1.v
Parsing Verilog input from `/tmp/KKSMV39LQ1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3432f358f9
CPU: user 0.05s system 0.01s, MEM: 19.60 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 454, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 80), ('NAND3X1', 67), ('AOI22X1', 59), ('INVX1', 47), ('CAVLC_G2_0_181', 46), ('AOI21X1', 42), ('NAND2X1', 29), ('NOR2X1', 25), ('MUX2X1', 17), ('CAVLC_G1_0_97', 15), ('NOR3X1', 10), ('PI', 10), ('CAVLC_G0_0_117', 9), ('AND2X2', 4), ('XNOR2X1', 3), ('CAVLC_G3_0_73', 1)]
creating networkx graph with  464  nodes
created networkx graph with  464  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  739.1898591518402
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  739.2513275146484
loadDataAndPreprocess done. time esclaped:  739.251362323761
current astranArea= 1112.0639999999926
>>> choose the cluster CAVLC_G3_0_73!

dealing with pattern# CAVLC_G4_0_97 with 63 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_58 with 44 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_222 with 25 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH*
>>> : Synthesis pattern# CAVLC_G4_0_222 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 55
[i] area: 1114.1120067834854, gates: 453, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G4_0_222.lib; read_verilog /tmp/TQXU8VHLOR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G4_0_222.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TQXU8VHLOR.v
Parsing Verilog input from `/tmp/TQXU8VHLOR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 54a4f67b46
CPU: user 0.04s system 0.01s, MEM: 19.59 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 453, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 81), ('NAND3X1', 66), ('AOI22X1', 59), ('CAVLC_G2_0_181', 47), ('INVX1', 45), ('AOI21X1', 37), ('NAND2X1', 31), ('NOR2X1', 23), ('MUX2X1', 16), ('CAVLC_G1_0_97', 14), ('NOR3X1', 11), ('PI', 10), ('CAVLC_G0_0_117', 9), ('AND2X2', 5), ('CAVLC_G4_0_222', 5), ('XNOR2X1', 3), ('CAVLC_G3_0_73', 1)]
creating networkx graph with  463  nodes
created networkx graph with  463  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  812.2771511077881
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  812.3360543251038
loadDataAndPreprocess done. time esclaped:  812.3360862731934
current astranArea= 1114.1119999999926
>>> area increased after remapping!

dealing with pattern# CAVLC_G4_0_2_97 with 22 clusters ( size = 3 )
dealing with pattern# CAVLC_G4_0_162 with 16 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_227 with 14 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_172 with 13 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHH*
>>> : Synthesis pattern# CAVLC_G4_0_172 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 55
[i] area: 1112.064006447792, gates: 454, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G4_0_172.lib; read_verilog /tmp/IONQH2W78R.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G4_0_172.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IONQH2W78R.v
Parsing Verilog input from `/tmp/IONQH2W78R.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: eeaa9d186a
CPU: user 0.06s system 0.00s, MEM: 19.60 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 70% 2x read_verilog (0 sec), 24% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 454, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 80), ('NAND3X1', 67), ('AOI22X1', 59), ('INVX1', 47), ('CAVLC_G2_0_181', 46), ('AOI21X1', 42), ('NAND2X1', 29), ('NOR2X1', 25), ('MUX2X1', 17), ('CAVLC_G1_0_97', 15), ('NOR3X1', 10), ('PI', 10), ('CAVLC_G0_0_117', 9), ('AND2X2', 4), ('XNOR2X1', 3), ('CAVLC_G3_0_73', 1)]
creating networkx graph with  464  nodes
created networkx graph with  464  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  896.2892842292786
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  896.3495187759399
loadDataAndPreprocess done. time esclaped:  896.3495624065399
current astranArea= 1112.0639999999926
>>> area increased after remapping!

dealing with pattern# CAVLC_G4_1_35 with 13 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_315 with 12 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# CAVLC_G4_0_315 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 55
[i] area: 1111.552006483078, gates: 451, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G4_0_315.lib; read_verilog /tmp/HU3WQ95YL9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/cavlc//CAVLC_G4_0_315.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HU3WQ95YL9.v
Parsing Verilog input from `/tmp/HU3WQ95YL9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 175afbc566
CPU: user 0.05s system 0.01s, MEM: 19.59 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 71% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 451, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 77), ('NAND3X1', 68), ('AOI22X1', 60), ('INVX1', 46), ('CAVLC_G2_0_181', 43), ('AOI21X1', 40), ('NAND2X1', 29), ('NOR2X1', 24), ('MUX2X1', 17), ('CAVLC_G1_0_97', 16), ('NOR3X1', 11), ('PI', 10), ('CAVLC_G0_0_117', 9), ('AND2X2', 4), ('XNOR2X1', 3), ('CAVLC_G4_0_315', 3), ('CAVLC_G3_0_73', 1)]
creating networkx graph with  461  nodes
created networkx graph with  461  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  978.3734967708588
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  978.436149597168
loadDataAndPreprocess done. time esclaped:  978.4361941814423
current astranArea= 1111.5519999999926
>>> choose the cluster CAVLC_G4_0_315!

saveArea= 19.45599999999945  /  1.7202354006337344 %
=================================================================================
 ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 228.8640010356903, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//ctrl.lib; read_verilog /tmp/C0P1YI0DHD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//ctrl.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C0P1YI0DHD.v
Parsing Verilog input from `/tmp/C0P1YI0DHD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b7665f5917
CPU: user 0.02s system 0.00s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_liberty (0 sec), 42% 2x read_verilog (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 22), ('NAND3X1', 17), ('AOI21X1', 13), ('OAI21X1', 12), ('NOR2X1', 10), ('NAND2X1', 8), ('PI', 7), ('AND2X2', 6), ('MUX2X1', 6), ('XNOR2X1', 3), ('OR2X2', 3), ('const_1', 1), ('AOI22X1', 1), ('NOR3X1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.006691694259643555
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.03437232971191406
loadDataAndPreprocess done. time esclaped:  0.03441143035888672
originalArea= 257.43837999999954
initial astranArea= 228.86400000000017
dealing with pattern# CTRL_G0_3_44 with 20 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHH*
>>> : Synthesis pattern# CTRL_G0_3_44 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 228.8640012741089, gates: 100, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G0_3_44.lib; read_verilog /tmp/PAG1PJRFLK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G0_3_44.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PAG1PJRFLK.v
Parsing Verilog input from `/tmp/PAG1PJRFLK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f759288ca1
CPU: user 0.02s system 0.01s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 101, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 20), ('NAND3X1', 15), ('AOI21X1', 13), ('OAI21X1', 12), ('NOR2X1', 10), ('NAND2X1', 8), ('PI', 7), ('AND2X2', 6), ('MUX2X1', 6), ('XNOR2X1', 3), ('OR2X2', 3), ('CTRL_G0_3_44', 2), ('const_1', 1), ('AOI22X1', 1), ('NOR3X1', 1)]
creating networkx graph with  108  nodes
created networkx graph with  108  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  21.280516386032104
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  21.30646300315857
loadDataAndPreprocess done. time esclaped:  21.306499242782593
current astranArea= 228.86400000000017
>>> area increased after remapping!

dealing with pattern# CTRL_G0_5_7_8 with 8 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# CTRL_G0_5_7_8 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 228.86400151252747, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G0_5_7_8.lib; read_verilog /tmp/4EMILIEAVJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G0_5_7_8.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4EMILIEAVJ.v
Parsing Verilog input from `/tmp/4EMILIEAVJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4b13dcb861
CPU: user 0.02s system 0.01s, MEM: 16.33 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_liberty (0 sec), 41% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 22), ('NAND3X1', 16), ('AOI21X1', 13), ('OAI21X1', 12), ('NOR2X1', 11), ('NAND2X1', 9), ('PI', 7), ('MUX2X1', 6), ('AND2X2', 4), ('XNOR2X1', 3), ('OR2X2', 3), ('const_1', 1), ('CTRL_G0_5_7_8', 1), ('AOI22X1', 1), ('NOR3X1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  49.818984508514404
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  49.83825492858887
loadDataAndPreprocess done. time esclaped:  49.838279247283936
current astranArea= 228.86400000000017
>>> area increased after remapping!

dealing with pattern# CTRL_G0_12_26 with 7 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH
>>> : Synthesis pattern# CTRL_G0_12_26 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 228.8640012741089, gates: 98, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G0_12_26.lib; read_verilog /tmp/OZZA1EZ4IL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G0_12_26.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OZZA1EZ4IL.v
Parsing Verilog input from `/tmp/OZZA1EZ4IL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 93a80778a2
CPU: user 0.02s system 0.01s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 99, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 20), ('NAND3X1', 14), ('AOI21X1', 13), ('OAI21X1', 13), ('NOR2X1', 7), ('NAND2X1', 7), ('MUX2X1', 7), ('PI', 7), ('AND2X2', 5), ('NOR3X1', 5), ('XNOR2X1', 3), ('OR2X2', 3), ('const_1', 1), ('AOI22X1', 1)]
creating networkx graph with  106  nodes
created networkx graph with  106  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  68.60009336471558
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  68.62347173690796
loadDataAndPreprocess done. time esclaped:  68.62351679801941
current astranArea= 228.86400000000017
>>> area increased after remapping!

dealing with pattern# CTRL_G0_51_52 with 7 clusters ( size = 2 )
...................................................................................................................................................................... HHHHHHHHHHHHHHHH*H
>>> : Synthesis pattern# CTRL_G0_51_52 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 219.13599979877472, gates: 94, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G0_51_52.lib; read_verilog /tmp/85P71OH2M2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G0_51_52.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/85P71OH2M2.v
Parsing Verilog input from `/tmp/85P71OH2M2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b77d61fb38
CPU: user 0.03s system 0.00s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 41% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 95, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 15), ('AOI21X1', 13), ('OAI21X1', 13), ('CTRL_G0_51_52', 13), ('NAND3X1', 10), ('NOR2X1', 8), ('PI', 7), ('NAND2X1', 6), ('MUX2X1', 5), ('AND2X2', 4), ('XNOR2X1', 3), ('OR2X2', 3), ('const_1', 1), ('AOI22X1', 1)]
creating networkx graph with  102  nodes
created networkx graph with  102  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  84.3495569229126
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  84.37471175193787
loadDataAndPreprocess done. time esclaped:  84.37476801872253
current astranArea= 219.13600000000017
>>> choose the cluster CTRL_G0_51_52!

dealing with pattern# CTRL_G1_5_87 with 12 clusters ( size = 3 )
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHHHHHHHH*HHHHH
>>> : Synthesis pattern# CTRL_G1_5_87 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 219.135999917984, gates: 93, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G1_5_87.lib; read_verilog /tmp/058BZZ8DC0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G1_5_87.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/058BZZ8DC0.v
Parsing Verilog input from `/tmp/058BZZ8DC0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 515a9c9fac
CPU: user 0.02s system 0.00s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 53% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 94, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 14), ('AOI21X1', 13), ('OAI21X1', 13), ('CTRL_G0_51_52', 12), ('NAND3X1', 10), ('NOR2X1', 8), ('PI', 7), ('NAND2X1', 6), ('MUX2X1', 5), ('AND2X2', 4), ('XNOR2X1', 3), ('OR2X2', 3), ('const_1', 1), ('AOI22X1', 1), ('CTRL_G1_5_87', 1)]
creating networkx graph with  101  nodes
created networkx graph with  101  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  123.59596061706543
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  123.62034940719604
loadDataAndPreprocess done. time esclaped:  123.62038540840149
current astranArea= 219.13600000000017
>>> area increased after remapping!

dealing with pattern# CTRL_G1_3_44 with 12 clusters ( size = 2 )
dealing with pattern# CTRL_G1_3_12_44 with 8 clusters ( size = 3 )
......................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHH
>>> : Synthesis pattern# CTRL_G1_3_12_44 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 219.135999917984, gates: 93, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G1_3_12_44.lib; read_verilog /tmp/UK2IXQ1ZJP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G1_3_12_44.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UK2IXQ1ZJP.v
Parsing Verilog input from `/tmp/UK2IXQ1ZJP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 53cba2ec6c
CPU: user 0.02s system 0.01s, MEM: 16.33 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 53% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 94, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 14), ('AOI21X1', 13), ('OAI21X1', 13), ('CTRL_G0_51_52', 13), ('NAND3X1', 9), ('NOR2X1', 8), ('PI', 7), ('NAND2X1', 6), ('MUX2X1', 5), ('AND2X2', 4), ('XNOR2X1', 3), ('OR2X2', 3), ('const_1', 1), ('CTRL_G1_3_12_44', 1), ('AOI22X1', 1)]
creating networkx graph with  101  nodes
created networkx graph with  101  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  161.0956244468689
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  161.1207354068756
loadDataAndPreprocess done. time esclaped:  161.12078428268433
current astranArea= 219.13600000000017
>>> area increased after remapping!

dealing with pattern# CTRL_G1_12_26 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G1_3_4 with 5 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHH
>>> : Synthesis pattern# CTRL_G1_3_4 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 220.67200016975403, gates: 94, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G1_3_4.lib; read_verilog /tmp/JFWRXF2JEC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G1_3_4.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JFWRXF2JEC.v
Parsing Verilog input from `/tmp/JFWRXF2JEC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 574675e97c
CPU: user 0.03s system 0.00s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 54% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 95, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 16), ('OAI21X1', 15), ('CTRL_G0_51_52', 13), ('AOI21X1', 12), ('NAND3X1', 9), ('NOR2X1', 7), ('PI', 7), ('NAND2X1', 6), ('MUX2X1', 5), ('XNOR2X1', 3), ('AND2X2', 2), ('NOR3X1', 2), ('OR2X2', 2), ('const_1', 1), ('AOI22X1', 1), ('CTRL_G1_3_4', 1)]
creating networkx graph with  102  nodes
created networkx graph with  102  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  184.88668966293335
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  184.90881323814392
loadDataAndPreprocess done. time esclaped:  184.90884065628052
current astranArea= 220.67200000000017
>>> area increased after remapping!

dealing with pattern# CTRL_G1_10_11 with 5 clusters ( size = 2 )
.............................................................................................................................................. HHHHHHHHHHHHHHH**H**HH*
>>> : Synthesis pattern# CTRL_G1_10_11 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 218.11200213432312, gates: 93, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G1_10_11.lib; read_verilog /tmp/WM8NO8SXOO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G1_10_11.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WM8NO8SXOO.v
Parsing Verilog input from `/tmp/WM8NO8SXOO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8a41509584
CPU: user 0.02s system 0.01s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 94, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 16), ('INVX1', 14), ('CTRL_G1_10_11', 10), ('CTRL_G0_51_52', 10), ('MUX2X1', 9), ('OAI21X1', 8), ('NOR2X1', 7), ('NAND2X1', 7), ('PI', 7), ('NAND3X1', 4), ('AND2X2', 3), ('XNOR2X1', 2), ('NOR3X1', 2), ('const_1', 1), ('AOI22X1', 1)]
creating networkx graph with  101  nodes
created networkx graph with  101  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  192.81378602981567
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  192.82515692710876
loadDataAndPreprocess done. time esclaped:  192.82522439956665
current astranArea= 218.11200000000017
>>> choose the cluster CTRL_G1_10_11!

dealing with pattern# CTRL_G2_1_91 with 8 clusters ( size = 3 )
dealing with pattern# CTRL_G2_1_35 with 8 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHH
>>> : Synthesis pattern# CTRL_G2_1_35 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 226.8160022497177, gates: 94, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G2_1_35.lib; read_verilog /tmp/4R7RRTISWI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G2_1_35.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4R7RRTISWI.v
Parsing Verilog input from `/tmp/4R7RRTISWI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 66ddbecae1
CPU: user 0.02s system 0.00s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 41% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 95, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 13), ('CTRL_G0_51_52', 12), ('AOI21X1', 11), ('OAI21X1', 10), ('NOR2X1', 9), ('MUX2X1', 8), ('CTRL_G1_10_11', 7), ('PI', 7), ('NAND2X1', 6), ('NAND3X1', 4), ('NOR3X1', 4), ('AND2X2', 3), ('XNOR2X1', 3), ('CTRL_G2_1_35', 3), ('const_1', 1), ('AOI22X1', 1)]
creating networkx graph with  102  nodes
created networkx graph with  102  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  216.4430012702942
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  216.46175718307495
loadDataAndPreprocess done. time esclaped:  216.4617965221405
current astranArea= 226.81600000000017
>>> area increased after remapping!

dealing with pattern# CTRL_G2_1_62 with 7 clusters ( size = 2 )
................................................................................................................................................................... HHHHHHHHHHHHHH**H
>>> : Synthesis pattern# CTRL_G2_1_62 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 216.57600164413452, gates: 93, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G2_1_62.lib; read_verilog /tmp/5ST4KPWYPT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G2_1_62.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5ST4KPWYPT.v
Parsing Verilog input from `/tmp/5ST4KPWYPT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 22b6e13912
CPU: user 0.02s system 0.00s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 41% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 94, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 15), ('INVX1', 14), ('CTRL_G0_51_52', 11), ('OAI21X1', 9), ('CTRL_G1_10_11', 9), ('NOR2X1', 8), ('MUX2X1', 8), ('PI', 7), ('NAND2X1', 6), ('AND2X2', 4), ('NAND3X1', 4), ('CTRL_G2_1_62', 2), ('XNOR2X1', 2), ('const_1', 1), ('AOI22X1', 1)]
creating networkx graph with  101  nodes
created networkx graph with  101  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  232.84413695335388
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  232.86484217643738
loadDataAndPreprocess done. time esclaped:  232.86486959457397
current astranArea= 216.57600000000016
>>> choose the cluster CTRL_G2_1_62!

dealing with pattern# CTRL_G3_5_87 with 9 clusters ( size = 3 )
dealing with pattern# CTRL_G3_5_62 with 7 clusters ( size = 2 )
................................................................................................................................................................... HHHHHHHHHHHHHH**H
>>> : Synthesis pattern# CTRL_G3_5_62 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 216.57600164413452, gates: 93, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G3_5_62.lib; read_verilog /tmp/X0Q9BPNKOT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G3_5_62.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X0Q9BPNKOT.v
Parsing Verilog input from `/tmp/X0Q9BPNKOT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 04187cd521
CPU: user 0.02s system 0.01s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 53% 2x read_liberty (0 sec), 38% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 94, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 15), ('INVX1', 14), ('CTRL_G0_51_52', 11), ('OAI21X1', 9), ('CTRL_G1_10_11', 9), ('NOR2X1', 8), ('MUX2X1', 8), ('PI', 7), ('NAND2X1', 6), ('AND2X2', 4), ('NAND3X1', 4), ('CTRL_G3_5_62', 2), ('XNOR2X1', 2), ('const_1', 1), ('AOI22X1', 1)]
creating networkx graph with  101  nodes
created networkx graph with  101  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  249.37143540382385
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  249.39136743545532
loadDataAndPreprocess done. time esclaped:  249.3914234638214
current astranArea= 216.57600000000016
>>> area increased after remapping!

dealing with pattern# CTRL_G3_3_4 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G3_5_15_62 with 5 clusters ( size = 3 )
.................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH**HHH
>>> : Synthesis pattern# CTRL_G3_5_15_62 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 218.6240017414093, gates: 95, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G3_5_15_62.lib; read_verilog /tmp/TZ70ZPQ1WL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G3_5_15_62.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TZ70ZPQ1WL.v
Parsing Verilog input from `/tmp/TZ70ZPQ1WL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8389810c60
CPU: user 0.03s system 0.00s, MEM: 16.33 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_liberty (0 sec), 40% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 96, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 16), ('OAI21X1', 13), ('AOI21X1', 12), ('CTRL_G0_51_52', 11), ('CTRL_G1_10_11', 9), ('NOR2X1', 8), ('MUX2X1', 8), ('PI', 7), ('NAND2X1', 6), ('AND2X2', 4), ('NAND3X1', 3), ('CTRL_G2_1_62', 2), ('XNOR2X1', 2), ('const_1', 1), ('AOI22X1', 1)]
creating networkx graph with  103  nodes
created networkx graph with  103  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  299.80158710479736
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  299.8203752040863
loadDataAndPreprocess done. time esclaped:  299.82041120529175
current astranArea= 218.62400000000017
>>> area increased after remapping!

dealing with pattern# CTRL_G3_11_25 with 5 clusters ( size = 2 )
dealing with pattern# CTRL_G3_5_70 with 4 clusters ( size = 2 )
........................................................................................................................................... HHHHHHHHHH******
>>> : Synthesis pattern# CTRL_G3_5_70 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 215.0400012731552, gates: 92, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G3_5_70.lib; read_verilog /tmp/RB0LHAS183.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G3_5_70.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RB0LHAS183.v
Parsing Verilog input from `/tmp/RB0LHAS183.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ac4c13ac71
CPU: user 0.02s system 0.01s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 41% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 93, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 14), ('INVX1', 13), ('OAI21X1', 11), ('CTRL_G0_51_52', 10), ('CTRL_G1_10_11', 9), ('NOR2X1', 8), ('MUX2X1', 7), ('PI', 7), ('NAND3X1', 6), ('NAND2X1', 5), ('AND2X2', 4), ('CTRL_G2_1_62', 2), ('XNOR2X1', 2), ('const_1', 1), ('AOI22X1', 1)]
creating networkx graph with  100  nodes
created networkx graph with  100  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  308.4382357597351
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  308.4613492488861
loadDataAndPreprocess done. time esclaped:  308.46138215065
current astranArea= 215.04000000000016
>>> choose the cluster CTRL_G3_5_70!

dealing with pattern# CTRL_G4_3_44 with 9 clusters ( size = 2 )
dealing with pattern# CTRL_G4_3_11_44 with 8 clusters ( size = 3 )
dealing with pattern# CTRL_G4_5_86 with 7 clusters ( size = 3 )
dealing with pattern# CTRL_G4_11_25 with 7 clusters ( size = 2 )
dealing with pattern# CTRL_G4_3_4 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G4_5_69 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G4_5_51 with 3 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# CTRL_G4_5_51 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 215.0400012731552, gates: 92, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G4_5_51.lib; read_verilog /tmp/UT2RQBWBJQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G4_5_51.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UT2RQBWBJQ.v
Parsing Verilog input from `/tmp/UT2RQBWBJQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ecb626f01f
CPU: user 0.02s system 0.01s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 93, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 14), ('INVX1', 13), ('OAI21X1', 11), ('CTRL_G0_51_52', 10), ('CTRL_G1_10_11', 9), ('NOR2X1', 8), ('MUX2X1', 7), ('PI', 7), ('NAND3X1', 6), ('NAND2X1', 5), ('AND2X2', 4), ('CTRL_G2_1_62', 2), ('XNOR2X1', 2), ('const_1', 1), ('AOI22X1', 1)]
creating networkx graph with  100  nodes
created networkx graph with  100  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  335.71924686431885
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  335.7385890483856
loadDataAndPreprocess done. time esclaped:  335.7386362552643
current astranArea= 215.04000000000016
>>> area increased after remapping!

dealing with pattern# CTRL_G4_3_81 with 3 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH*
>>> : Synthesis pattern# CTRL_G4_3_81 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 213.50400149822235, gates: 90, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G4_3_81.lib; read_verilog /tmp/JPYR6TVLH9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/ctrl//CTRL_G4_3_81.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JPYR6TVLH9.v
Parsing Verilog input from `/tmp/JPYR6TVLH9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d2953afe90
CPU: user 0.01s system 0.00s, MEM: 16.33 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_liberty (0 sec), 39% 2x read_verilog (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 91, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 12), ('INVX1', 11), ('AOI21X1', 11), ('CTRL_G0_51_52', 10), ('CTRL_G1_10_11', 9), ('NOR2X1', 8), ('MUX2X1', 7), ('PI', 7), ('NAND2X1', 6), ('NAND3X1', 6), ('AND2X2', 3), ('CTRL_G2_1_62', 2), ('XNOR2X1', 2), ('CTRL_G4_3_81', 2), ('const_1', 1), ('AOI22X1', 1)]
creating networkx graph with  98  nodes
created networkx graph with  98  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  354.0687065124512
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  354.0851538181305
loadDataAndPreprocess done. time esclaped:  354.0851950645447
current astranArea= 213.50400000000016
>>> choose the cluster CTRL_G4_3_81!

saveArea= 15.360000000000014  /  6.711409395973156 %
=================================================================================
 dec 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 648.1920232772827, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//dec.lib; read_verilog /tmp/72S7HIDL5O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//dec.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/72S7HIDL5O.v
Parsing Verilog input from `/tmp/72S7HIDL5O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 60eee4ecd8
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 30% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND3X1', 22), ('OR2X2', 20), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.020280838012695312
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.0843813419342041
loadDataAndPreprocess done. time esclaped:  0.08441996574401855
originalArea= 689.5007999999987
initial astranArea= 648.1920000000002
dealing with pattern# DEC_G0_3_8 with 319 clusters ( size = 2 )
................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHH**HHHHHHH
>>> : Synthesis pattern# DEC_G0_3_8 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 648.1920232772827, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G0_3_8.lib; read_verilog /tmp/8ETS7X9ZFK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G0_3_8.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8ETS7X9ZFK.v
Parsing Verilog input from `/tmp/8ETS7X9ZFK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: eabe657780
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND3X1', 22), ('OR2X2', 20), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  37.30631685256958
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  37.443397998809814
loadDataAndPreprocess done. time esclaped:  37.44344091415405
current astranArea= 648.1920000000002
>>> area increased after remapping!

dealing with pattern# DEC_G0_4_19_20 with 159 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHH*HH
>>> : Synthesis pattern# DEC_G0_4_19_20 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 646.1440238952637, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G0_4_19_20.lib; read_verilog /tmp/LTPG5DVW3F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G0_4_19_20.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LTPG5DVW3F.v
Parsing Verilog input from `/tmp/LTPG5DVW3F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bc2db0e45c
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 264), ('NAND3X1', 26), ('OR2X2', 12), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  104.93822026252747
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  104.98024082183838
loadDataAndPreprocess done. time esclaped:  104.98027157783508
current astranArea= 646.1440000000002
>>> choose the cluster DEC_G0_4_19_20!

dealing with pattern# DEC_G1_24_25 with 192 clusters ( size = 2 )
............................................................................................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# DEC_G1_24_25 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 646.1440238952637, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G1_24_25.lib; read_verilog /tmp/9ENS6LK2WE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G1_24_25.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9ENS6LK2WE.v
Parsing Verilog input from `/tmp/9ENS6LK2WE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f91b884e88
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 28% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 264), ('NAND3X1', 26), ('OR2X2', 12), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  136.65545105934143
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  136.69854021072388
loadDataAndPreprocess done. time esclaped:  136.69856762886047
current astranArea= 646.1440000000002
>>> area increased after remapping!

dealing with pattern# DEC_G1_0_84_85 with 96 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_4 with 29 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# DEC_G1_0_4 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 651.2640237808228, gates: 306, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G1_0_4.lib; read_verilog /tmp/OL4NOMVL6D.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G1_0_4.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OL4NOMVL6D.v
Parsing Verilog input from `/tmp/OL4NOMVL6D.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7f568cc356
CPU: user 0.03s system 0.01s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 31% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 306, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 14), ('OR2X2', 12), ('NAND2X1', 8), ('PI', 8), ('INVX1', 4), ('DEC_G0_4_19_20', 4), ('DEC_G1_0_4', 4), ('AND2X2', 2)]
creating networkx graph with  314  nodes
created networkx graph with  314  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  150.24860262870789
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  150.420964717865
loadDataAndPreprocess done. time esclaped:  150.42101216316223
current astranArea= 651.2640000000004
>>> area increased after remapping!

dealing with pattern# DEC_G1_0_1_4 with 8 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH**HHH
>>> : Synthesis pattern# DEC_G1_0_1_4 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 646.1440238952637, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G1_0_1_4.lib; read_verilog /tmp/FBJUHCFGHL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G1_0_1_4.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FBJUHCFGHL.v
Parsing Verilog input from `/tmp/FBJUHCFGHL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 97b2f19a7a
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 264), ('NAND3X1', 26), ('OR2X2', 12), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  199.71821570396423
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  199.76683497428894
loadDataAndPreprocess done. time esclaped:  199.7668800354004
current astranArea= 646.1440000000002
>>> area increased after remapping!

dealing with pattern# DEC_G1_2_3 with 8 clusters ( size = 2 )
........................................................................................................................................... HHHHHHHHHH******
>>> : Synthesis pattern# DEC_G1_2_3 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 634.8800230026245, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G1_2_3.lib; read_verilog /tmp/XNA3DFH9KK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G1_2_3.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XNA3DFH9KK.v
Parsing Verilog input from `/tmp/XNA3DFH9KK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 30c0992483
CPU: user 0.03s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 29% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 30), ('PI', 8), ('INVX1', 4), ('DEC_G1_2_3', 4), ('OR2X2', 4), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  207.91429018974304
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  207.93430089950562
loadDataAndPreprocess done. time esclaped:  207.934335231781
current astranArea= 634.8800000000003
>>> choose the cluster DEC_G1_2_3!

dealing with pattern# DEC_G2_39_40 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_147_148 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_3 with 29 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_1_3 with 8 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_147 with 2 clusters ( size = 2 )
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH*H
>>> : Synthesis pattern# DEC_G2_0_147 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 634.8800230026245, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G2_0_147.lib; read_verilog /tmp/6QPSKD6NZJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/dec//DEC_G2_0_147.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6QPSKD6NZJ.v
Parsing Verilog input from `/tmp/6QPSKD6NZJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 83531e3c7e
CPU: user 0.04s system 0.00s, MEM: 18.02 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 31% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 30), ('PI', 8), ('INVX1', 4), ('DEC_G1_2_3', 4), ('OR2X2', 4), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  240.51815462112427
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  240.5387086868286
loadDataAndPreprocess done. time esclaped:  240.53873419761658
current astranArea= 634.8800000000003
>>> area increased after remapping!

dealing with pattern# DEC_G3_39_40 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_147_148 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_3 with 29 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_1_3 with 8 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_147 with 2 clusters ( size = 2 )
dealing with pattern# DEC_G4_39_40 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_147_148 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_3 with 29 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_1_3 with 8 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_147 with 2 clusters ( size = 2 )
saveArea= 13.311999999999898  /  2.053712480252748 %
=================================================================================
 div 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 80787.4573457241, gates: 30957, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//div.lib; read_verilog /tmp/5PL9ITW02C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//div.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5PL9ITW02C.v
Parsing Verilog input from `/tmp/5PL9ITW02C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4992f58ae3
CPU: user 2.54s system 0.14s, MEM: 266.86 MB total, 260.45 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30957, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 7229), ('INVX1', 4930), ('OAI21X1', 3630), ('AOI21X1', 3017), ('NAND2X1', 2557), ('MUX2X1', 2266), ('NOR2X1', 2065), ('AND2X2', 1669), ('NAND3X1', 1124), ('AOI22X1', 926), ('XOR2X1', 729), ('OR2X2', 659), ('NOR3X1', 156), ('PI', 128)]
creating networkx graph with  31085  nodes
created networkx graph with  31085  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.7089645862579346
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.748902559280396
loadDataAndPreprocess done. time esclaped:  8.74897050857544
originalArea= 95756.55407996396
initial astranArea= 80787.45600000645
dealing with pattern# DIV_G0_3_14859 with 3079 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH
>>> : Synthesis pattern# DIV_G0_3_14859 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# DIV_G0_22_10983 with 2269 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH
>>> : Synthesis pattern# DIV_G0_22_10983 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 75140.60949742794, gates: 26422, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G0_22_10983.lib; read_verilog /tmp/B0XKAKNME3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G0_22_10983.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B0XKAKNME3.v
Parsing Verilog input from `/tmp/B0XKAKNME3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 83657665bb
CPU: user 2.23s system 0.12s, MEM: 234.22 MB total, 227.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 26422, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 6284), ('NAND2X1', 2608), ('DIV_G0_22_10983', 2376), ('INVX1', 2273), ('MUX2X1', 2265), ('AND2X2', 1684), ('AOI21X1', 1633), ('XOR2X1', 1610), ('NOR2X1', 1448), ('OAI21X1', 1083), ('NAND3X1', 1074), ('AOI22X1', 994), ('OR2X2', 977), ('PI', 128), ('NOR3X1', 113)]
creating networkx graph with  26550  nodes
created networkx graph with  26550  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  138.51163983345032
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  146.86384105682373
loadDataAndPreprocess done. time esclaped:  146.86389994621277
current astranArea= 75140.60800000928
>>> choose the cluster DIV_G0_22_10983!

dealing with pattern# DIV_G1_0_12750 with 2453 clusters ( size = 2 )
dealing with pattern# DIV_G1_363_432 with 2271 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH
>>> : Synthesis pattern# DIV_G1_363_432 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 76810.75349640846, gates: 27341, depth: 2199
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G1_363_432.lib; read_verilog /tmp/SOD7JBC10H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G1_363_432.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SOD7JBC10H.v
Parsing Verilog input from `/tmp/SOD7JBC10H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fc788c135d
CPU: user 2.24s system 0.12s, MEM: 240.95 MB total, 234.29 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 27341, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 5973), ('NAND2X1', 2639), ('INVX1', 2502), ('MUX2X1', 2266), ('AOI21X1', 2087), ('AND2X2', 1967), ('NOR2X1', 1941), ('XOR2X1', 1780), ('DIV_G0_22_10983', 1478), ('OAI21X1', 1396), ('AOI22X1', 1150), ('OR2X2', 1040), ('NAND3X1', 917), ('PI', 128), ('NOR3X1', 114), ('DIV_G1_363_432', 91)]
creating networkx graph with  27469  nodes
created networkx graph with  27469  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  441.564861536026
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  448.95422172546387
loadDataAndPreprocess done. time esclaped:  448.954297542572
current astranArea= 76810.75200000624
>>> area increased after remapping!

dealing with pattern# DIV_G1_0_25890 with 2091 clusters ( size = 2 )
.............................................................................................................................................. HHHHHHHHHHHHHHH**H**HH*
>>> : Synthesis pattern# DIV_G1_0_25890 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 73720.32166528702, gates: 25644, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G1_0_25890.lib; read_verilog /tmp/W1SYMKWV6Q.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G1_0_25890.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W1SYMKWV6Q.v
Parsing Verilog input from `/tmp/W1SYMKWV6Q.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9267e6c754
CPU: user 2.10s system 0.10s, MEM: 229.39 MB total, 222.42 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 25644, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 6442), ('DIV_G0_22_10983', 2651), ('NAND2X1', 2631), ('MUX2X1', 2267), ('AOI21X1', 1671), ('INVX1', 1502), ('DIV_G1_0_25890', 1469), ('XOR2X1', 1453), ('AND2X2', 1332), ('NOR2X1', 1237), ('NAND3X1', 1096), ('AOI22X1', 938), ('OAI21X1', 826), ('PI', 128), ('NOR3X1', 121), ('OR2X2', 8)]
creating networkx graph with  25772  nodes
created networkx graph with  25772  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  461.79927802085876
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  466.802095413208
loadDataAndPreprocess done. time esclaped:  466.802152633667
current astranArea= 73720.32000000907
>>> choose the cluster DIV_G1_0_25890!

dealing with pattern# DIV_G2_0_12464 with 2803 clusters ( size = 2 )
dealing with pattern# DIV_G2_373_429 with 2461 clusters ( size = 2 )
dealing with pattern# DIV_G2_0_25139 with 2098 clusters ( size = 2 )
dealing with pattern# DIV_G2_0_24822_25134 with 1836 clusters ( size = 3 )
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHH*HH
>>> : Synthesis pattern# DIV_G2_0_24822_25134 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 76307.45770668983, gates: 27244, depth: 2199
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G2_0_24822_25134.lib; read_verilog /tmp/7PU79OXUD3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G2_0_24822_25134.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7PU79OXUD3.v
Parsing Verilog input from `/tmp/7PU79OXUD3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 39381f8b5b
CPU: user 2.44s system 0.12s, MEM: 240.52 MB total, 234.24 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 27244, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 6115), ('NAND2X1', 2562), ('INVX1', 2356), ('MUX2X1', 2267), ('AOI21X1', 2103), ('DIV_G0_22_10983', 1872), ('AND2X2', 1782), ('XOR2X1', 1723), ('NOR2X1', 1668), ('DIV_G1_0_25890', 1637), ('AOI22X1', 1182), ('OAI21X1', 952), ('NAND3X1', 856), ('PI', 128), ('NOR3X1', 113), ('DIV_G2_0_24822_25134', 54), ('OR2X2', 2)]
creating networkx graph with  27372  nodes
created networkx graph with  27372  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  890.862553358078
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  895.5824887752533
loadDataAndPreprocess done. time esclaped:  895.5825459957123
current astranArea= 76307.4560000083
>>> area increased after remapping!

dealing with pattern# DIV_G2_359_431 with 1443 clusters ( size = 2 )
................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# DIV_G2_359_431 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 76265.98572683334, gates: 27204, depth: 2199
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G2_359_431.lib; read_verilog /tmp/PD1OYZ7X9W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G2_359_431.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PD1OYZ7X9W.v
Parsing Verilog input from `/tmp/PD1OYZ7X9W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b47341c2e5
CPU: user 2.31s system 0.12s, MEM: 240.19 MB total, 233.36 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 27204, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 6062), ('NAND2X1', 2562), ('INVX1', 2346), ('MUX2X1', 2267), ('AOI21X1', 2104), ('DIV_G0_22_10983', 1873), ('AND2X2', 1782), ('XOR2X1', 1716), ('NOR2X1', 1670), ('DIV_G1_0_25890', 1635), ('AOI22X1', 1181), ('OAI21X1', 951), ('NAND3X1', 856), ('PI', 128), ('NOR3X1', 113), ('DIV_G2_359_431', 84), ('OR2X2', 2)]
creating networkx graph with  27332  nodes
created networkx graph with  27332  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1300.5555469989777
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1305.6712472438812
loadDataAndPreprocess done. time esclaped:  1305.6713063716888
current astranArea= 76265.98400000819
>>> area increased after remapping!

dealing with pattern# DIV_G2_0_12818 with 1067 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# DIV_G2_0_12818 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 73834.497605443, gates: 25705, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G2_0_12818.lib; read_verilog /tmp/DJ31E17JF9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G2_0_12818.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DJ31E17JF9.v
Parsing Verilog input from `/tmp/DJ31E17JF9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3d7e012936
CPU: user 2.19s system 0.10s, MEM: 229.79 MB total, 223.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 25705, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 6145), ('MUX2X1', 2266), ('AOI21X1', 2145), ('DIV_G0_22_10983', 2117), ('NAND2X1', 2105), ('XOR2X1', 1757), ('AND2X2', 1546), ('INVX1', 1543), ('DIV_G1_0_25890', 1541), ('NOR2X1', 1422), ('NAND3X1', 1092), ('OAI21X1', 953), ('AOI22X1', 889), ('PI', 128), ('NOR3X1', 105), ('DIV_G2_0_12818', 71), ('OR2X2', 8)]
creating networkx graph with  25833  nodes
created networkx graph with  25833  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1325.273621082306
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1330.0470831394196
loadDataAndPreprocess done. time esclaped:  1330.0471744537354
current astranArea= 73834.49600000713
>>> area increased after remapping!

dealing with pattern# DIV_G2_2_15 with 968 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHH*HHHH
>>> : Synthesis pattern# DIV_G2_2_15 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 73645.56965720654, gates: 25584, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G2_2_15.lib; read_verilog /tmp/Y1YS78NQZN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G2_2_15.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y1YS78NQZN.v
Parsing Verilog input from `/tmp/Y1YS78NQZN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ae04cec527
CPU: user 2.16s system 0.13s, MEM: 229.08 MB total, 221.94 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 25584, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 6437), ('DIV_G0_22_10983', 2626), ('NAND2X1', 2616), ('MUX2X1', 2267), ('AOI21X1', 1686), ('XOR2X1', 1458), ('DIV_G1_0_25890', 1454), ('INVX1', 1451), ('AND2X2', 1352), ('NOR2X1', 1241), ('NAND3X1', 1100), ('AOI22X1', 940), ('OAI21X1', 827), ('PI', 128), ('NOR3X1', 114), ('OR2X2', 8), ('DIV_G2_2_15', 7)]
creating networkx graph with  25712  nodes
created networkx graph with  25712  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1365.7564001083374
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1370.906504392624
loadDataAndPreprocess done. time esclaped:  1370.9065613746643
current astranArea= 73645.56800000902
>>> choose the cluster DIV_G2_2_15!

dealing with pattern# DIV_G3_1_12445 with 2810 clusters ( size = 2 )
dealing with pattern# DIV_G3_372_428 with 2458 clusters ( size = 2 )
dealing with pattern# DIV_G3_0_25076 with 2076 clusters ( size = 2 )
dealing with pattern# DIV_G3_1_12445_12770 with 1834 clusters ( size = 3 )
dealing with pattern# DIV_G3_358_430 with 1448 clusters ( size = 2 )
dealing with pattern# DIV_G3_0_36 with 1056 clusters ( size = 2 )
................................................................................................................................................................... HHHHHHHHHHHHHH**H
>>> : Synthesis pattern# DIV_G3_0_36 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 73837.5696041584, gates: 25699, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G3_0_36.lib; read_verilog /tmp/PUMA9VBVSY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G3_0_36.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PUMA9VBVSY.v
Parsing Verilog input from `/tmp/PUMA9VBVSY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f1bf37a770
CPU: user 2.16s system 0.08s, MEM: 229.76 MB total, 222.75 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 25699, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 6138), ('MUX2X1', 2266), ('AOI21X1', 2143), ('DIV_G0_22_10983', 2122), ('NAND2X1', 2099), ('XOR2X1', 1764), ('DIV_G1_0_25890', 1558), ('AND2X2', 1557), ('INVX1', 1540), ('NOR2X1', 1396), ('NAND3X1', 1090), ('OAI21X1', 946), ('AOI22X1', 893), ('PI', 128), ('NOR3X1', 98), ('DIV_G3_0_36', 74), ('OR2X2', 8), ('DIV_G2_2_15', 7)]
creating networkx graph with  25827  nodes
created networkx graph with  25827  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1412.4605441093445
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1416.9929428100586
loadDataAndPreprocess done. time esclaped:  1416.9929988384247
current astranArea= 73837.56800000709
>>> area increased after remapping!

dealing with pattern# DIV_G3_1_11 with 968 clusters ( size = 2 )
dealing with pattern# DIV_G3_0_12087 with 915 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHH*
>>> : Synthesis pattern# DIV_G3_0_12087 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 73645.56965720654, gates: 25584, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G3_0_12087.lib; read_verilog /tmp/L3Y7DHK811.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G3_0_12087.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L3Y7DHK811.v
Parsing Verilog input from `/tmp/L3Y7DHK811.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2f4c7b68a8
CPU: user 2.13s system 0.10s, MEM: 229.08 MB total, 222.03 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 25584, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 6437), ('DIV_G0_22_10983', 2626), ('NAND2X1', 2616), ('MUX2X1', 2267), ('AOI21X1', 1686), ('XOR2X1', 1458), ('DIV_G1_0_25890', 1454), ('INVX1', 1451), ('AND2X2', 1352), ('NOR2X1', 1241), ('NAND3X1', 1100), ('AOI22X1', 940), ('OAI21X1', 827), ('PI', 128), ('NOR3X1', 114), ('OR2X2', 8), ('DIV_G2_2_15', 7)]
creating networkx graph with  25712  nodes
created networkx graph with  25712  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1450.9967424869537
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1456.2819697856903
loadDataAndPreprocess done. time esclaped:  1456.282028913498
current astranArea= 73645.56800000902
>>> area increased after remapping!

dealing with pattern# DIV_G3_1_25082_25385_25386 with 886 clusters ( size = 5 )
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHH*HHHHHHH
>>> : Synthesis pattern# DIV_G3_1_25082_25385_25386 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 72477.69769573212, gates: 24330, depth: 2178
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G3_1_25082_25385_25386.lib; read_verilog /tmp/5VEUDQIREK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G3_1_25082_25385_25386.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5VEUDQIREK.v
Parsing Verilog input from `/tmp/5VEUDQIREK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5442b17f47
CPU: user 2.04s system 0.08s, MEM: 218.29 MB total, 211.56 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 24330, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 6062), ('MUX2X1', 2267), ('AND2X2', 2132), ('INVX1', 2018), ('DIV_G0_22_10983', 1956), ('AOI21X1', 1914), ('XOR2X1', 1864), ('AOI22X1', 1621), ('NOR2X1', 1331), ('NAND2X1', 1179), ('DIV_G1_0_25890', 1053), ('NAND3X1', 363), ('DIV_G3_1_25082_25385_25386', 323), ('OAI21X1', 172), ('PI', 128), ('NOR3X1', 72), ('OR2X2', 2), ('DIV_G2_2_15', 1)]
creating networkx graph with  24458  nodes
created networkx graph with  24458  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1892.5469615459442
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1895.9653067588806
loadDataAndPreprocess done. time esclaped:  1895.9653742313385
current astranArea= 72477.69600000753
>>> choose the cluster DIV_G3_1_25082_25385_25386!

dealing with pattern# DIV_G4_428_459 with 2113 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH
>>> : Synthesis pattern# DIV_G4_428_459 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 72277.50566494465, gates: 24035, depth: 2178
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G4_428_459.lib; read_verilog /tmp/31XMWWE9MG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/div//DIV_G4_428_459.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/31XMWWE9MG.v
Parsing Verilog input from `/tmp/31XMWWE9MG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 70d2c4a482
CPU: user 2.13s system 0.11s, MEM: 216.45 MB total, 209.21 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 24035, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 5505), ('MUX2X1', 2267), ('AND2X2', 2141), ('INVX1', 2033), ('DIV_G0_22_10983', 1958), ('AOI21X1', 1913), ('XOR2X1', 1801), ('AOI22X1', 1636), ('NOR2X1', 1331), ('NAND2X1', 1180), ('DIV_G1_0_25890', 1058), ('NAND3X1', 346), ('DIV_G3_1_25082_25385_25386', 318), ('DIV_G4_428_459', 310), ('OAI21X1', 164), ('PI', 128), ('NOR3X1', 70), ('OR2X2', 3), ('DIV_G2_2_15', 1)]
creating networkx graph with  24163  nodes
created networkx graph with  24163  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2186.9673631191254
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2191.024762392044
loadDataAndPreprocess done. time esclaped:  2191.02481675148
current astranArea= 72277.50400000741
>>> choose the cluster DIV_G4_428_459!

saveArea= 8509.951999999044  /  10.53375415113748 %
=================================================================================
 hyp 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 44
[i] area: 438344.2008239031, gates: 177025, depth: 10747
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//hyp.lib; read_verilog /tmp/P9JNJZQ9XG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//hyp.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/P9JNJZQ9XG.v
Parsing Verilog input from `/tmp/P9JNJZQ9XG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 76757fe5ac
CPU: user 16.00s system 0.76s, MEM: 1448.09 MB total, 1432.13 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (15 sec), 8% 2x write_blif (1 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 177025, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 37809), ('NAND2X1', 29741), ('INVX1', 28619), ('OAI21X1', 18800), ('AOI21X1', 17599), ('NOR2X1', 17033), ('NAND3X1', 11644), ('NOR3X1', 4758), ('XOR2X1', 4580), ('AOI22X1', 4227), ('OR2X2', 1108), ('AND2X2', 840), ('MUX2X1', 267), ('PI', 256)]
creating networkx graph with  177281  nodes
created networkx graph with  177281  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.790130376815796
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  61.85447096824646
loadDataAndPreprocess done. time esclaped:  61.85454869270325
originalArea= 510361.81020118
initial astranArea= 438338.04799952713
dealing with pattern# HYP_G0_5_9 with 23765 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH
>>> : Synthesis pattern# HYP_G0_5_9 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 44
[i] area: 431496.19961702824, gates: 164893, depth: 10746
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//HYP_G0_5_9.lib; read_verilog /tmp/HDUCLYBVYV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//HYP_G0_5_9.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HDUCLYBVYV.v
Parsing Verilog input from `/tmp/HDUCLYBVYV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2e4de6dbf0
CPU: user 15.30s system 1.04s, MEM: 1372.52 MB total, 1354.69 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (14 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 164893, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 29363), ('INVX1', 27677), ('OAI21X1', 18917), ('XNOR2X1', 17782), ('AOI21X1', 17294), ('NOR2X1', 16932), ('NAND3X1', 11658), ('HYP_G0_5_9', 11363), ('NOR3X1', 4728), ('AOI22X1', 4163), ('XOR2X1', 2318), ('OR2X2', 1383), ('AND2X2', 1028), ('MUX2X1', 287), ('PI', 256)]
creating networkx graph with  165149  nodes
created networkx graph with  165149  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  623.1012473106384
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  661.1059794425964
loadDataAndPreprocess done. time esclaped:  661.1060445308685
current astranArea= 431490.04799951136
>>> choose the cluster HYP_G0_5_9!

dealing with pattern# HYP_G1_3_5 with 9916 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................... HHHH
>>> : Synthesis pattern# HYP_G1_3_5 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 43
[i] area: 412460.0363968611, gates: 150436, depth: 10725
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//HYP_G1_3_5.lib; read_verilog /tmp/WGBF6AUNHK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//HYP_G1_3_5.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WGBF6AUNHK.v
Parsing Verilog input from `/tmp/WGBF6AUNHK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f3f5cb8246
CPU: user 13.96s system 0.73s, MEM: 1269.42 MB total, 1250.45 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (13 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 150436, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 27049), ('NAND2X1', 22972), ('OAI21X1', 17806), ('AOI21X1', 15644), ('NOR2X1', 13146), ('NAND3X1', 11191), ('HYP_G0_5_9', 10625), ('XNOR2X1', 10245), ('HYP_G1_3_5', 9845), ('AOI22X1', 4136), ('NOR3X1', 3437), ('OR2X2', 1503), ('XOR2X1', 1448), ('AND2X2', 1094), ('MUX2X1', 295), ('PI', 256)]
creating networkx graph with  150692  nodes
created networkx graph with  150692  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1006.3969075679779
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1035.7500367164612
loadDataAndPreprocess done. time esclaped:  1035.750116109848
current astranArea= 412453.8879996062
>>> choose the cluster HYP_G1_3_5!

dealing with pattern# HYP_G2_18_91 with 8685 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH
>>> : Synthesis pattern# HYP_G2_18_91 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 43
[i] area: 397181.9564912319, gates: 139758, depth: 10717
mapping runtime: 6

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//HYP_G2_18_91.lib; read_verilog /tmp/X52TYRMUY1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//HYP_G2_18_91.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X52TYRMUY1.v
Parsing Verilog input from `/tmp/X52TYRMUY1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 412431f142
CPU: user 12.95s system 0.56s, MEM: 1192.44 MB total, 1172.04 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (12 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 139758, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22844), ('INVX1', 21234), ('AOI21X1', 13413), ('NOR2X1', 11866), ('NAND3X1', 11205), ('OAI21X1', 11009), ('HYP_G0_5_9', 10681), ('HYP_G1_3_5', 9954), ('XNOR2X1', 9167), ('HYP_G2_18_91', 6354), ('AOI22X1', 4072), ('NOR3X1', 2749), ('OR2X2', 1917), ('XOR2X1', 1782), ('AND2X2', 1238), ('MUX2X1', 273), ('PI', 256)]
creating networkx graph with  140014  nodes
created networkx graph with  140014  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1241.2704491615295
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1264.0702896118164
loadDataAndPreprocess done. time esclaped:  1264.0703618526459
current astranArea= 397181.9519996093
>>> choose the cluster HYP_G2_18_91!

dealing with pattern# HYP_G3_6_137 with 8612 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHH
>>> : Synthesis pattern# HYP_G3_6_137 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 43
[i] area: 397025.7962657213, gates: 138733, depth: 10717
mapping runtime: 7

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//HYP_G3_6_137.lib; read_verilog /tmp/SL0WKXPLF7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//HYP_G3_6_137.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SL0WKXPLF7.v
Parsing Verilog input from `/tmp/SL0WKXPLF7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 68ef763689
CPU: user 12.92s system 0.66s, MEM: 1186.08 MB total, 1166.15 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (12 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 138733, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22293), ('INVX1', 20181), ('AOI21X1', 13425), ('NOR2X1', 11800), ('OAI21X1', 11045), ('NAND3X1', 10742), ('HYP_G0_5_9', 10705), ('HYP_G1_3_5', 10276), ('XNOR2X1', 8908), ('HYP_G2_18_91', 6367), ('AOI22X1', 4073), ('NOR3X1', 2724), ('OR2X2', 1873), ('XOR2X1', 1718), ('AND2X2', 1624), ('HYP_G3_6_137', 712), ('MUX2X1', 267), ('PI', 256)]
creating networkx graph with  138989  nodes
created networkx graph with  138989  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1442.1274049282074
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1463.691799879074
loadDataAndPreprocess done. time esclaped:  1463.6918694972992
current astranArea= 397025.79199962626
>>> choose the cluster HYP_G3_6_137!

dealing with pattern# HYP_G4_0_3252 with 8533 clusters ( size = 2 )
dealing with pattern# HYP_G4_8_9 with 7202 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# HYP_G4_8_9 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 43
[i] area: 396005.892552495, gates: 136599, depth: 10717
mapping runtime: 7

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//HYP_G4_8_9.lib; read_verilog /tmp/4EDXYP39KN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/hyp//HYP_G4_8_9.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4EDXYP39KN.v
Parsing Verilog input from `/tmp/4EDXYP39KN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ae75710504
CPU: user 12.83s system 0.65s, MEM: 1172.89 MB total, 1151.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (12 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 136599, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22718), ('INVX1', 17713), ('AOI21X1', 13280), ('NOR2X1', 11765), ('OAI21X1', 11563), ('HYP_G0_5_9', 10673), ('HYP_G1_3_5', 9834), ('XNOR2X1', 9548), ('NAND3X1', 8445), ('HYP_G2_18_91', 6342), ('AOI22X1', 3617), ('HYP_G4_8_9', 3104), ('NOR3X1', 2558), ('XOR2X1', 1895), ('AND2X2', 1539), ('OR2X2', 1463), ('MUX2X1', 281), ('HYP_G3_6_137', 261), ('PI', 256)]
creating networkx graph with  136855  nodes
created networkx graph with  136855  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1644.4993605613708
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1667.6066761016846
loadDataAndPreprocess done. time esclaped:  1667.606746673584
current astranArea= 396005.88799963257
>>> choose the cluster HYP_G4_8_9!

saveArea= 42332.15999989456  /  9.657423121969149 %
=================================================================================
 i2c 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2306.0480239391327, gates: 970, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//i2c.lib; read_verilog /tmp/TYK1R4HKPB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//i2c.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TYK1R4HKPB.v
Parsing Verilog input from `/tmp/TYK1R4HKPB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 89eca68a0d
CPU: user 0.07s system 0.02s, MEM: 24.02 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 971, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 204), ('NAND3X1', 183), ('PI', 147), ('NOR2X1', 92), ('MUX2X1', 86), ('NOR3X1', 85), ('OAI21X1', 73), ('AOI22X1', 64), ('AOI21X1', 51), ('AND2X2', 46), ('NAND2X1', 43), ('OR2X2', 25), ('BUFX2', 14), ('XNOR2X1', 3), ('const_1', 1), ('XOR2X1', 1)]
creating networkx graph with  1118  nodes
created networkx graph with  1118  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.05364990234375
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.1971602439880371
loadDataAndPreprocess done. time esclaped:  0.19721055030822754
originalArea= 2486.931900000001
initial astranArea= 2306.047999999965
dealing with pattern# I2C_G0_15_40 with 271 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# I2C_G0_15_40 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2284.0320241451263, gates: 948, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G0_15_40.lib; read_verilog /tmp/OGDBNN5Y10.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G0_15_40.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OGDBNN5Y10.v
Parsing Verilog input from `/tmp/OGDBNN5Y10.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 590d582a72
CPU: user 0.08s system 0.01s, MEM: 23.83 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 949, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 186), ('NAND3X1', 166), ('PI', 147), ('NOR2X1', 97), ('MUX2X1', 88), ('OAI21X1', 80), ('NOR3X1', 72), ('AOI22X1', 58), ('AOI21X1', 50), ('NAND2X1', 39), ('AND2X2', 37), ('I2C_G0_15_40', 35), ('OR2X2', 22), ('BUFX2', 14), ('XNOR2X1', 3), ('const_1', 1), ('XOR2X1', 1)]
creating networkx graph with  1096  nodes
created networkx graph with  1096  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  22.507339477539062
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  22.648308515548706
loadDataAndPreprocess done. time esclaped:  22.64838194847107
current astranArea= 2280.4479999999685
>>> choose the cluster I2C_G0_15_40!

dealing with pattern# I2C_G1_17_41 with 248 clusters ( size = 2 )
dealing with pattern# I2C_G1_17_18_41 with 117 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH**HHH
>>> : Synthesis pattern# I2C_G1_17_18_41 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2285.056023836136, gates: 948, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G1_17_18_41.lib; read_verilog /tmp/ZXK2U3NNL1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G1_17_18_41.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZXK2U3NNL1.v
Parsing Verilog input from `/tmp/ZXK2U3NNL1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 542c57ef02
CPU: user 0.08s system 0.01s, MEM: 23.84 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 949, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 186), ('NAND3X1', 171), ('PI', 147), ('NOR2X1', 93), ('MUX2X1', 89), ('OAI21X1', 79), ('NOR3X1', 72), ('AOI22X1', 56), ('AOI21X1', 52), ('NAND2X1', 41), ('AND2X2', 35), ('I2C_G0_15_40', 32), ('OR2X2', 23), ('BUFX2', 14), ('XNOR2X1', 3), ('const_1', 1), ('I2C_G1_17_18_41', 1), ('XOR2X1', 1)]
creating networkx graph with  1096  nodes
created networkx graph with  1096  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  81.51976227760315
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  81.65261387825012
loadDataAndPreprocess done. time esclaped:  81.65268301963806
current astranArea= 2281.471999999968
>>> area increased after remapping!

dealing with pattern# I2C_G1_17_182_183 with 70 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# I2C_G1_17_182_183 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2298.3680316209793, gates: 893, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G1_17_182_183.lib; read_verilog /tmp/RPNPCFT16P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G1_17_182_183.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RPNPCFT16P.v
Parsing Verilog input from `/tmp/RPNPCFT16P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d2ae084763
CPU: user 0.07s system 0.01s, MEM: 23.49 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 894, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 147), ('INVX1', 139), ('NAND3X1', 108), ('I2C_G1_17_182_183', 100), ('MUX2X1', 89), ('NOR2X1', 86), ('OAI21X1', 78), ('AOI22X1', 61), ('AOI21X1', 50), ('NOR3X1', 49), ('AND2X2', 41), ('NAND2X1', 32), ('OR2X2', 22), ('I2C_G0_15_40', 20), ('BUFX2', 14), ('XNOR2X1', 3), ('const_1', 1), ('XOR2X1', 1)]
creating networkx graph with  1041  nodes
created networkx graph with  1041  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  141.136239528656
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  141.22775602340698
loadDataAndPreprocess done. time esclaped:  141.22780203819275
current astranArea= 2294.783999999973
>>> area increased after remapping!

dealing with pattern# I2C_G1_26_32 with 48 clusters ( size = 2 )
.................................................................................................................................................................................................... HHHHHHHHHH*HH
>>> : Synthesis pattern# I2C_G1_26_32 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2277.8880257606506, gates: 934, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G1_26_32.lib; read_verilog /tmp/GKSB8IOZ7C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G1_26_32.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GKSB8IOZ7C.v
Parsing Verilog input from `/tmp/GKSB8IOZ7C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6b5ed7669f
CPU: user 0.08s system 0.01s, MEM: 23.78 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 935, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 172), ('NAND3X1', 163), ('PI', 147), ('NOR2X1', 98), ('OAI21X1', 77), ('MUX2X1', 76), ('NOR3X1', 71), ('AOI22X1', 58), ('AOI21X1', 50), ('NAND2X1', 42), ('I2C_G0_15_40', 36), ('AND2X2', 36), ('OR2X2', 22), ('I2C_G1_26_32', 15), ('BUFX2', 14), ('XNOR2X1', 3), ('const_1', 1), ('XOR2X1', 1)]
creating networkx graph with  1082  nodes
created networkx graph with  1082  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  190.97500944137573
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  191.10322403907776
loadDataAndPreprocess done. time esclaped:  191.103285074234
current astranArea= 2274.303999999971
>>> choose the cluster I2C_G1_26_32!

dealing with pattern# I2C_G2_17_40 with 244 clusters ( size = 2 )
dealing with pattern# I2C_G2_17_18_40 with 117 clusters ( size = 3 )
dealing with pattern# I2C_G2_17_179_180 with 68 clusters ( size = 3 )
dealing with pattern# I2C_G2_36_37 with 39 clusters ( size = 2 )
...................................................................................................................................................................... HHHHHHHHHHHHHHHH*H
>>> : Synthesis pattern# I2C_G2_36_37 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2168.8320083618164, gates: 888, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G2_36_37.lib; read_verilog /tmp/2P3B3OILVK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G2_36_37.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2P3B3OILVK.v
Parsing Verilog input from `/tmp/2P3B3OILVK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c192e03637
CPU: user 0.07s system 0.01s, MEM: 23.46 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 889, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G2_36_37', 151), ('PI', 147), ('INVX1', 134), ('NAND3X1', 102), ('MUX2X1', 78), ('NOR2X1', 76), ('OAI21X1', 74), ('AOI22X1', 60), ('AOI21X1', 51), ('AND2X2', 45), ('NAND2X1', 31), ('OR2X2', 24), ('NOR3X1', 23), ('BUFX2', 14), ('I2C_G1_26_32', 11), ('I2C_G0_15_40', 10), ('XNOR2X1', 3), ('const_1', 1), ('XOR2X1', 1)]
creating networkx graph with  1036  nodes
created networkx graph with  1036  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  214.27335023880005
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  214.39439845085144
loadDataAndPreprocess done. time esclaped:  214.3944432735443
current astranArea= 2166.2719999999726
>>> choose the cluster I2C_G2_36_37!

dealing with pattern# I2C_G3_15_273 with 239 clusters ( size = 3 )
dealing with pattern# I2C_G3_15_61 with 141 clusters ( size = 2 )
dealing with pattern# I2C_G3_15_16_273 with 114 clusters ( size = 4 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# I2C_G3_15_16_273 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2161.1520068645477, gates: 885, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G3_15_16_273.lib; read_verilog /tmp/ZRX3D1O6I4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G3_15_16_273.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZRX3D1O6I4.v
Parsing Verilog input from `/tmp/ZRX3D1O6I4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 46c89b0f07
CPU: user 0.07s system 0.01s, MEM: 23.46 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 886, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G2_36_37', 156), ('PI', 147), ('INVX1', 132), ('NAND3X1', 104), ('MUX2X1', 79), ('OAI21X1', 78), ('NOR2X1', 72), ('AOI22X1', 55), ('AOI21X1', 52), ('AND2X2', 44), ('NAND2X1', 31), ('OR2X2', 23), ('NOR3X1', 19), ('BUFX2', 14), ('I2C_G0_15_40', 11), ('I2C_G1_26_32', 11), ('XNOR2X1', 3), ('const_1', 1), ('XOR2X1', 1)]
creating networkx graph with  1033  nodes
created networkx graph with  1033  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  279.45762300491333
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  279.5840713977814
loadDataAndPreprocess done. time esclaped:  279.5841202735901
current astranArea= 2158.5919999999733
>>> choose the cluster I2C_G3_15_16_273!

dealing with pattern# I2C_G4_15_264 with 249 clusters ( size = 3 )
dealing with pattern# I2C_G4_15_61 with 145 clusters ( size = 2 )
dealing with pattern# I2C_G4_15_16_264 with 120 clusters ( size = 4 )
dealing with pattern# I2C_G4_15_16_61 with 67 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH**HHH
>>> : Synthesis pattern# I2C_G4_15_16_61 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 7
[i] area: 2159.1040070056915, gates: 885, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G4_15_16_61.lib; read_verilog /tmp/QNX4WHREY9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/i2c//I2C_G4_15_16_61.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QNX4WHREY9.v
Parsing Verilog input from `/tmp/QNX4WHREY9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dc39aebae6
CPU: user 0.11s system 0.01s, MEM: 23.45 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 9% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 886, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('I2C_G2_36_37', 156), ('PI', 147), ('INVX1', 134), ('NAND3X1', 105), ('MUX2X1', 79), ('OAI21X1', 77), ('NOR2X1', 72), ('AOI22X1', 56), ('AOI21X1', 52), ('AND2X2', 43), ('NAND2X1', 30), ('OR2X2', 23), ('NOR3X1', 18), ('BUFX2', 14), ('I2C_G1_26_32', 11), ('I2C_G0_15_40', 10), ('XNOR2X1', 3), ('const_1', 1), ('I2C_G4_15_16_61', 1), ('XOR2X1', 1)]
creating networkx graph with  1033  nodes
created networkx graph with  1033  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  338.39570569992065
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  338.527206659317
loadDataAndPreprocess done. time esclaped:  338.52726006507874
current astranArea= 2156.543999999973
>>> choose the cluster I2C_G4_15_16_61!

saveArea= 149.50399999999217  /  6.483126110124092 %
=================================================================================
 int2float 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 399.8720006942749, gates: 168, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//int2float.lib; read_verilog /tmp/C7YLMIIHAX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//int2float.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C7YLMIIHAX.v
Parsing Verilog input from `/tmp/C7YLMIIHAX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9c24c58a55
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 50% 2x read_verilog (0 sec), 43% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 168, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 42), ('INVX1', 30), ('OAI21X1', 26), ('AOI21X1', 18), ('AOI22X1', 14), ('NAND2X1', 12), ('PI', 11), ('NOR3X1', 10), ('MUX2X1', 7), ('NOR2X1', 7), ('XNOR2X1', 1), ('AND2X2', 1)]
creating networkx graph with  179  nodes
created networkx graph with  179  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.014458656311035156
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.04591059684753418
loadDataAndPreprocess done. time esclaped:  0.045958518981933594
originalArea= 429.6683199999991
initial astranArea= 399.8720000000003
dealing with pattern# INT2FLOAT_G0_2_34 with 47 clusters ( size = 2 )
................................................................................................................................................................... HHHHHHHHHHHHHH**H
>>> : Synthesis pattern# INT2FLOAT_G0_2_34 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 397.82400047779083, gates: 166, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G0_2_34.lib; read_verilog /tmp/DKHIXC7ECD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G0_2_34.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DKHIXC7ECD.v
Parsing Verilog input from `/tmp/DKHIXC7ECD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3630e07e90
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 48% 2x read_verilog (0 sec), 38% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 166, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 38), ('OAI21X1', 28), ('INVX1', 27), ('AOI21X1', 19), ('NAND2X1', 13), ('AOI22X1', 13), ('PI', 11), ('NOR3X1', 10), ('NOR2X1', 7), ('MUX2X1', 5), ('INT2FLOAT_G0_2_34', 3), ('AND2X2', 2), ('XNOR2X1', 1)]
creating networkx graph with  177  nodes
created networkx graph with  177  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  16.252241373062134
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.282662630081177
loadDataAndPreprocess done. time esclaped:  16.282716512680054
current astranArea= 397.8240000000003
>>> choose the cluster INT2FLOAT_G0_2_34!

dealing with pattern# INT2FLOAT_G1_2_33 with 39 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G1_2_64 with 16 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH*H***HHHHHHH*
>>> : Synthesis pattern# INT2FLOAT_G1_2_64 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 389.12000012397766, gates: 157, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G1_2_64.lib; read_verilog /tmp/MZZTSDE1MJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G1_2_64.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MZZTSDE1MJ.v
Parsing Verilog input from `/tmp/MZZTSDE1MJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 16919c4e40
CPU: user 0.03s system 0.00s, MEM: 16.99 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 50% 2x read_verilog (0 sec), 43% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 157, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 41), ('AOI21X1', 20), ('OAI21X1', 19), ('INVX1', 18), ('NAND2X1', 12), ('AOI22X1', 12), ('PI', 11), ('NOR2X1', 8), ('INT2FLOAT_G1_2_64', 7), ('MUX2X1', 6), ('NOR3X1', 6), ('INT2FLOAT_G0_2_34', 4), ('AND2X2', 2), ('XNOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  168  nodes
created networkx graph with  168  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  36.26493191719055
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  36.291988372802734
loadDataAndPreprocess done. time esclaped:  36.29202914237976
current astranArea= 389.1200000000003
>>> choose the cluster INT2FLOAT_G1_2_64!

dealing with pattern# INT2FLOAT_G2_0_93 with 42 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# INT2FLOAT_G2_0_93 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 389.12000012397766, gates: 157, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G2_0_93.lib; read_verilog /tmp/UBU58PDXWI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G2_0_93.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UBU58PDXWI.v
Parsing Verilog input from `/tmp/UBU58PDXWI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 494447d3ae
CPU: user 0.03s system 0.00s, MEM: 16.99 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 53% 2x read_verilog (0 sec), 41% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 157, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 41), ('AOI21X1', 20), ('OAI21X1', 19), ('INVX1', 18), ('NAND2X1', 12), ('AOI22X1', 12), ('PI', 11), ('NOR2X1', 8), ('INT2FLOAT_G1_2_64', 7), ('MUX2X1', 6), ('NOR3X1', 6), ('INT2FLOAT_G2_0_93', 4), ('AND2X2', 2), ('XNOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  168  nodes
created networkx graph with  168  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  50.05340218544006
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  50.08289957046509
loadDataAndPreprocess done. time esclaped:  50.08296060562134
current astranArea= 389.1200000000003
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G2_0_8_117 with 15 clusters ( size = 3 )
.................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH**HHH
>>> : Synthesis pattern# INT2FLOAT_G2_0_8_117 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 389.63200080394745, gates: 155, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G2_0_8_117.lib; read_verilog /tmp/KZ7YQ7VIQH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G2_0_8_117.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KZ7YQ7VIQH.v
Parsing Verilog input from `/tmp/KZ7YQ7VIQH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6dae80e72d
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_verilog (0 sec), 42% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 155, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 37), ('AOI21X1', 20), ('INVX1', 17), ('OAI21X1', 17), ('AOI22X1', 13), ('NAND2X1', 12), ('PI', 11), ('NOR2X1', 8), ('INT2FLOAT_G1_2_64', 8), ('MUX2X1', 7), ('NOR3X1', 6), ('INT2FLOAT_G0_2_34', 5), ('AND2X2', 2), ('XNOR2X1', 1), ('OR2X2', 1), ('INT2FLOAT_G2_0_8_117', 1)]
creating networkx graph with  166  nodes
created networkx graph with  166  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  100.25419402122498
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  100.28214025497437
loadDataAndPreprocess done. time esclaped:  100.2821717262268
current astranArea= 389.6320000000003
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G2_0_138 with 10 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHH*HHH
>>> : Synthesis pattern# INT2FLOAT_G2_0_138 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# INT2FLOAT_G2_4_5 with 8 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHHHHH*
>>> : Synthesis pattern# INT2FLOAT_G2_4_5 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 389.12000012397766, gates: 157, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G2_4_5.lib; read_verilog /tmp/8OAICN4SWH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G2_4_5.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8OAICN4SWH.v
Parsing Verilog input from `/tmp/8OAICN4SWH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0ee33d5950
CPU: user 0.03s system 0.00s, MEM: 16.99 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 41% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 157, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 41), ('AOI21X1', 20), ('OAI21X1', 19), ('INVX1', 18), ('NAND2X1', 12), ('AOI22X1', 12), ('PI', 11), ('NOR2X1', 8), ('INT2FLOAT_G2_4_5', 7), ('MUX2X1', 6), ('NOR3X1', 6), ('INT2FLOAT_G0_2_34', 4), ('AND2X2', 2), ('XNOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  168  nodes
created networkx graph with  168  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  177.92259550094604
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  177.9497709274292
loadDataAndPreprocess done. time esclaped:  177.94980430603027
current astranArea= 389.1200000000003
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G2_1_92 with 8 clusters ( size = 2 )
........................................................................................................................................... HHHHHHHHHH******
>>> : Synthesis pattern# INT2FLOAT_G2_1_92 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 389.63200056552887, gates: 156, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G2_1_92.lib; read_verilog /tmp/89URNB02KG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G2_1_92.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/89URNB02KG.v
Parsing Verilog input from `/tmp/89URNB02KG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8997e3b821
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_verilog (0 sec), 40% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 156, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 38), ('AOI21X1', 20), ('INVX1', 17), ('OAI21X1', 16), ('AOI22X1', 13), ('NAND2X1', 11), ('PI', 11), ('NOR2X1', 10), ('INT2FLOAT_G1_2_64', 8), ('MUX2X1', 7), ('NOR3X1', 6), ('INT2FLOAT_G0_2_34', 4), ('INT2FLOAT_G2_1_92', 2), ('AND2X2', 2), ('XNOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  167  nodes
created networkx graph with  167  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  186.08505058288574
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  186.11134791374207
loadDataAndPreprocess done. time esclaped:  186.1113772392273
current astranArea= 389.6320000000003
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G2_0_102 with 7 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH
>>> : Synthesis pattern# INT2FLOAT_G2_0_102 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 387.07200050354004, gates: 155, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G2_0_102.lib; read_verilog /tmp/UQZBFPNKER.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G2_0_102.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UQZBFPNKER.v
Parsing Verilog input from `/tmp/UQZBFPNKER.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c24c53c11c
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_verilog (0 sec), 41% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 155, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 37), ('AOI21X1', 19), ('INVX1', 18), ('OAI21X1', 17), ('AOI22X1', 14), ('PI', 11), ('NAND2X1', 10), ('NOR2X1', 9), ('INT2FLOAT_G1_2_64', 7), ('MUX2X1', 6), ('NOR3X1', 6), ('INT2FLOAT_G0_2_34', 4), ('INT2FLOAT_G2_0_102', 3), ('OR2X2', 2), ('AND2X2', 2), ('XNOR2X1', 1)]
creating networkx graph with  166  nodes
created networkx graph with  166  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  209.29298496246338
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  209.31697916984558
loadDataAndPreprocess done. time esclaped:  209.31701469421387
current astranArea= 387.0720000000003
>>> choose the cluster INT2FLOAT_G2_0_102!

dealing with pattern# INT2FLOAT_G3_0_97 with 39 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_8_115 with 14 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G3_1_116 with 9 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_1_96 with 8 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_4_5 with 7 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_85 with 6 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_1_72 with 6 clusters ( size = 2 )
.............................................................................................................................................. HHHHHHHHHHHHHHH**H**HH*
>>> : Synthesis pattern# INT2FLOAT_G3_1_72 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 387.07200169563293, gates: 158, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_1_72.lib; read_verilog /tmp/PTU7KPQ8GP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_1_72.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PTU7KPQ8GP.v
Parsing Verilog input from `/tmp/PTU7KPQ8GP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 88db372827
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 52% 2x read_verilog (0 sec), 41% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 158, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 34), ('INVX1', 20), ('AOI21X1', 20), ('OAI21X1', 17), ('AOI22X1', 14), ('NAND2X1', 12), ('PI', 11), ('NOR2X1', 8), ('MUX2X1', 7), ('INT2FLOAT_G3_1_72', 7), ('NOR3X1', 6), ('INT2FLOAT_G1_2_64', 4), ('INT2FLOAT_G0_2_34', 4), ('INT2FLOAT_G2_0_102', 3), ('XNOR2X1', 1), ('AND2X2', 1)]
creating networkx graph with  169  nodes
created networkx graph with  169  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  216.9802861213684
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  217.0060567855835
loadDataAndPreprocess done. time esclaped:  217.006089925766
current astranArea= 387.0720000000003
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_8_127 with 5 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# INT2FLOAT_G3_8_127 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 389.12000131607056, gates: 154, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_8_127.lib; read_verilog /tmp/VL8PRN4QTF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_8_127.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VL8PRN4QTF.v
Parsing Verilog input from `/tmp/VL8PRN4QTF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 364284e3e6
CPU: user 0.02s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 55% 2x read_verilog (0 sec), 36% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 154, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 36), ('INVX1', 18), ('AOI21X1', 16), ('OAI21X1', 16), ('AOI22X1', 15), ('NAND2X1', 11), ('PI', 11), ('NOR2X1', 8), ('NOR3X1', 8), ('MUX2X1', 7), ('INT2FLOAT_G1_2_64', 7), ('INT2FLOAT_G0_2_34', 5), ('INT2FLOAT_G2_0_102', 3), ('XNOR2X1', 1), ('OR2X2', 1), ('INT2FLOAT_G3_8_127', 1), ('AND2X2', 1)]
creating networkx graph with  165  nodes
created networkx graph with  165  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  243.8845465183258
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  243.90572714805603
loadDataAndPreprocess done. time esclaped:  243.90576362609863
current astranArea= 389.1200000000003
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_2_35 with 4 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................... HHHHHH
>>> : Synthesis pattern# INT2FLOAT_G3_2_35 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 387.07200050354004, gates: 155, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_2_35.lib; read_verilog /tmp/Y38MWT8A0P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_2_35.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Y38MWT8A0P.v
Parsing Verilog input from `/tmp/Y38MWT8A0P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d2b821f66b
CPU: user 0.03s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 50% 2x read_verilog (0 sec), 43% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 155, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 37), ('AOI21X1', 19), ('INVX1', 18), ('OAI21X1', 17), ('AOI22X1', 14), ('PI', 11), ('NAND2X1', 10), ('NOR2X1', 9), ('INT2FLOAT_G1_2_64', 7), ('MUX2X1', 6), ('NOR3X1', 6), ('INT2FLOAT_G0_2_34', 4), ('INT2FLOAT_G2_0_102', 3), ('OR2X2', 2), ('AND2X2', 2), ('XNOR2X1', 1)]
creating networkx graph with  166  nodes
created networkx graph with  166  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  282.6730144023895
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  282.6988651752472
loadDataAndPreprocess done. time esclaped:  282.69889521598816
current astranArea= 387.0720000000003
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_1_2_116 with 3 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*
>>> : Synthesis pattern# INT2FLOAT_G3_1_2_116 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 387.07200050354004, gates: 155, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_1_2_116.lib; read_verilog /tmp/H2JBNPF3BX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_1_2_116.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/H2JBNPF3BX.v
Parsing Verilog input from `/tmp/H2JBNPF3BX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 785e65cc4f
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 42% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 155, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 37), ('AOI21X1', 19), ('INVX1', 18), ('OAI21X1', 17), ('AOI22X1', 14), ('PI', 11), ('NAND2X1', 10), ('NOR2X1', 9), ('INT2FLOAT_G1_2_64', 7), ('MUX2X1', 6), ('NOR3X1', 6), ('INT2FLOAT_G0_2_34', 4), ('INT2FLOAT_G2_0_102', 3), ('OR2X2', 2), ('AND2X2', 2), ('XNOR2X1', 1)]
creating networkx graph with  166  nodes
created networkx graph with  166  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  416.74682426452637
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  416.77287888526917
loadDataAndPreprocess done. time esclaped:  416.7729284763336
current astranArea= 387.0720000000003
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_8_60_96 with 3 clusters ( size = 3 )
.............................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH
>>> : Synthesis pattern# INT2FLOAT_G3_8_60_96 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 387.5840004682541, gates: 154, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_8_60_96.lib; read_verilog /tmp/54EKBYXEPS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_8_60_96.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/54EKBYXEPS.v
Parsing Verilog input from `/tmp/54EKBYXEPS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6812f5b51f
CPU: user 0.02s system 0.01s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 42% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 154, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 38), ('AOI21X1', 18), ('INVX1', 17), ('OAI21X1', 17), ('AOI22X1', 14), ('PI', 11), ('NAND2X1', 10), ('NOR2X1', 8), ('INT2FLOAT_G1_2_64', 8), ('MUX2X1', 6), ('NOR3X1', 6), ('INT2FLOAT_G0_2_34', 4), ('OR2X2', 2), ('INT2FLOAT_G2_0_102', 2), ('AND2X2', 2), ('INT2FLOAT_G3_8_60_96', 1), ('XNOR2X1', 1)]
creating networkx graph with  165  nodes
created networkx graph with  165  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  449.66940450668335
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  449.69570875167847
loadDataAndPreprocess done. time esclaped:  449.6957423686981
current astranArea= 387.5840000000003
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G3_12_94 with 3 clusters ( size = 3 )
..................................................................................................................................................................................................................................................................................... HHHHH
>>> : Synthesis pattern# INT2FLOAT_G3_12_94 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 386.5600006580353, gates: 153, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_12_94.lib; read_verilog /tmp/AW9FZ2ZVSG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G3_12_94.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AW9FZ2ZVSG.v
Parsing Verilog input from `/tmp/AW9FZ2ZVSG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: af50f61585
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 41% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 153, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 38), ('AOI21X1', 18), ('INVX1', 16), ('OAI21X1', 16), ('AOI22X1', 14), ('PI', 11), ('NAND2X1', 10), ('NOR2X1', 9), ('INT2FLOAT_G1_2_64', 7), ('MUX2X1', 6), ('NOR3X1', 5), ('INT2FLOAT_G0_2_34', 4), ('INT2FLOAT_G3_12_94', 3), ('OR2X2', 2), ('INT2FLOAT_G2_0_102', 2), ('AND2X2', 2), ('XNOR2X1', 1)]
creating networkx graph with  164  nodes
created networkx graph with  164  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  484.15543699264526
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  484.18217372894287
loadDataAndPreprocess done. time esclaped:  484.18221616744995
current astranArea= 386.5600000000003
>>> choose the cluster INT2FLOAT_G3_12_94!

dealing with pattern# INT2FLOAT_G4_0_96 with 42 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_8_113 with 15 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_0_134 with 8 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_1_95 with 8 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_4_5 with 6 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_84 with 6 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_1_72 with 6 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_1_2_114 with 5 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_2_35 with 4 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_8_125 with 4 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_8_60_95 with 3 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_4_152 with 3 clusters ( size = 3 )
dealing with pattern# INT2FLOAT_G4_8_12_60 with 3 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHH
>>> : Synthesis pattern# INT2FLOAT_G4_8_12_60 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 386.5600006580353, gates: 153, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G4_8_12_60.lib; read_verilog /tmp/4PMZ3X68YE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G4_8_12_60.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4PMZ3X68YE.v
Parsing Verilog input from `/tmp/4PMZ3X68YE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b977d4135a
CPU: user 0.01s system 0.02s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 41% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 153, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 38), ('AOI21X1', 18), ('INVX1', 16), ('OAI21X1', 16), ('AOI22X1', 14), ('PI', 11), ('NAND2X1', 10), ('NOR2X1', 9), ('INT2FLOAT_G1_2_64', 7), ('MUX2X1', 6), ('NOR3X1', 5), ('INT2FLOAT_G0_2_34', 4), ('INT2FLOAT_G3_12_94', 3), ('OR2X2', 2), ('INT2FLOAT_G2_0_102', 2), ('AND2X2', 2), ('XNOR2X1', 1)]
creating networkx graph with  164  nodes
created networkx graph with  164  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  513.7646191120148
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  513.7866170406342
loadDataAndPreprocess done. time esclaped:  513.7866599559784
current astranArea= 386.5600000000003
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G4_75_76 with 3 clusters ( size = 2 )
...................................................................................................................................................................... HHHHHHHHHHHHHHHH*H
>>> : Synthesis pattern# INT2FLOAT_G4_75_76 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 376.8319994211197, gates: 150, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G4_75_76.lib; read_verilog /tmp/L29CWXB46A.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/int2float//INT2FLOAT_G4_75_76.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/L29CWXB46A.v
Parsing Verilog input from `/tmp/L29CWXB46A.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6808caf5bb
CPU: user 0.03s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 51% 2x read_verilog (0 sec), 42% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 150, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 31), ('AOI21X1', 19), ('OAI21X1', 17), ('AOI22X1', 14), ('INVX1', 13), ('INT2FLOAT_G4_75_76', 13), ('PI', 11), ('NAND2X1', 10), ('NOR2X1', 9), ('MUX2X1', 6), ('INT2FLOAT_G1_2_64', 5), ('INT2FLOAT_G3_12_94', 3), ('INT2FLOAT_G0_2_34', 3), ('OR2X2', 2), ('INT2FLOAT_G2_0_102', 2), ('AND2X2', 2), ('XNOR2X1', 1)]
creating networkx graph with  161  nodes
created networkx graph with  161  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  529.1482782363892
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  529.1720457077026
loadDataAndPreprocess done. time esclaped:  529.1720757484436
current astranArea= 376.8320000000003
>>> choose the cluster INT2FLOAT_G4_75_76!

saveArea= 23.04000000000002  /  5.761843790012805 %
=================================================================================
 log2 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 51412.48069190979, gates: 19921, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//log2.lib; read_verilog /tmp/NBMB6QB29C.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//log2.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NBMB6QB29C.v
Parsing Verilog input from `/tmp/NBMB6QB29C.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7c584940c4
CPU: user 1.69s system 0.09s, MEM: 183.75 MB total, 176.14 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 19921, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 3345), ('INVX1', 2886), ('NAND3X1', 2462), ('OAI21X1', 2261), ('AOI21X1', 2223), ('NAND2X1', 1616), ('NOR3X1', 1582), ('NOR2X1', 1453), ('AOI22X1', 1339), ('XOR2X1', 438), ('AND2X2', 165), ('OR2X2', 136), ('PI', 32), ('MUX2X1', 15)]
creating networkx graph with  19953  nodes
created networkx graph with  19953  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.7016327381134033
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.116652965545654
loadDataAndPreprocess done. time esclaped:  5.116741895675659
originalArea= 57295.832539989235
initial astranArea= 51412.48000000051
dealing with pattern# LOG2_G0_3120_3121 with 2112 clusters ( size = 2 )
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHH****
>>> : Synthesis pattern# LOG2_G0_3120_3121 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G0_0_7484 with 2109 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# LOG2_G0_0_7484 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 50723.84064626694, gates: 19348, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G0_0_7484.lib; read_verilog /tmp/H52PSZ1MNW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G0_0_7484.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/H52PSZ1MNW.v
Parsing Verilog input from `/tmp/H52PSZ1MNW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 11f9a27608
CPU: user 1.59s system 0.07s, MEM: 180.20 MB total, 172.35 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 19348, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 3347), ('INVX1', 2376), ('OAI21X1', 2314), ('AOI21X1', 2160), ('NAND3X1', 1917), ('NAND2X1', 1626), ('NOR2X1', 1344), ('AOI22X1', 1333), ('LOG2_G0_0_7484', 1152), ('NOR3X1', 967), ('XOR2X1', 429), ('AND2X2', 227), ('OR2X2', 142), ('PI', 32), ('MUX2X1', 14)]
creating networkx graph with  19380  nodes
created networkx graph with  19380  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  320.1854193210602
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  324.62698459625244
loadDataAndPreprocess done. time esclaped:  324.6270773410797
current astranArea= 50723.840000000484
>>> choose the cluster LOG2_G0_0_7484!

dealing with pattern# LOG2_G1_2857_2858 with 2113 clusters ( size = 2 )
dealing with pattern# LOG2_G1_3_7502 with 1333 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH
>>> : Synthesis pattern# LOG2_G1_3_7502 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 49987.07263803482, gates: 18879, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G1_3_7502.lib; read_verilog /tmp/SZHH814A7H.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G1_3_7502.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SZHH814A7H.v
Parsing Verilog input from `/tmp/SZHH814A7H.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e437e1b342
CPU: user 1.53s system 0.07s, MEM: 176.87 MB total, 168.85 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18879, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 3321), ('INVX1', 2236), ('AOI21X1', 2195), ('OAI21X1', 1923), ('NAND3X1', 1866), ('NAND2X1', 1421), ('AOI22X1', 1330), ('NOR2X1', 1293), ('LOG2_G0_0_7484', 1157), ('NOR3X1', 889), ('LOG2_G1_3_7502', 433), ('XOR2X1', 430), ('AND2X2', 226), ('OR2X2', 145), ('PI', 32), ('MUX2X1', 14)]
creating networkx graph with  18911  nodes
created networkx graph with  18911  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  372.66491746902466
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  377.691419839859
loadDataAndPreprocess done. time esclaped:  377.6915166378021
current astranArea= 49987.07200000061
>>> choose the cluster LOG2_G1_3_7502!

dealing with pattern# LOG2_G2_2752_8477 with 2102 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH
>>> : Synthesis pattern# LOG2_G2_2752_8477 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 49064.44852685928, gates: 17486, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G2_2752_8477.lib; read_verilog /tmp/J6X5HUYKWK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G2_2752_8477.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J6X5HUYKWK.v
Parsing Verilog input from `/tmp/J6X5HUYKWK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1f539a4399
CPU: user 1.47s system 0.08s, MEM: 167.59 MB total, 159.55 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17486, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 2184), ('AOI21X1', 2178), ('OAI21X1', 1881), ('NAND3X1', 1751), ('XNOR2X1', 1384), ('NAND2X1', 1375), ('AOI22X1', 1315), ('NOR2X1', 1285), ('LOG2_G2_2752_8477', 1243), ('LOG2_G0_0_7484', 1175), ('NOR3X1', 813), ('LOG2_G1_3_7502', 313), ('AND2X2', 248), ('OR2X2', 180), ('XOR2X1', 148), ('PI', 32), ('MUX2X1', 13)]
creating networkx graph with  17518  nodes
created networkx graph with  17518  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  670.4714605808258
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  673.7114760875702
loadDataAndPreprocess done. time esclaped:  673.7115287780762
current astranArea= 49064.448000000884
>>> choose the cluster LOG2_G2_2752_8477!

dealing with pattern# LOG2_G3_3_6968 with 1170 clusters ( size = 2 )
dealing with pattern# LOG2_G3_4_391 with 1134 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# LOG2_G3_4_391 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 49064.44852685928, gates: 17486, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G3_4_391.lib; read_verilog /tmp/HJKGPC3DL5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G3_4_391.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HJKGPC3DL5.v
Parsing Verilog input from `/tmp/HJKGPC3DL5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e85ce26550
CPU: user 1.47s system 0.04s, MEM: 167.59 MB total, 159.48 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17486, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 2184), ('AOI21X1', 2178), ('OAI21X1', 1881), ('NAND3X1', 1751), ('XNOR2X1', 1384), ('NAND2X1', 1375), ('AOI22X1', 1315), ('NOR2X1', 1285), ('LOG2_G2_2752_8477', 1243), ('LOG2_G3_4_391', 1175), ('NOR3X1', 813), ('LOG2_G1_3_7502', 313), ('AND2X2', 248), ('OR2X2', 180), ('XOR2X1', 148), ('PI', 32), ('MUX2X1', 13)]
creating networkx graph with  17518  nodes
created networkx graph with  17518  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  709.455153465271
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  712.4723377227783
loadDataAndPreprocess done. time esclaped:  712.472413778305
current astranArea= 49064.448000000884
>>> area increased after remapping!

dealing with pattern# LOG2_G3_4_15097 with 1034 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHH*HHHHHHHH
>>> : Synthesis pattern# LOG2_G3_4_15097 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 48743.93653297424, gates: 17130, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G3_4_15097.lib; read_verilog /tmp/Q9JT0U1WV4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G3_4_15097.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q9JT0U1WV4.v
Parsing Verilog input from `/tmp/Q9JT0U1WV4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: aa35b1d8ff
CPU: user 1.41s system 0.08s, MEM: 165.27 MB total, 157.16 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17130, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 1884), ('INVX1', 1882), ('AOI21X1', 1840), ('NAND3X1', 1738), ('NAND2X1', 1392), ('XNOR2X1', 1387), ('AOI22X1', 1309), ('NOR2X1', 1245), ('LOG2_G2_2752_8477', 1238), ('LOG2_G0_0_7484', 1192), ('NOR3X1', 796), ('LOG2_G3_4_15097', 363), ('LOG2_G1_3_7502', 274), ('AND2X2', 265), ('OR2X2', 178), ('XOR2X1', 134), ('PI', 32), ('MUX2X1', 13)]
creating networkx graph with  17162  nodes
created networkx graph with  17162  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  751.5036256313324
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  754.1034259796143
loadDataAndPreprocess done. time esclaped:  754.1034889221191
current astranArea= 48743.93600000112
>>> choose the cluster LOG2_G3_4_15097!

dealing with pattern# LOG2_G4_0_4098 with 1162 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH
>>> : Synthesis pattern# LOG2_G4_0_4098 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 48743.93653297424, gates: 17130, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G4_0_4098.lib; read_verilog /tmp/Q4M3EJ6CKG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G4_0_4098.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q4M3EJ6CKG.v
Parsing Verilog input from `/tmp/Q4M3EJ6CKG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9b8ba39b5c
CPU: user 1.42s system 0.06s, MEM: 165.27 MB total, 157.16 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17130, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 1884), ('INVX1', 1882), ('AOI21X1', 1840), ('NAND3X1', 1738), ('NAND2X1', 1392), ('XNOR2X1', 1387), ('AOI22X1', 1309), ('NOR2X1', 1245), ('LOG2_G2_2752_8477', 1238), ('LOG2_G0_0_7484', 1192), ('NOR3X1', 796), ('LOG2_G3_4_15097', 363), ('LOG2_G4_0_4098', 274), ('AND2X2', 265), ('OR2X2', 178), ('XOR2X1', 134), ('PI', 32), ('MUX2X1', 13)]
creating networkx graph with  17162  nodes
created networkx graph with  17162  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  794.1445088386536
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  797.6332516670227
loadDataAndPreprocess done. time esclaped:  797.6333065032959
current astranArea= 48743.93600000112
>>> area increased after remapping!

dealing with pattern# LOG2_G4_0_5738 with 1106 clusters ( size = 2 )
dealing with pattern# LOG2_G4_0_6483 with 779 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHH
>>> : Synthesis pattern# LOG2_G4_0_6483 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G4_0_6485 with 683 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH
>>> : Synthesis pattern# LOG2_G4_0_6485 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G4_0_4228 with 621 clusters ( size = 2 )
dealing with pattern# LOG2_G4_0_6835 with 558 clusters ( size = 3 )
.................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH**HHH
>>> : Synthesis pattern# LOG2_G4_0_6835 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G4_0_4549 with 522 clusters ( size = 3 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH
>>> : Synthesis pattern# LOG2_G4_0_4549 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# LOG2_G4_0_9026 with 504 clusters ( size = 2 )
........................................................................................................................................... HHHHHHHHHH******
>>> : Synthesis pattern# LOG2_G4_0_9026 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 48614.9125328064, gates: 16981, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G4_0_9026.lib; read_verilog /tmp/P0JCHZ7F7M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/log2//LOG2_G4_0_9026.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/P0JCHZ7F7M.v
Parsing Verilog input from `/tmp/P0JCHZ7F7M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1acd29a703
CPU: user 1.46s system 0.08s, MEM: 164.30 MB total, 156.10 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16981, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 1844), ('INVX1', 1794), ('AOI21X1', 1782), ('NAND3X1', 1771), ('XNOR2X1', 1390), ('NOR2X1', 1341), ('AOI22X1', 1307), ('LOG2_G2_2752_8477', 1243), ('NAND2X1', 1228), ('LOG2_G0_0_7484', 1035), ('NOR3X1', 923), ('LOG2_G3_4_15097', 377), ('LOG2_G1_3_7502', 324), ('AND2X2', 209), ('OR2X2', 158), ('LOG2_G4_0_9026', 123), ('XOR2X1', 120), ('PI', 32), ('MUX2X1', 12)]
creating networkx graph with  17013  nodes
created networkx graph with  17013  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1399.0119156837463
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1401.419909954071
loadDataAndPreprocess done. time esclaped:  1401.4199857711792
current astranArea= 48614.91200000088
>>> choose the cluster LOG2_G4_0_9026!

saveArea= 2797.5679999996355  /  5.441418114822719 %
=================================================================================
 max 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 4969.9840713739395, gates: 2218, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//max.lib; read_verilog /tmp/TTGSDAIQJS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//max.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TTGSDAIQJS.v
Parsing Verilog input from `/tmp/TTGSDAIQJS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a70c3b7dc0
CPU: user 0.17s system 0.01s, MEM: 34.49 MB total, 28.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2218, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 731), ('PI', 512), ('MUX2X1', 380), ('OAI21X1', 280), ('AOI21X1', 193), ('NAND3X1', 165), ('AOI22X1', 152), ('NAND2X1', 143), ('NOR2X1', 79), ('NOR3X1', 60), ('OR2X2', 24), ('AND2X2', 11)]
creating networkx graph with  2730  nodes
created networkx graph with  2730  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8403792381286621
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.0988805294036865
loadDataAndPreprocess done. time esclaped:  1.0989456176757812
originalArea= 5742.203120000171
initial astranArea= 4969.983999999883
dealing with pattern# MAX_G0_0_533 with 202 clusters ( size = 2 )
.................................................................................................................................................................................................... HHHHHHHHHH*HH
>>> : Synthesis pattern# MAX_G0_0_533 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 4944.896073102951, gates: 2169, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G0_0_533.lib; read_verilog /tmp/SFFLK7ADIN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G0_0_533.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SFFLK7ADIN.v
Parsing Verilog input from `/tmp/SFFLK7ADIN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2d44b07d6f
CPU: user 0.15s system 0.02s, MEM: 34.21 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 682), ('PI', 512), ('MUX2X1', 331), ('OAI21X1', 280), ('AOI21X1', 193), ('NAND3X1', 165), ('AOI22X1', 152), ('NAND2X1', 143), ('NOR2X1', 79), ('NOR3X1', 60), ('MAX_G0_0_533', 49), ('OR2X2', 24), ('AND2X2', 11)]
creating networkx graph with  2681  nodes
created networkx graph with  2681  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  51.5044686794281
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  51.7322781085968
loadDataAndPreprocess done. time esclaped:  51.732327699661255
current astranArea= 4944.895999999852
>>> choose the cluster MAX_G0_0_533!

dealing with pattern# MAX_G1_5_1118 with 165 clusters ( size = 2 )
................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHH***H
>>> : Synthesis pattern# MAX_G1_5_1118 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 4938.752073526382, gates: 2157, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G1_5_1118.lib; read_verilog /tmp/1BXGJNGODN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G1_5_1118.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1BXGJNGODN.v
Parsing Verilog input from `/tmp/1BXGJNGODN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 008e5ca1cf
CPU: user 0.15s system 0.02s, MEM: 34.04 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2157, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 670), ('PI', 512), ('MUX2X1', 319), ('OAI21X1', 280), ('AOI21X1', 193), ('NAND3X1', 165), ('AOI22X1', 152), ('NAND2X1', 143), ('NOR2X1', 79), ('NOR3X1', 60), ('MAX_G0_0_533', 49), ('OR2X2', 24), ('MAX_G1_5_1118', 12), ('AND2X2', 11)]
creating networkx graph with  2669  nodes
created networkx graph with  2669  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  95.42670202255249
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  95.64484596252441
loadDataAndPreprocess done. time esclaped:  95.64489459991455
current astranArea= 4938.751999999845
>>> choose the cluster MAX_G1_5_1118!

dealing with pattern# MAX_G2_0_533 with 153 clusters ( size = 2 )
dealing with pattern# MAX_G2_5_1118 with 153 clusters ( size = 2 )
dealing with pattern# MAX_G2_0_10_533 with 150 clusters ( size = 3 )
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHH
>>> : Synthesis pattern# MAX_G2_0_10_533 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 4938.752073526382, gates: 2157, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G2_0_10_533.lib; read_verilog /tmp/KVFWCR10B1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G2_0_10_533.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KVFWCR10B1.v
Parsing Verilog input from `/tmp/KVFWCR10B1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4610d56992
CPU: user 0.15s system 0.02s, MEM: 34.04 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2157, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 670), ('PI', 512), ('MUX2X1', 319), ('OAI21X1', 280), ('AOI21X1', 193), ('NAND3X1', 165), ('AOI22X1', 152), ('NAND2X1', 143), ('NOR2X1', 79), ('NOR3X1', 60), ('MAX_G0_0_533', 49), ('OR2X2', 24), ('MAX_G1_5_1118', 12), ('AND2X2', 11)]
creating networkx graph with  2669  nodes
created networkx graph with  2669  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  157.45542764663696
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  157.67093873023987
loadDataAndPreprocess done. time esclaped:  157.6709849834442
current astranArea= 4938.751999999845
>>> area increased after remapping!

dealing with pattern# MAX_G2_2_6 with 132 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# MAX_G2_2_6 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 4550.656071662903, gates: 1986, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G2_2_6.lib; read_verilog /tmp/C0JS1U6OW8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G2_2_6.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/C0JS1U6OW8.v
Parsing Verilog input from `/tmp/C0JS1U6OW8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 043a2eada1
CPU: user 0.15s system 0.02s, MEM: 32.67 MB total, 26.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1986, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 622), ('PI', 512), ('MUX2X1', 350), ('OAI21X1', 228), ('AOI21X1', 163), ('AOI22X1', 159), ('NAND2X1', 154), ('NAND3X1', 137), ('NOR2X1', 57), ('NOR3X1', 30), ('MAX_G0_0_533', 21), ('MAX_G2_2_6', 20), ('AND2X2', 19), ('OR2X2', 15), ('MAX_G1_5_1118', 11)]
creating networkx graph with  2498  nodes
created networkx graph with  2498  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  171.92424988746643
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  172.30627608299255
loadDataAndPreprocess done. time esclaped:  172.3063304424286
current astranArea= 4550.655999999837
>>> choose the cluster MAX_G2_2_6!

dealing with pattern# MAX_G3_0_1093 with 164 clusters ( size = 2 )
dealing with pattern# MAX_G3_0_10_1093 with 161 clusters ( size = 3 )
dealing with pattern# MAX_G3_5_1105 with 161 clusters ( size = 2 )
dealing with pattern# MAX_G3_1091_1092 with 143 clusters ( size = 2 )
...................................................................................................................................................................... HHHHHHHHHHHHHHH
>>> : Synthesis pattern# MAX_G3_1091_1092 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 4549.632071614265, gates: 1985, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G3_1091_1092.lib; read_verilog /tmp/X7EGTDTK0V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G3_1091_1092.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/X7EGTDTK0V.v
Parsing Verilog input from `/tmp/X7EGTDTK0V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1094723a1d
CPU: user 0.16s system 0.01s, MEM: 32.71 MB total, 26.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1985, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 621), ('PI', 512), ('MUX2X1', 350), ('OAI21X1', 228), ('AOI21X1', 163), ('AOI22X1', 159), ('NAND2X1', 154), ('NAND3X1', 137), ('NOR2X1', 57), ('NOR3X1', 30), ('MAX_G2_2_6', 20), ('MAX_G0_0_533', 20), ('AND2X2', 19), ('OR2X2', 15), ('MAX_G1_5_1118', 11), ('MAX_G3_1091_1092', 1)]
creating networkx graph with  2497  nodes
created networkx graph with  2497  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  210.7821831703186
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  210.99619269371033
loadDataAndPreprocess done. time esclaped:  210.99623847007751
current astranArea= 4549.631999999837
>>> choose the cluster MAX_G3_1091_1092!

dealing with pattern# MAX_G4_0_1093 with 164 clusters ( size = 2 )
dealing with pattern# MAX_G4_0_10_1093 with 161 clusters ( size = 3 )
dealing with pattern# MAX_G4_5_1105 with 161 clusters ( size = 2 )
dealing with pattern# MAX_G4_1091_1092 with 143 clusters ( size = 2 )
dealing with pattern# MAX_G4_1_9 with 109 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHHHHH*
>>> : Synthesis pattern# MAX_G4_1_9 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 4545.024071097374, gates: 1970, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G4_1_9.lib; read_verilog /tmp/Q3ZVNAJ53A.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/max//MAX_G4_1_9.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Q3ZVNAJ53A.v
Parsing Verilog input from `/tmp/Q3ZVNAJ53A.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e3432f9c7c
CPU: user 0.15s system 0.01s, MEM: 32.61 MB total, 26.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1970, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 607), ('PI', 512), ('MUX2X1', 349), ('OAI21X1', 210), ('AOI21X1', 161), ('AOI22X1', 158), ('NAND2X1', 155), ('NAND3X1', 141), ('NOR2X1', 48), ('NOR3X1', 26), ('MAX_G2_2_6', 22), ('MAX_G4_1_9', 22), ('AND2X2', 20), ('OR2X2', 18), ('MAX_G0_0_533', 18), ('MAX_G1_5_1118', 15)]
creating networkx graph with  2482  nodes
created networkx graph with  2482  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  234.53336548805237
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  234.86660838127136
loadDataAndPreprocess done. time esclaped:  234.8666594028473
current astranArea= 4545.023999999838
>>> choose the cluster MAX_G4_1_9!

saveArea= 424.9600000000446  /  8.550530544968646 %
=================================================================================
 mem_ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 72545.79275846481, gates: 29541, depth: 74
mapping runtime: 0
[i] node 4713 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//mem_ctrl.lib; read_verilog /tmp/J2REPAYW7D.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//mem_ctrl.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J2REPAYW7D.v
Parsing Verilog input from `/tmp/J2REPAYW7D.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fde23292d1
CPU: user 2.66s system 0.13s, MEM: 267.79 MB total, 261.17 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29543, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 5633), ('INVX1', 5119), ('OAI21X1', 4325), ('AOI21X1', 3927), ('NAND3X1', 3125), ('NAND2X1', 2489), ('NOR2X1', 2016), ('AOI22X1', 1325), ('PI', 1204), ('AND2X2', 365), ('NOR3X1', 358), ('XNOR2X1', 334), ('OR2X2', 290), ('BUFX2', 233), ('XOR2X1', 3), ('const_1', 1)]
creating networkx graph with  30747  nodes
created networkx graph with  30747  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.3973217010498047
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.762478351593018
loadDataAndPreprocess done. time esclaped:  8.76253604888916
originalArea= 81499.12367998282
initial astranArea= 72498.68799999957
dealing with pattern# MEM_CTRL_G0_154_250 with 3369 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# MEM_CTRL_G0_154_250 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 72476.1607722044, gates: 29201, depth: 74
mapping runtime: 0
[i] node 4660 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//MEM_CTRL_G0_154_250.lib; read_verilog /tmp/6MLH7SYFUD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//MEM_CTRL_G0_154_250.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6MLH7SYFUD.v
Parsing Verilog input from `/tmp/6MLH7SYFUD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a76d359c42
CPU: user 2.60s system 0.11s, MEM: 265.68 MB total, 259.17 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29203, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 5582), ('INVX1', 4653), ('OAI21X1', 4350), ('AOI21X1', 3931), ('NAND3X1', 2629), ('NAND2X1', 2594), ('NOR2X1', 2036), ('AOI22X1', 1322), ('PI', 1204), ('MEM_CTRL_G0_154_250', 562), ('AND2X2', 414), ('XNOR2X1', 330), ('OR2X2', 284), ('NOR3X1', 278), ('BUFX2', 233), ('XOR2X1', 4), ('const_1', 1)]
creating networkx graph with  30407  nodes
created networkx graph with  30407  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  59.08569121360779
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  66.25367140769958
loadDataAndPreprocess done. time esclaped:  66.25373601913452
current astranArea= 72429.56800000083
>>> choose the cluster MEM_CTRL_G0_154_250!

dealing with pattern# MEM_CTRL_G1_154_256 with 2562 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G1_155_6207 with 2068 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH*H***HHHHHHH*
>>> : Synthesis pattern# MEM_CTRL_G1_155_6207 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 72075.77683019638, gates: 28531, depth: 74
mapping runtime: 1
[i] node 4567 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//MEM_CTRL_G1_155_6207.lib; read_verilog /tmp/3EX0IIUHRB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//MEM_CTRL_G1_155_6207.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3EX0IIUHRB.v
Parsing Verilog input from `/tmp/3EX0IIUHRB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7fdac7fc53
CPU: user 2.65s system 0.11s, MEM: 261.40 MB total, 254.84 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28533, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 5792), ('INVX1', 4185), ('AOI21X1', 3829), ('OAI21X1', 3528), ('NAND3X1', 2621), ('NAND2X1', 2566), ('NOR2X1', 1932), ('AOI22X1', 1365), ('PI', 1204), ('MEM_CTRL_G1_155_6207', 750), ('MEM_CTRL_G0_154_250', 517), ('AND2X2', 380), ('XNOR2X1', 331), ('OR2X2', 265), ('NOR3X1', 234), ('BUFX2', 233), ('XOR2X1', 4), ('const_1', 1)]
creating networkx graph with  29737  nodes
created networkx graph with  29737  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  122.44882011413574
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  128.57017827033997
loadDataAndPreprocess done. time esclaped:  128.57024455070496
current astranArea= 72054.78400000192
>>> choose the cluster MEM_CTRL_G1_155_6207!

dealing with pattern# MEM_CTRL_G2_154_256 with 2613 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G2_154_1160 with 1914 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHH*HHHHHHHH
>>> : Synthesis pattern# MEM_CTRL_G2_154_1160 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 71895.04083967209, gates: 28183, depth: 74
mapping runtime: 1
[i] node 4538 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//MEM_CTRL_G2_154_1160.lib; read_verilog /tmp/DRYOLO65IS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//MEM_CTRL_G2_154_1160.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DRYOLO65IS.v
Parsing Verilog input from `/tmp/DRYOLO65IS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7f698c90f7
CPU: user 2.94s system 0.14s, MEM: 259.33 MB total, 252.54 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28185, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 5782), ('INVX1', 3869), ('OAI21X1', 3527), ('AOI21X1', 3399), ('NAND3X1', 2642), ('NAND2X1', 2549), ('NOR2X1', 1893), ('AOI22X1', 1366), ('PI', 1204), ('MEM_CTRL_G1_155_6207', 718), ('MEM_CTRL_G0_154_250', 506), ('MEM_CTRL_G2_154_1160', 485), ('AND2X2', 412), ('XNOR2X1', 329), ('OR2X2', 257), ('BUFX2', 233), ('NOR3X1', 212), ('XOR2X1', 5), ('const_1', 1)]
creating networkx graph with  29389  nodes
created networkx graph with  29389  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  195.4962465763092
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  201.36381196975708
loadDataAndPreprocess done. time esclaped:  201.36387658119202
current astranArea= 71871.48800000215
>>> choose the cluster MEM_CTRL_G2_154_1160!

dealing with pattern# MEM_CTRL_G3_154_257 with 2652 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_166_25924 with 1799 clusters ( size = 2 )
................................................................................................................................................................................................. HHHHHHHHHHHHHH
>>> : Synthesis pattern# MEM_CTRL_G3_166_25924 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 71385.60091459751, gates: 27185, depth: 74
mapping runtime: 1
[i] node 4372 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//MEM_CTRL_G3_166_25924.lib; read_verilog /tmp/I2XPHRBSOE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//MEM_CTRL_G3_166_25924.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/I2XPHRBSOE.v
Parsing Verilog input from `/tmp/I2XPHRBSOE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a2273df486
CPU: user 2.54s system 0.14s, MEM: 253.08 MB total, 246.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 27187, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 4798), ('OAI21X1', 3518), ('AOI21X1', 3261), ('INVX1', 3042), ('NAND3X1', 2619), ('NAND2X1', 2526), ('NOR2X1', 1825), ('AOI22X1', 1377), ('PI', 1204), ('MEM_CTRL_G3_166_25924', 1145), ('MEM_CTRL_G1_155_6207', 696), ('MEM_CTRL_G0_154_250', 509), ('MEM_CTRL_G2_154_1160', 463), ('AND2X2', 372), ('XNOR2X1', 327), ('OR2X2', 263), ('BUFX2', 233), ('NOR3X1', 207), ('XOR2X1', 5), ('const_1', 1)]
creating networkx graph with  28391  nodes
created networkx graph with  28391  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  270.6238579750061
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  275.9329764842987
loadDataAndPreprocess done. time esclaped:  275.93304109573364
current astranArea= 71362.04800000039
>>> choose the cluster MEM_CTRL_G3_166_25924!

dealing with pattern# MEM_CTRL_G4_154_257 with 2651 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_9108 with 1333 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_155_5915 with 1310 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_156_991 with 1283 clusters ( size = 2 )
.............................................................................................................................................. HHHHHHHHHHHHHHH**H**HH*
>>> : Synthesis pattern# MEM_CTRL_G4_156_991 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 71274.49702942371, gates: 27237, depth: 74
mapping runtime: 1
[i] node 4479 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//MEM_CTRL_G4_156_991.lib; read_verilog /tmp/5K43QPHDCG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/mem_ctrl//MEM_CTRL_G4_156_991.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5K43QPHDCG.v
Parsing Verilog input from `/tmp/5K43QPHDCG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0f26d1f1a0
CPU: user 2.76s system 0.08s, MEM: 253.13 MB total, 246.22 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 27239, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MUX2X1', 4981), ('OAI21X1', 3418), ('AOI21X1', 3033), ('INVX1', 2971), ('NAND3X1', 2527), ('MEM_CTRL_G4_156_991', 2286), ('NAND2X1', 2123), ('AOI22X1', 1291), ('PI', 1204), ('MEM_CTRL_G3_166_25924', 1064), ('MEM_CTRL_G1_155_6207', 762), ('NOR2X1', 704), ('MEM_CTRL_G2_154_1160', 512), ('MEM_CTRL_G0_154_250', 486), ('XNOR2X1', 329), ('AND2X2', 308), ('BUFX2', 233), ('NOR3X1', 187), ('OR2X2', 19), ('XOR2X1', 4), ('const_1', 1)]
creating networkx graph with  28443  nodes
created networkx graph with  28443  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  315.69935750961304
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  321.57263016700745
loadDataAndPreprocess done. time esclaped:  321.5726988315582
current astranArea= 71260.16000000114
>>> choose the cluster MEM_CTRL_G4_156_991!

saveArea= 1238.527999998434  /  1.7083453979173269 %
=================================================================================
 multiplier 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 40868.86458873749, gates: 15600, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//multiplier.lib; read_verilog /tmp/BTG2TUO09Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//multiplier.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BTG2TUO09Y.v
Parsing Verilog input from `/tmp/BTG2TUO09Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9724e3f7ff
CPU: user 1.28s system 0.06s, MEM: 145.71 MB total, 139.57 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15600, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 3749), ('OAI21X1', 2480), ('AOI21X1', 2297), ('INVX1', 2190), ('AOI22X1', 1394), ('NAND2X1', 1265), ('NOR2X1', 1022), ('XOR2X1', 475), ('NAND3X1', 387), ('NOR3X1', 145), ('PI', 128), ('OR2X2', 87), ('AND2X2', 73), ('MUX2X1', 36)]
creating networkx graph with  15728  nodes
created networkx graph with  15728  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.510704517364502
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.364455461502075
loadDataAndPreprocess done. time esclaped:  4.3645055294036865
originalArea= 47791.85809999453
initial astranArea= 40868.86400000076
dealing with pattern# MULTIPLIER_G0_75_86 with 2510 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH
>>> : Synthesis pattern# MULTIPLIER_G0_75_86 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 39750.65645992756, gates: 14156, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G0_75_86.lib; read_verilog /tmp/5IZHII4HIF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G0_75_86.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5IZHII4HIF.v
Parsing Verilog input from `/tmp/5IZHII4HIF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 991ff17dbd
CPU: user 1.22s system 0.06s, MEM: 136.56 MB total, 130.09 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14156, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2437), ('AOI21X1', 2323), ('INVX1', 2109), ('XNOR2X1', 1729), ('AOI22X1', 1393), ('MULTIPLIER_G0_75_86', 1195), ('NAND2X1', 1139), ('NOR2X1', 1000), ('NAND3X1', 325), ('XOR2X1', 203), ('PI', 128), ('NOR3X1', 117), ('OR2X2', 81), ('AND2X2', 70), ('MUX2X1', 35)]
creating networkx graph with  14284  nodes
created networkx graph with  14284  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  289.61292338371277
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  292.6690173149109
loadDataAndPreprocess done. time esclaped:  292.66907954216003
current astranArea= 39750.65600000087
>>> choose the cluster MULTIPLIER_G0_75_86!

dealing with pattern# MULTIPLIER_G1_28_30 with 1769 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH
>>> : Synthesis pattern# MULTIPLIER_G1_28_30 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 38657.536430716515, gates: 13353, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G1_28_30.lib; read_verilog /tmp/IXPIWJP0US.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G1_28_30.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IXPIWJP0US.v
Parsing Verilog input from `/tmp/IXPIWJP0US.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9af422907c
CPU: user 1.15s system 0.04s, MEM: 131.03 MB total, 124.39 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13353, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2193), ('OAI21X1', 2130), ('XNOR2X1', 1683), ('INVX1', 1635), ('AOI22X1', 1391), ('MULTIPLIER_G0_75_86', 1198), ('NAND2X1', 1021), ('NOR2X1', 858), ('MULTIPLIER_G1_28_30', 378), ('NAND3X1', 338), ('XOR2X1', 227), ('OR2X2', 136), ('PI', 128), ('AND2X2', 104), ('NOR3X1', 36), ('MUX2X1', 25)]
creating networkx graph with  13481  nodes
created networkx graph with  13481  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  326.9919602870941
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  328.97941613197327
loadDataAndPreprocess done. time esclaped:  328.97946643829346
current astranArea= 38657.53600000106
>>> choose the cluster MULTIPLIER_G1_28_30!

dealing with pattern# MULTIPLIER_G2_19_23 with 1532 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G2_38_41 with 929 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHH*HHHHHHHH
>>> : Synthesis pattern# MULTIPLIER_G2_38_41 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 38553.08843946457, gates: 13169, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G2_38_41.lib; read_verilog /tmp/OW49MFAIJN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G2_38_41.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OW49MFAIJN.v
Parsing Verilog input from `/tmp/OW49MFAIJN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 74cfba5cb6
CPU: user 1.09s system 0.06s, MEM: 129.87 MB total, 123.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2172), ('AOI21X1', 1980), ('XNOR2X1', 1717), ('INVX1', 1454), ('AOI22X1', 1388), ('MULTIPLIER_G0_75_86', 1183), ('NAND2X1', 1032), ('NOR2X1', 829), ('NAND3X1', 328), ('MULTIPLIER_G1_28_30', 292), ('MULTIPLIER_G2_38_41', 261), ('XOR2X1', 236), ('PI', 128), ('OR2X2', 126), ('AND2X2', 106), ('NOR3X1', 41), ('MUX2X1', 24)]
creating networkx graph with  13297  nodes
created networkx graph with  13297  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  373.2814407348633
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  375.1391396522522
loadDataAndPreprocess done. time esclaped:  375.139191865921
current astranArea= 38553.088000001066
>>> choose the cluster MULTIPLIER_G2_38_41!

dealing with pattern# MULTIPLIER_G3_19_23 with 1581 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G3_90_114 with 689 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH*
>>> : Synthesis pattern# MULTIPLIER_G3_90_114 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 38553.08843946457, gates: 13169, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G3_90_114.lib; read_verilog /tmp/6E9BW1YF8D.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G3_90_114.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6E9BW1YF8D.v
Parsing Verilog input from `/tmp/6E9BW1YF8D.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5a6c778bd6
CPU: user 1.17s system 0.07s, MEM: 129.88 MB total, 123.24 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2172), ('AOI21X1', 1980), ('XNOR2X1', 1717), ('INVX1', 1454), ('AOI22X1', 1388), ('MULTIPLIER_G0_75_86', 1183), ('NAND2X1', 1032), ('NOR2X1', 829), ('NAND3X1', 328), ('MULTIPLIER_G1_28_30', 292), ('MULTIPLIER_G3_90_114', 261), ('XOR2X1', 236), ('PI', 128), ('OR2X2', 126), ('AND2X2', 106), ('NOR3X1', 41), ('MUX2X1', 24)]
creating networkx graph with  13297  nodes
created networkx graph with  13297  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  405.98003697395325
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  408.01338052749634
loadDataAndPreprocess done. time esclaped:  408.01343154907227
current astranArea= 38553.088000001066
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G3_12_277 with 673 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH
>>> : Synthesis pattern# MULTIPLIER_G3_12_277 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# MULTIPLIER_G3_125_127 with 649 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH
>>> : Synthesis pattern# MULTIPLIER_G3_125_127 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 38197.76047039032, gates: 12521, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G3_125_127.lib; read_verilog /tmp/S47BDIZK6N.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G3_125_127.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S47BDIZK6N.v
Parsing Verilog input from `/tmp/S47BDIZK6N.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 61deea7579
CPU: user 1.14s system 0.04s, MEM: 125.85 MB total, 119.19 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12521, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2055), ('XNOR2X1', 1710), ('AOI22X1', 1439), ('AOI21X1', 1384), ('MULTIPLIER_G0_75_86', 1185), ('NAND2X1', 1092), ('NOR2X1', 853), ('INVX1', 786), ('MULTIPLIER_G3_125_127', 680), ('NAND3X1', 303), ('MULTIPLIER_G1_28_30', 293), ('XOR2X1', 232), ('MULTIPLIER_G2_38_41', 213), ('OR2X2', 145), ('PI', 128), ('AND2X2', 110), ('MUX2X1', 24), ('NOR3X1', 17)]
creating networkx graph with  12649  nodes
created networkx graph with  12649  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  516.0264747142792
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  518.0513181686401
loadDataAndPreprocess done. time esclaped:  518.0513761043549
current astranArea= 38197.7600000011
>>> choose the cluster MULTIPLIER_G3_125_127!

dealing with pattern# MULTIPLIER_G4_19_23 with 1483 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_12_271 with 695 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_38_39 with 600 clusters ( size = 3 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHHHHHHHH
>>> : Synthesis pattern# MULTIPLIER_G4_38_39 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# MULTIPLIER_G4_18_73 with 411 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH
>>> : Synthesis pattern# MULTIPLIER_G4_18_73 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 38173.18448150158, gates: 12549, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G4_18_73.lib; read_verilog /tmp/BBXQL2E76G.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/multiplier//MULTIPLIER_G4_18_73.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BBXQL2E76G.v
Parsing Verilog input from `/tmp/BBXQL2E76G.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: db72f354e3
CPU: user 1.08s system 0.04s, MEM: 125.95 MB total, 119.25 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12549, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2052), ('XNOR2X1', 1768), ('AOI22X1', 1443), ('AOI21X1', 1379), ('NAND2X1', 1155), ('MULTIPLIER_G0_75_86', 1125), ('NOR2X1', 894), ('INVX1', 731), ('MULTIPLIER_G3_125_127', 669), ('XOR2X1', 280), ('NAND3X1', 278), ('MULTIPLIER_G1_28_30', 209), ('MULTIPLIER_G2_38_41', 204), ('OR2X2', 170), ('AND2X2', 132), ('PI', 128), ('MUX2X1', 36), ('NOR3X1', 13), ('MULTIPLIER_G4_18_73', 11)]
creating networkx graph with  12677  nodes
created networkx graph with  12677  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  706.9044139385223
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  708.7489776611328
loadDataAndPreprocess done. time esclaped:  708.749029636383
current astranArea= 38173.184000001
>>> choose the cluster MULTIPLIER_G4_18_73!

saveArea= 2695.67999999976  /  6.595925935205124 %
=================================================================================
 priority 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2134.528036594391, gates: 959, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//priority.lib; read_verilog /tmp/AMYXHWOG8Z.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//priority.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AMYXHWOG8Z.v
Parsing Verilog input from `/tmp/AMYXHWOG8Z.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cae7695b01
CPU: user 0.08s system 0.01s, MEM: 23.59 MB total, 17.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 959, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 276), ('PI', 128), ('NOR2X1', 111), ('MUX2X1', 102), ('OAI21X1', 101), ('NAND2X1', 79), ('NAND3X1', 70), ('NOR3X1', 65), ('AOI21X1', 61), ('AOI22X1', 58), ('OR2X2', 26), ('AND2X2', 10)]
creating networkx graph with  1087  nodes
created networkx graph with  1087  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.05206131935119629
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.15038704872131348
loadDataAndPreprocess done. time esclaped:  0.15043258666992188
originalArea= 2376.195360000005
initial astranArea= 2134.5279999999802
dealing with pattern# PRIORITY_G0_2_521 with 135 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# PRIORITY_G0_2_521 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2369.536039352417, gates: 1073, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G0_2_521.lib; read_verilog /tmp/5EPQOJTO5X.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G0_2_521.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5EPQOJTO5X.v
Parsing Verilog input from `/tmp/5EPQOJTO5X.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 57ee6806b3
CPU: user 0.08s system 0.01s, MEM: 24.73 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 80% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1073, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 276), ('NOR2X1', 157), ('OAI21X1', 132), ('PI', 128), ('NAND2X1', 111), ('MUX2X1', 102), ('AOI22X1', 86), ('NAND3X1', 64), ('AOI21X1', 62), ('OR2X2', 34), ('NOR3X1', 28), ('PRIORITY_G0_2_521', 13), ('AND2X2', 8)]
creating networkx graph with  1201  nodes
created networkx graph with  1201  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  14.36868929862976
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.48396110534668
loadDataAndPreprocess done. time esclaped:  14.484011173248291
current astranArea= 2369.5359999999673
>>> area increased after remapping!

dealing with pattern# PRIORITY_G0_3_499 with 77 clusters ( size = 2 )
.............................................................................................................................................. HHHHHHHHHHHHHHH**H**HH*
>>> : Synthesis pattern# PRIORITY_G0_3_499 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1860.6080547571182, gates: 815, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G0_3_499.lib; read_verilog /tmp/W9B3PL4K6M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G0_3_499.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W9B3PL4K6M.v
Parsing Verilog input from `/tmp/W9B3PL4K6M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c727364d5e
CPU: user 0.06s system 0.01s, MEM: 22.16 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 815, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 251), ('MUX2X1', 222), ('NOR2X1', 162), ('PI', 128), ('NAND3X1', 61), ('PRIORITY_G0_3_499', 38), ('NOR3X1', 36), ('AND2X2', 24), ('OAI21X1', 10), ('AOI21X1', 5), ('NAND2X1', 4), ('OR2X2', 2)]
creating networkx graph with  943  nodes
created networkx graph with  943  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  22.011160373687744
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  22.08969497680664
loadDataAndPreprocess done. time esclaped:  22.0897319316864
current astranArea= 1860.607999999991
>>> choose the cluster PRIORITY_G0_3_499!

dealing with pattern# PRIORITY_G1_86_87 with 133 clusters ( size = 2 )
...................................................................................................................................................................... HHHHHH*
>>> : Synthesis pattern# PRIORITY_G1_86_87 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1859.0720547437668, gates: 810, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G1_86_87.lib; read_verilog /tmp/G3IKC8HRYZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G1_86_87.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G3IKC8HRYZ.v
Parsing Verilog input from `/tmp/G3IKC8HRYZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5a932ec6f9
CPU: user 0.06s system 0.01s, MEM: 22.14 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 15% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 810, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 247), ('MUX2X1', 215), ('NOR2X1', 159), ('PI', 128), ('NAND3X1', 62), ('PRIORITY_G0_3_499', 38), ('NOR3X1', 36), ('AND2X2', 25), ('OAI21X1', 10), ('PRIORITY_G1_86_87', 7), ('AOI21X1', 5), ('NAND2X1', 4), ('OR2X2', 2)]
creating networkx graph with  938  nodes
created networkx graph with  938  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  58.00210475921631
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  58.078426361083984
loadDataAndPreprocess done. time esclaped:  58.078468561172485
current astranArea= 1859.0719999999908
>>> choose the cluster PRIORITY_G1_86_87!

dealing with pattern# PRIORITY_G2_87_88 with 130 clusters ( size = 2 )
...................................................................................................................................................................... HHHHHHHHHHHHHHH
>>> : Synthesis pattern# PRIORITY_G2_87_88 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1859.0720547437668, gates: 810, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G2_87_88.lib; read_verilog /tmp/994GBJ0ME5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G2_87_88.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/994GBJ0ME5.v
Parsing Verilog input from `/tmp/994GBJ0ME5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2412039e04
CPU: user 0.07s system 0.01s, MEM: 22.14 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 76% 2x read_verilog (0 sec), 16% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 810, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 247), ('MUX2X1', 215), ('NOR2X1', 159), ('PI', 128), ('NAND3X1', 62), ('PRIORITY_G0_3_499', 38), ('NOR3X1', 36), ('AND2X2', 25), ('OAI21X1', 10), ('PRIORITY_G2_87_88', 7), ('AOI21X1', 5), ('NAND2X1', 4), ('OR2X2', 2)]
creating networkx graph with  938  nodes
created networkx graph with  938  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  96.45825695991516
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  96.53192257881165
loadDataAndPreprocess done. time esclaped:  96.53196787834167
current astranArea= 1859.0719999999908
>>> area increased after remapping!

dealing with pattern# PRIORITY_G2_0_400 with 123 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_88_96 with 120 clusters ( size = 2 )
.................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHH**H
>>> : Synthesis pattern# PRIORITY_G2_88_96 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1799.168058872223, gates: 693, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G2_88_96.lib; read_verilog /tmp/JK856ML5RV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G2_88_96.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JK856ML5RV.v
Parsing Verilog input from `/tmp/JK856ML5RV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2efc8362c2
CPU: user 0.07s system 0.01s, MEM: 21.41 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 14% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 693, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 159), ('INVX1', 130), ('PI', 128), ('PRIORITY_G2_88_96', 121), ('MUX2X1', 98), ('NAND3X1', 62), ('PRIORITY_G0_3_499', 38), ('NOR3X1', 36), ('AND2X2', 25), ('OAI21X1', 10), ('AOI21X1', 5), ('NAND2X1', 4), ('PRIORITY_G1_86_87', 3), ('OR2X2', 2)]
creating networkx graph with  821  nodes
created networkx graph with  821  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  129.3253526687622
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  129.3696961402893
loadDataAndPreprocess done. time esclaped:  129.3697316646576
current astranArea= 1799.1679999999956
>>> choose the cluster PRIORITY_G2_88_96!

dealing with pattern# PRIORITY_G3_0_341 with 123 clusters ( size = 2 )
dealing with pattern# PRIORITY_G3_3_4 with 97 clusters ( size = 2 )
........................................................................................................................................... HHHHHHHHHH******
>>> : Synthesis pattern# PRIORITY_G3_3_4 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1783.2960582971573, gates: 718, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G3_3_4.lib; read_verilog /tmp/H7F33E6ZMJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G3_3_4.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/H7F33E6ZMJ.v
Parsing Verilog input from `/tmp/H7F33E6ZMJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 89c642cc0c
CPU: user 0.06s system 0.01s, MEM: 21.62 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 718, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G0_3_499', 157), ('MUX2X1', 156), ('INVX1', 155), ('PI', 128), ('NAND3X1', 63), ('PRIORITY_G2_88_96', 63), ('NOR2X1', 62), ('NOR3X1', 35), ('OAI21X1', 11), ('AOI21X1', 4), ('PRIORITY_G1_86_87', 3), ('NAND2X1', 3), ('AND2X2', 2), ('PRIORITY_G3_3_4', 2), ('OR2X2', 2)]
creating networkx graph with  846  nodes
created networkx graph with  846  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  137.92591404914856
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  137.9719123840332
loadDataAndPreprocess done. time esclaped:  137.97194957733154
current astranArea= 1783.295999999988
>>> choose the cluster PRIORITY_G3_3_4!

dealing with pattern# PRIORITY_G4_0_306 with 125 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_72_73 with 76 clusters ( size = 2 )
................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHH***H
>>> : Synthesis pattern# PRIORITY_G4_72_73 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1745.9200608730316, gates: 645, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G4_72_73.lib; read_verilog /tmp/1OIZGAGBIE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/priority//PRIORITY_G4_72_73.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1OIZGAGBIE.v
Parsing Verilog input from `/tmp/1OIZGAGBIE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e286730dca
CPU: user 0.06s system 0.00s, MEM: 21.11 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 17% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 645, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G0_3_499', 157), ('PI', 128), ('MUX2X1', 83), ('INVX1', 82), ('PRIORITY_G4_72_73', 73), ('NAND3X1', 63), ('NOR2X1', 62), ('PRIORITY_G2_88_96', 61), ('NOR3X1', 35), ('OAI21X1', 11), ('PRIORITY_G1_86_87', 5), ('AOI21X1', 4), ('NAND2X1', 3), ('AND2X2', 2), ('PRIORITY_G3_3_4', 2), ('OR2X2', 2)]
creating networkx graph with  773  nodes
created networkx graph with  773  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  180.7876751422882
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  180.81840991973877
loadDataAndPreprocess done. time esclaped:  180.81844472885132
current astranArea= 1745.91999999999
>>> choose the cluster PRIORITY_G4_72_73!

saveArea= 388.60799999999017  /  18.205804749340075 %
=================================================================================
 router 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 603.1360067129135, gates: 266, depth: 24
mapping runtime: 0
[i] node 0 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//router.lib; read_verilog /tmp/ED0TNJ8SOY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//router.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ED0TNJ8SOY.v
Parsing Verilog input from `/tmp/ED0TNJ8SOY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8cad3b6fd6
CPU: user 0.04s system 0.00s, MEM: 17.88 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 61% 2x read_verilog (0 sec), 32% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 293, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 81), ('PI', 60), ('NAND3X1', 55), ('OAI21X1', 29), ('const_0', 27), ('NOR3X1', 27), ('XNOR2X1', 21), ('NAND2X1', 15), ('AOI21X1', 15), ('NOR2X1', 13), ('OR2X2', 4), ('MUX2X1', 3), ('XOR2X1', 2), ('AOI22X1', 1)]
creating networkx graph with  353  nodes
created networkx graph with  353  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.021436452865600586
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.058270931243896484
loadDataAndPreprocess done. time esclaped:  0.0583035945892334
originalArea= 667.7010400000012
initial astranArea= 598.015999999999
dealing with pattern# ROUTER_G0_28_127 with 47 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# ROUTER_G0_28_127 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 534.5280066728592, gates: 221, depth: 24
mapping runtime: 0
[i] node 0 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G0_28_127.lib; read_verilog /tmp/OAK12JXOLC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G0_28_127.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OAK12JXOLC.v
Parsing Verilog input from `/tmp/OAK12JXOLC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b43e52d00d
CPU: user 0.03s system 0.00s, MEM: 17.62 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 60% 2x read_verilog (0 sec), 33% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 248, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 49), ('ROUTER_G0_28_127', 32), ('NAND3X1', 28), ('const_0', 27), ('OAI21X1', 24), ('NAND2X1', 21), ('XNOR2X1', 20), ('AOI21X1', 16), ('NOR2X1', 12), ('NOR3X1', 11), ('MUX2X1', 4), ('XOR2X1', 2), ('OR2X2', 1), ('AOI22X1', 1)]
creating networkx graph with  308  nodes
created networkx graph with  308  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.679480075836182
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.705633401870728
loadDataAndPreprocess done. time esclaped:  13.705657243728638
current astranArea= 529.4080000000001
>>> choose the cluster ROUTER_G0_28_127!

dealing with pattern# ROUTER_G1_30_32 with 18 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# ROUTER_G1_30_32 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 534.5280066728592, gates: 221, depth: 24
mapping runtime: 0
[i] node 0 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G1_30_32.lib; read_verilog /tmp/G2QG741PP6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G1_30_32.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G2QG741PP6.v
Parsing Verilog input from `/tmp/G2QG741PP6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 66765f1f59
CPU: user 0.03s system 0.00s, MEM: 17.62 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 60% 2x read_verilog (0 sec), 32% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 248, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 49), ('ROUTER_G1_30_32', 32), ('NAND3X1', 28), ('const_0', 27), ('OAI21X1', 24), ('NAND2X1', 21), ('XNOR2X1', 20), ('AOI21X1', 16), ('NOR2X1', 12), ('NOR3X1', 11), ('MUX2X1', 4), ('XOR2X1', 2), ('OR2X2', 1), ('AOI22X1', 1)]
creating networkx graph with  308  nodes
created networkx graph with  308  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  27.495341539382935
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  27.520782470703125
loadDataAndPreprocess done. time esclaped:  27.520813941955566
current astranArea= 529.4080000000001
>>> area increased after remapping!

dealing with pattern# ROUTER_G1_28_103 with 13 clusters ( size = 3 )
.................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHH**HHH
>>> : Synthesis pattern# ROUTER_G1_28_103 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# ROUTER_G1_43_45 with 10 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH*H***HHHHHHH*
>>> : Synthesis pattern# ROUTER_G1_43_45 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 527.3600063323975, gates: 211, depth: 24
mapping runtime: 0
[i] node 0 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G1_43_45.lib; read_verilog /tmp/BV5QSBNNFG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G1_43_45.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BV5QSBNNFG.v
Parsing Verilog input from `/tmp/BV5QSBNNFG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 292dad0e24
CPU: user 0.03s system 0.01s, MEM: 17.49 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 60% 2x read_verilog (0 sec), 33% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 238, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 40), ('ROUTER_G0_28_127', 31), ('NAND3X1', 31), ('NAND2X1', 28), ('const_0', 27), ('AOI21X1', 19), ('XNOR2X1', 17), ('OAI21X1', 14), ('NOR3X1', 10), ('ROUTER_G1_43_45', 8), ('XOR2X1', 5), ('MUX2X1', 3), ('AND2X2', 2), ('NOR2X1', 2), ('AOI22X1', 1)]
creating networkx graph with  298  nodes
created networkx graph with  298  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  97.20647954940796
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  97.2308599948883
loadDataAndPreprocess done. time esclaped:  97.23088455200195
current astranArea= 522.2400000000002
>>> choose the cluster ROUTER_G1_43_45!

dealing with pattern# ROUTER_G2_37_108 with 20 clusters ( size = 2 )
dealing with pattern# ROUTER_G2_30_31 with 16 clusters ( size = 3 )
dealing with pattern# ROUTER_G2_27_44 with 11 clusters ( size = 2 )
.............................................................................................................................................. HHHHHHHHHHHHHHH**H**HH*
>>> : Synthesis pattern# ROUTER_G2_27_44 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 525.3120061159134, gates: 213, depth: 24
mapping runtime: 0
[i] node 0 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G2_27_44.lib; read_verilog /tmp/ISLBNZO8XH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G2_27_44.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ISLBNZO8XH.v
Parsing Verilog input from `/tmp/ISLBNZO8XH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e07c95f1d3
CPU: user 0.03s system 0.01s, MEM: 17.49 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 59% 2x read_verilog (0 sec), 35% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 240, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 30), ('ROUTER_G0_28_127', 28), ('const_0', 27), ('NAND2X1', 21), ('AOI21X1', 20), ('OAI21X1', 18), ('XNOR2X1', 18), ('ROUTER_G2_27_44', 10), ('NOR3X1', 9), ('ROUTER_G1_43_45', 6), ('XOR2X1', 4), ('MUX2X1', 3), ('AND2X2', 2), ('NOR2X1', 2), ('AOI22X1', 1)]
creating networkx graph with  300  nodes
created networkx graph with  300  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  104.72651624679565
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  104.75307512283325
loadDataAndPreprocess done. time esclaped:  104.75311183929443
current astranArea= 520.1920000000002
>>> choose the cluster ROUTER_G2_27_44!

dealing with pattern# ROUTER_G3_37_45 with 20 clusters ( size = 2 )
dealing with pattern# ROUTER_G3_29_30 with 16 clusters ( size = 3 )
dealing with pattern# ROUTER_G3_27_50 with 11 clusters ( size = 2 )
dealing with pattern# ROUTER_G3_33_34 with 9 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH
>>> : Synthesis pattern# ROUTER_G3_33_34 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 524.288006067276, gates: 212, depth: 24
mapping runtime: 0
[i] node 0 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G3_33_34.lib; read_verilog /tmp/95047U43U9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G3_33_34.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/95047U43U9.v
Parsing Verilog input from `/tmp/95047U43U9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 585977e5d2
CPU: user 0.03s system 0.00s, MEM: 17.49 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 59% 2x read_verilog (0 sec), 34% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 239, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 40), ('NAND3X1', 30), ('const_0', 27), ('ROUTER_G0_28_127', 27), ('NAND2X1', 22), ('AOI21X1', 20), ('OAI21X1', 18), ('XNOR2X1', 18), ('NOR3X1', 9), ('ROUTER_G2_27_44', 9), ('ROUTER_G1_43_45', 5), ('XOR2X1', 4), ('MUX2X1', 3), ('AND2X2', 2), ('NOR2X1', 2), ('ROUTER_G3_33_34', 2), ('AOI22X1', 1)]
creating networkx graph with  299  nodes
created networkx graph with  299  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  127.67021298408508
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  127.69550561904907
loadDataAndPreprocess done. time esclaped:  127.69553232192993
current astranArea= 519.1680000000002
>>> choose the cluster ROUTER_G3_33_34!

dealing with pattern# ROUTER_G4_38_52 with 20 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_30_31 with 15 clusters ( size = 3 )
dealing with pattern# ROUTER_G4_27_44 with 11 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_27_42 with 9 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH*
>>> : Synthesis pattern# ROUTER_G4_27_42 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 523.776006102562, gates: 211, depth: 24
mapping runtime: 0
[i] node 0 driving multiple POs has been duplicated.

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G4_27_42.lib; read_verilog /tmp/YYIFZKASK3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/router//ROUTER_G4_27_42.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YYIFZKASK3.v
Parsing Verilog input from `/tmp/YYIFZKASK3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 40195ed815
CPU: user 0.03s system 0.00s, MEM: 17.49 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 59% 2x read_verilog (0 sec), 34% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 238, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 39), ('NAND3X1', 30), ('const_0', 27), ('ROUTER_G0_28_127', 27), ('NAND2X1', 22), ('AOI21X1', 19), ('OAI21X1', 18), ('XNOR2X1', 18), ('NOR3X1', 9), ('ROUTER_G2_27_44', 9), ('ROUTER_G1_43_45', 5), ('XOR2X1', 4), ('MUX2X1', 3), ('AND2X2', 2), ('NOR2X1', 2), ('ROUTER_G3_33_34', 2), ('AOI22X1', 1), ('ROUTER_G4_27_42', 1)]
creating networkx graph with  298  nodes
created networkx graph with  298  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  145.28380799293518
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  145.31003141403198
loadDataAndPreprocess done. time esclaped:  145.31005573272705
current astranArea= 518.6560000000003
>>> choose the cluster ROUTER_G4_27_42!

saveArea= 79.35999999999876  /  13.270547945205294 %
=================================================================================
 sin 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 9868.800161242485, gates: 3930, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//sin.lib; read_verilog /tmp/2NIU8WRHLJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//sin.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2NIU8WRHLJ.v
Parsing Verilog input from `/tmp/2NIU8WRHLJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6f66ffe208
CPU: user 0.32s system 0.02s, MEM: 47.79 MB total, 41.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3930, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 637), ('XNOR2X1', 544), ('NAND3X1', 531), ('NAND2X1', 406), ('NOR2X1', 390), ('NOR3X1', 349), ('AOI21X1', 327), ('OAI21X1', 325), ('MUX2X1', 114), ('AOI22X1', 114), ('OR2X2', 69), ('XOR2X1', 68), ('AND2X2', 56), ('PI', 24)]
creating networkx graph with  3954  nodes
created networkx graph with  3954  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.3673079013824463
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.3321795463562012
loadDataAndPreprocess done. time esclaped:  1.3322367668151855
originalArea= 10955.670600000067
initial astranArea= 9868.8000000001
dealing with pattern# SIN_G0_0_39 with 447 clusters ( size = 2 )
................................................................................................................................................................... HHHHHHHHHHHHHH**H
>>> : Synthesis pattern# SIN_G0_0_39 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 9462.78414940834, gates: 3717, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G0_0_39.lib; read_verilog /tmp/J0X44KP0PU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G0_0_39.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J0X44KP0PU.v
Parsing Verilog input from `/tmp/J0X44KP0PU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f211eda814
CPU: user 0.25s system 0.03s, MEM: 46.38 MB total, 40.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3717, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 540), ('INVX1', 526), ('NAND2X1', 401), ('NAND3X1', 389), ('NOR2X1', 365), ('AOI21X1', 327), ('OAI21X1', 316), ('SIN_G0_0_39', 303), ('NOR3X1', 154), ('MUX2X1', 122), ('AOI22X1', 114), ('XOR2X1', 64), ('AND2X2', 54), ('OR2X2', 42), ('PI', 24)]
creating networkx graph with  3741  nodes
created networkx graph with  3741  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  33.9948525428772
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  34.88667392730713
loadDataAndPreprocess done. time esclaped:  34.88673734664917
current astranArea= 9462.78400000009
>>> choose the cluster SIN_G0_0_39!

dealing with pattern# SIN_G1_8_1789 with 404 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH
>>> : Synthesis pattern# SIN_G1_8_1789 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 9207.808127045631, gates: 3449, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G1_8_1789.lib; read_verilog /tmp/YQVL2OCKMB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G1_8_1789.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YQVL2OCKMB.v
Parsing Verilog input from `/tmp/YQVL2OCKMB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5afac69f93
CPU: user 0.26s system 0.01s, MEM: 44.59 MB total, 38.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3449, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 521), ('NAND2X1', 367), ('NAND3X1', 350), ('AOI21X1', 339), ('NOR2X1', 336), ('OAI21X1', 320), ('SIN_G0_0_39', 303), ('XNOR2X1', 222), ('SIN_G1_8_1789', 192), ('NOR3X1', 140), ('MUX2X1', 117), ('AOI22X1', 115), ('AND2X2', 63), ('OR2X2', 33), ('XOR2X1', 31), ('PI', 24)]
creating networkx graph with  3473  nodes
created networkx graph with  3473  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  311.7890238761902
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  312.5283875465393
loadDataAndPreprocess done. time esclaped:  312.52846097946167
current astranArea= 9207.808000000132
>>> choose the cluster SIN_G1_8_1789!

dealing with pattern# SIN_G2_0_135 with 236 clusters ( size = 2 )
dealing with pattern# SIN_G2_4_556 with 192 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH*
>>> : Synthesis pattern# SIN_G2_4_556 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 9004.032123923302, gates: 3314, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G2_4_556.lib; read_verilog /tmp/AE9HYXBIX2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G2_4_556.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AE9HYXBIX2.v
Parsing Verilog input from `/tmp/AE9HYXBIX2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ad23bbaf32
CPU: user 0.25s system 0.02s, MEM: 43.64 MB total, 37.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3314, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 447), ('NAND2X1', 364), ('NAND3X1', 346), ('SIN_G0_0_39', 311), ('NOR2X1', 311), ('OAI21X1', 302), ('AOI21X1', 262), ('XNOR2X1', 209), ('SIN_G1_8_1789', 194), ('NOR3X1', 132), ('AOI22X1', 120), ('MUX2X1', 109), ('SIN_G2_4_556', 77), ('AND2X2', 58), ('OR2X2', 48), ('XOR2X1', 24), ('PI', 24)]
creating networkx graph with  3338  nodes
created networkx graph with  3338  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  345.208304643631
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  345.72318029403687
loadDataAndPreprocess done. time esclaped:  345.7232358455658
current astranArea= 9004.032000000132
>>> choose the cluster SIN_G2_4_556!

dealing with pattern# SIN_G3_0_136 with 216 clusters ( size = 2 )
dealing with pattern# SIN_G3_7_865 with 158 clusters ( size = 2 )
.............................................................................................................................................. HHHHHHHHHHHHHHH**H**HH*
>>> : Synthesis pattern# SIN_G3_7_865 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 8964.608141303062, gates: 3322, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G3_7_865.lib; read_verilog /tmp/J6LI2ULMIP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G3_7_865.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J6LI2ULMIP.v
Parsing Verilog input from `/tmp/J6LI2ULMIP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 172dc458be
CPU: user 0.26s system 0.02s, MEM: 43.62 MB total, 37.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3322, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 399), ('SIN_G3_7_865', 376), ('NAND3X1', 331), ('OAI21X1', 287), ('NOR2X1', 277), ('SIN_G0_0_39', 272), ('AOI21X1', 220), ('XNOR2X1', 214), ('NAND2X1', 192), ('SIN_G1_8_1789', 185), ('AOI22X1', 123), ('MUX2X1', 118), ('NOR3X1', 111), ('SIN_G2_4_556', 93), ('AND2X2', 73), ('XOR2X1', 29), ('PI', 24), ('OR2X2', 22)]
creating networkx graph with  3346  nodes
created networkx graph with  3346  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  368.4280164241791
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  369.14386224746704
loadDataAndPreprocess done. time esclaped:  369.1439187526703
current astranArea= 8964.608000000107
>>> choose the cluster SIN_G3_7_865!

dealing with pattern# SIN_G4_0_59 with 151 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# SIN_G4_0_59 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 8964.608141303062, gates: 3322, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G4_0_59.lib; read_verilog /tmp/PAYVT0B2M2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G4_0_59.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PAYVT0B2M2.v
Parsing Verilog input from `/tmp/PAYVT0B2M2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 873ca17264
CPU: user 0.25s system 0.01s, MEM: 43.62 MB total, 37.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3322, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 399), ('SIN_G3_7_865', 376), ('NAND3X1', 331), ('OAI21X1', 287), ('NOR2X1', 277), ('SIN_G4_0_59', 272), ('AOI21X1', 220), ('XNOR2X1', 214), ('NAND2X1', 192), ('SIN_G1_8_1789', 185), ('AOI22X1', 123), ('MUX2X1', 118), ('NOR3X1', 111), ('SIN_G2_4_556', 93), ('AND2X2', 73), ('XOR2X1', 29), ('PI', 24), ('OR2X2', 22)]
creating networkx graph with  3346  nodes
created networkx graph with  3346  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  397.51385164260864
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  398.18815445899963
loadDataAndPreprocess done. time esclaped:  398.1882269382477
current astranArea= 8964.608000000107
>>> area increased after remapping!

dealing with pattern# SIN_G4_85_86 with 126 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHH
>>> : Synthesis pattern# SIN_G4_85_86 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 11
[i] area: 8937.4721275568, gates: 3285, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G4_85_86.lib; read_verilog /tmp/UWPKF5LVXT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sin//SIN_G4_85_86.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UWPKF5LVXT.v
Parsing Verilog input from `/tmp/UWPKF5LVXT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 93349e962d
CPU: user 0.27s system 0.02s, MEM: 43.32 MB total, 37.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3285, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('SIN_G3_7_865', 387), ('INVX1', 343), ('NAND3X1', 332), ('OAI21X1', 290), ('SIN_G0_0_39', 282), ('NOR2X1', 229), ('AOI21X1', 216), ('XNOR2X1', 215), ('NAND2X1', 194), ('SIN_G1_8_1789', 182), ('AOI22X1', 123), ('MUX2X1', 119), ('SIN_G2_4_556', 91), ('SIN_G4_85_86', 87), ('NOR3X1', 80), ('AND2X2', 59), ('XOR2X1', 30), ('OR2X2', 26), ('PI', 24)]
creating networkx graph with  3309  nodes
created networkx graph with  3309  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  418.1519718170166
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  418.8675892353058
loadDataAndPreprocess done. time esclaped:  418.86764001846313
current astranArea= 8937.472000000113
>>> choose the cluster SIN_G4_85_86!

saveArea= 931.3279999999868  /  9.43709468223064 %
=================================================================================
 sqrt 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 43836.416271328926, gates: 17838, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//sqrt.lib; read_verilog /tmp/6GI3KM5GJU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//sqrt.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6GI3KM5GJU.v
Parsing Verilog input from `/tmp/6GI3KM5GJU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9a6d190a4e
CPU: user 1.56s system 0.06s, MEM: 167.04 MB total, 159.40 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17838, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3014), ('AOI21X1', 2960), ('NAND3X1', 2938), ('INVX1', 2337), ('NAND2X1', 2070), ('XNOR2X1', 2059), ('NOR3X1', 1210), ('NOR2X1', 1101), ('PI', 128), ('OR2X2', 60), ('AOI22X1', 42), ('AND2X2', 33), ('MUX2X1', 12), ('XOR2X1', 2)]
creating networkx graph with  17966  nodes
created networkx graph with  17966  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.4950337409973145
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.805372953414917
loadDataAndPreprocess done. time esclaped:  4.805434226989746
originalArea= 48036.07781999488
initial astranArea= 43836.41600000057
dealing with pattern# SQRT_G0_108_147 with 1686 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHH
>>> : Synthesis pattern# SQRT_G0_108_147 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# SQRT_G0_2_287 with 1492 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# SQRT_G0_2_287 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41683.45626163483, gates: 16823, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G0_2_287.lib; read_verilog /tmp/QC9LOHD9CI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G0_2_287.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QC9LOHD9CI.v
Parsing Verilog input from `/tmp/QC9LOHD9CI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d7590e84d4
CPU: user 1.37s system 0.09s, MEM: 159.02 MB total, 150.71 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16823, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2789), ('OAI21X1', 2703), ('NAND3X1', 2649), ('INVX1', 2072), ('XNOR2X1', 2025), ('NAND2X1', 2022), ('NOR2X1', 956), ('NOR3X1', 924), ('SQRT_G0_2_287', 478), ('PI', 128), ('OR2X2', 92), ('AND2X2', 44), ('AOI22X1', 41), ('XOR2X1', 19), ('MUX2X1', 9)]
creating networkx graph with  16951  nodes
created networkx graph with  16951  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  121.33968472480774
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  124.43104195594788
loadDataAndPreprocess done. time esclaped:  124.43110084533691
current astranArea= 41683.45600000151
>>> choose the cluster SQRT_G0_2_287!

dealing with pattern# SQRT_G1_33_76 with 1574 clusters ( size = 2 )
dealing with pattern# SQRT_G1_9_33 with 1506 clusters ( size = 2 )
dealing with pattern# SQRT_G1_127_170_171 with 1400 clusters ( size = 3 )
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHH*HH
>>> : Synthesis pattern# SQRT_G1_127_170_171 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41683.45626163483, gates: 16823, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_127_170_171.lib; read_verilog /tmp/6W9JMHMZVN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_127_170_171.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6W9JMHMZVN.v
Parsing Verilog input from `/tmp/6W9JMHMZVN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 024f9fd93e
CPU: user 1.42s system 0.08s, MEM: 159.12 MB total, 150.62 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16823, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2789), ('OAI21X1', 2703), ('NAND3X1', 2649), ('INVX1', 2072), ('XNOR2X1', 2025), ('NAND2X1', 2022), ('NOR2X1', 956), ('NOR3X1', 924), ('SQRT_G0_2_287', 478), ('PI', 128), ('OR2X2', 92), ('AND2X2', 44), ('AOI22X1', 41), ('XOR2X1', 19), ('MUX2X1', 9)]
creating networkx graph with  16951  nodes
created networkx graph with  16951  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  832.5015864372253
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  835.5483691692352
loadDataAndPreprocess done. time esclaped:  835.5484330654144
current astranArea= 41683.45600000151
>>> area increased after remapping!

dealing with pattern# SQRT_G1_9_33_76 with 1278 clusters ( size = 3 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHHH*
>>> : Synthesis pattern# SQRT_G1_9_33_76 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41683.45626163483, gates: 16823, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_9_33_76.lib; read_verilog /tmp/FNVT2B224S.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_9_33_76.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FNVT2B224S.v
Parsing Verilog input from `/tmp/FNVT2B224S.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 054595ea84
CPU: user 1.56s system 0.05s, MEM: 159.06 MB total, 150.68 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16823, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2789), ('OAI21X1', 2703), ('NAND3X1', 2649), ('INVX1', 2072), ('XNOR2X1', 2025), ('NAND2X1', 2022), ('NOR2X1', 956), ('NOR3X1', 924), ('SQRT_G0_2_287', 478), ('PI', 128), ('OR2X2', 92), ('AND2X2', 44), ('AOI22X1', 41), ('XOR2X1', 19), ('MUX2X1', 9)]
creating networkx graph with  16951  nodes
created networkx graph with  16951  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  967.3074476718903
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  970.6714692115784
loadDataAndPreprocess done. time esclaped:  970.6715281009674
current astranArea= 41683.45600000151
>>> area increased after remapping!

dealing with pattern# SQRT_G1_127_170_171_186 with 1277 clusters ( size = 4 )
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHH
>>> : Synthesis pattern# SQRT_G1_127_170_171_186 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41683.45626163483, gates: 16823, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_127_170_171_186.lib; read_verilog /tmp/MC87CM6166.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_127_170_171_186.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MC87CM6166.v
Parsing Verilog input from `/tmp/MC87CM6166.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4e57e0f1df
CPU: user 1.50s system 0.06s, MEM: 159.19 MB total, 150.55 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16823, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2789), ('OAI21X1', 2703), ('NAND3X1', 2649), ('INVX1', 2072), ('XNOR2X1', 2025), ('NAND2X1', 2022), ('NOR2X1', 956), ('NOR3X1', 924), ('SQRT_G0_2_287', 478), ('PI', 128), ('OR2X2', 92), ('AND2X2', 44), ('AOI22X1', 41), ('XOR2X1', 19), ('MUX2X1', 9)]
creating networkx graph with  16951  nodes
created networkx graph with  16951  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1487.2541136741638
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1489.733106136322
loadDataAndPreprocess done. time esclaped:  1489.7331790924072
current astranArea= 41683.45600000151
>>> area increased after remapping!

dealing with pattern# SQRT_G1_1_135 with 1221 clusters ( size = 2 )
......................................................................................................................................................................... HHHHHHHHHHH
>>> : Synthesis pattern# SQRT_G1_1_135 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41683.45626163483, gates: 16823, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_1_135.lib; read_verilog /tmp/E057OVFKON.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_1_135.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E057OVFKON.v
Parsing Verilog input from `/tmp/E057OVFKON.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a05480259c
CPU: user 1.34s system 0.08s, MEM: 159.03 MB total, 150.84 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16823, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2789), ('OAI21X1', 2703), ('NAND3X1', 2649), ('INVX1', 2072), ('XNOR2X1', 2025), ('NAND2X1', 2022), ('NOR2X1', 956), ('NOR3X1', 924), ('SQRT_G1_1_135', 478), ('PI', 128), ('OR2X2', 92), ('AND2X2', 44), ('AOI22X1', 41), ('XOR2X1', 19), ('MUX2X1', 9)]
creating networkx graph with  16951  nodes
created networkx graph with  16951  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1506.6156888008118
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1509.6342148780823
loadDataAndPreprocess done. time esclaped:  1509.6342680454254
current astranArea= 41683.45600000151
>>> area increased after remapping!

dealing with pattern# SQRT_G1_242_338_339_361 with 1195 clusters ( size = 4 )
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH
>>> : Synthesis pattern# SQRT_G1_242_338_339_361 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41683.45626163483, gates: 16823, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_242_338_339_361.lib; read_verilog /tmp/517SG3B7BC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_242_338_339_361.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/517SG3B7BC.v
Parsing Verilog input from `/tmp/517SG3B7BC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 83826dfa22
CPU: user 1.44s system 0.09s, MEM: 159.19 MB total, 151.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16823, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2789), ('OAI21X1', 2703), ('NAND3X1', 2649), ('INVX1', 2072), ('XNOR2X1', 2025), ('NAND2X1', 2022), ('NOR2X1', 956), ('NOR3X1', 924), ('SQRT_G0_2_287', 478), ('PI', 128), ('OR2X2', 92), ('AND2X2', 44), ('AOI22X1', 41), ('XOR2X1', 19), ('MUX2X1', 9)]
creating networkx graph with  16951  nodes
created networkx graph with  16951  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2024.4387245178223
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2027.5124506950378
loadDataAndPreprocess done. time esclaped:  2027.5125305652618
current astranArea= 41683.45600000151
>>> area increased after remapping!

dealing with pattern# SQRT_G1_242_338_339_361_455 with 1141 clusters ( size = 5 )
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHH
>>> : Synthesis pattern# SQRT_G1_242_338_339_361_455 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41683.45626163483, gates: 16823, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_242_338_339_361_455.lib; read_verilog /tmp/M32H9Y4P6W.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_242_338_339_361_455.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M32H9Y4P6W.v
Parsing Verilog input from `/tmp/M32H9Y4P6W.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 25f4f991c9
CPU: user 1.42s system 0.05s, MEM: 159.25 MB total, 151.06 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16823, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2789), ('OAI21X1', 2703), ('NAND3X1', 2649), ('INVX1', 2072), ('XNOR2X1', 2025), ('NAND2X1', 2022), ('NOR2X1', 956), ('NOR3X1', 924), ('SQRT_G0_2_287', 478), ('PI', 128), ('OR2X2', 92), ('AND2X2', 44), ('AOI22X1', 41), ('XOR2X1', 19), ('MUX2X1', 9)]
creating networkx graph with  16951  nodes
created networkx graph with  16951  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3028.4615774154663
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3031.6001267433167
loadDataAndPreprocess done. time esclaped:  3031.600183725357
current astranArea= 41683.45600000151
>>> area increased after remapping!

dealing with pattern# SQRT_G1_1_13 with 890 clusters ( size = 2 )
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHH
>>> : Synthesis pattern# SQRT_G1_1_13 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 38862.33631467819, gates: 15445, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_1_13.lib; read_verilog /tmp/46G5FCXVC9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G1_1_13.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/46G5FCXVC9.v
Parsing Verilog input from `/tmp/46G5FCXVC9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9ea23d4d22
CPU: user 1.28s system 0.06s, MEM: 145.61 MB total, 139.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15445, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2476), ('NAND3X1', 2193), ('OAI21X1', 1988), ('XNOR2X1', 1958), ('NAND2X1', 1897), ('INVX1', 1812), ('NOR2X1', 877), ('NOR3X1', 839), ('SQRT_G0_2_287', 837), ('SQRT_G1_1_13', 313), ('PI', 128), ('OR2X2', 95), ('AND2X2', 81), ('AOI22X1', 42), ('XOR2X1', 28), ('MUX2X1', 9)]
creating networkx graph with  15573  nodes
created networkx graph with  15573  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3056.4314522743225
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3059.1718475818634
loadDataAndPreprocess done. time esclaped:  3059.171905040741
current astranArea= 38862.33600000128
>>> choose the cluster SQRT_G1_1_13!

dealing with pattern# SQRT_G2_36_37 with 1230 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH
>>> : Synthesis pattern# SQRT_G2_36_37 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# SQRT_G2_2_125 with 998 clusters ( size = 2 )
dealing with pattern# SQRT_G2_129_173_174 with 891 clusters ( size = 3 )
dealing with pattern# SQRT_G2_65_129 with 887 clusters ( size = 2 )
dealing with pattern# SQRT_G2_1_137 with 883 clusters ( size = 2 )
dealing with pattern# SQRT_G2_1_178 with 814 clusters ( size = 2 )
.............................................................................................................................................. HHHHHHHHHHHHHHH**H**HH*
>>> : Synthesis pattern# SQRT_G2_1_178 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 43465.21629071236, gates: 17582, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G2_1_178.lib; read_verilog /tmp/1Y7XN93GG6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G2_1_178.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1Y7XN93GG6.v
Parsing Verilog input from `/tmp/1Y7XN93GG6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fe494e75a7
CPU: user 1.48s system 0.06s, MEM: 165.40 MB total, 157.74 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 17582, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 3006), ('NAND3X1', 2867), ('OAI21X1', 2539), ('INVX1', 2128), ('XNOR2X1', 2005), ('SQRT_G2_1_178', 1491), ('NOR3X1', 999), ('NOR2X1', 987), ('NAND2X1', 831), ('SQRT_G0_2_287', 347), ('SQRT_G1_1_13', 249), ('PI', 128), ('AND2X2', 75), ('AOI22X1', 44), ('MUX2X1', 8), ('XOR2X1', 4), ('OR2X2', 2)]
creating networkx graph with  17710  nodes
created networkx graph with  17710  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3173.5029735565186
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3176.84326338768
loadDataAndPreprocess done. time esclaped:  3176.843318462372
current astranArea= 43465.21600000091
>>> area increased after remapping!

dealing with pattern# SQRT_G2_65_129_173 with 717 clusters ( size = 3 )
dealing with pattern# SQRT_G2_15_105 with 638 clusters ( size = 3 )
......................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHH
>>> : Synthesis pattern# SQRT_G2_15_105 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 38832.640316963196, gates: 15428, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G2_15_105.lib; read_verilog /tmp/V1RFNI25FO.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G2_15_105.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V1RFNI25FO.v
Parsing Verilog input from `/tmp/V1RFNI25FO.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b4ea5f0161
CPU: user 1.29s system 0.05s, MEM: 145.52 MB total, 139.13 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15428, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2484), ('NAND3X1', 2191), ('OAI21X1', 1980), ('XNOR2X1', 1958), ('NAND2X1', 1897), ('INVX1', 1806), ('NOR2X1', 882), ('NOR3X1', 836), ('SQRT_G0_2_287', 826), ('SQRT_G1_1_13', 314), ('PI', 128), ('OR2X2', 88), ('AND2X2', 72), ('AOI22X1', 42), ('XOR2X1', 28), ('SQRT_G2_15_105', 15), ('MUX2X1', 9)]
creating networkx graph with  15556  nodes
created networkx graph with  15556  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3217.149387359619
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3219.867286682129
loadDataAndPreprocess done. time esclaped:  3219.867345571518
current astranArea= 38832.64000000135
>>> choose the cluster SQRT_G2_15_105!

dealing with pattern# SQRT_G3_36_37 with 1236 clusters ( size = 2 )
dealing with pattern# SQRT_G3_2_125 with 998 clusters ( size = 2 )
dealing with pattern# SQRT_G3_129_173_174 with 891 clusters ( size = 3 )
dealing with pattern# SQRT_G3_65_129 with 887 clusters ( size = 2 )
dealing with pattern# SQRT_G3_1_137 with 882 clusters ( size = 2 )
dealing with pattern# SQRT_G3_1_178 with 815 clusters ( size = 2 )
dealing with pattern# SQRT_G3_65_129_173 with 719 clusters ( size = 3 )
dealing with pattern# SQRT_G3_15_105 with 628 clusters ( size = 3 )
dealing with pattern# SQRT_G3_30_31 with 624 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHHHHH*
>>> : Synthesis pattern# SQRT_G3_30_31 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 31362.56014943123, gates: 11606, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G3_30_31.lib; read_verilog /tmp/RG0J8M4WGM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G3_30_31.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RG0J8M4WGM.v
Parsing Verilog input from `/tmp/RG0J8M4WGM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2046cb3b10
CPU: user 0.97s system 0.04s, MEM: 115.01 MB total, 108.29 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11606, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 2191), ('AOI21X1', 1992), ('XNOR2X1', 1851), ('NAND2X1', 1356), ('SQRT_G0_2_287', 1008), ('SQRT_G3_30_31', 964), ('OR2X2', 864), ('INVX1', 508), ('OAI21X1', 323), ('NOR2X1', 159), ('PI', 128), ('AND2X2', 106), ('XOR2X1', 101), ('NOR3X1', 91), ('AOI22X1', 43), ('SQRT_G1_1_13', 36), ('MUX2X1', 10), ('SQRT_G2_15_105', 3)]
creating networkx graph with  11734  nodes
created networkx graph with  11734  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3255.5693509578705
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3257.6035788059235
loadDataAndPreprocess done. time esclaped:  3257.603637456894
current astranArea= 31362.560000001977
>>> choose the cluster SQRT_G3_30_31!

dealing with pattern# SQRT_G4_51_109 with 1594 clusters ( size = 2 )
dealing with pattern# SQRT_G4_1_45 with 1172 clusters ( size = 2 )
dealing with pattern# SQRT_G4_1_173 with 899 clusters ( size = 2 )
dealing with pattern# SQRT_G4_1_130 with 835 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ HHHHHHHH
>>> : Synthesis pattern# SQRT_G4_1_130 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 31757.824212670326, gates: 11562, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G4_1_130.lib; read_verilog /tmp/V5RV47S4DD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G4_1_130.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V5RV47S4DD.v
Parsing Verilog input from `/tmp/V5RV47S4DD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 93590cad4f
CPU: user 0.95s system 0.06s, MEM: 114.84 MB total, 108.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11562, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 2216), ('XNOR2X1', 1824), ('NAND2X1', 1325), ('AOI21X1', 1261), ('SQRT_G3_30_31', 979), ('SQRT_G0_2_287', 973), ('OR2X2', 861), ('SQRT_G4_1_130', 744), ('INVX1', 433), ('OAI21X1', 289), ('NOR2X1', 208), ('XOR2X1', 129), ('PI', 128), ('AND2X2', 115), ('NOR3X1', 95), ('SQRT_G1_1_13', 52), ('AOI22X1', 40), ('MUX2X1', 11), ('SQRT_G2_15_105', 7)]
creating networkx graph with  11690  nodes
created networkx graph with  11690  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3290.5427553653717
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3292.264993429184
loadDataAndPreprocess done. time esclaped:  3292.2650425434113
current astranArea= 31757.824000001787
>>> area increased after remapping!

dealing with pattern# SQRT_G4_60_110_111 with 831 clusters ( size = 3 )
.................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHH
>>> : Synthesis pattern# SQRT_G4_60_110_111 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 31193.088131666183, gates: 11461, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G4_60_110_111.lib; read_verilog /tmp/TIR9HYXPJQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/sqrt//SQRT_G4_60_110_111.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TIR9HYXPJQ.v
Parsing Verilog input from `/tmp/TIR9HYXPJQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8c6d0f9bba
CPU: user 0.90s system 0.06s, MEM: 113.95 MB total, 107.14 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11461, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 2122), ('AOI21X1', 1971), ('XNOR2X1', 1888), ('NAND2X1', 1251), ('SQRT_G0_2_287', 986), ('SQRT_G3_30_31', 924), ('OR2X2', 822), ('INVX1', 504), ('OAI21X1', 362), ('NOR2X1', 202), ('PI', 128), ('AND2X2', 118), ('SQRT_G4_60_110_111', 90), ('NOR3X1', 89), ('XOR2X1', 64), ('AOI22X1', 39), ('SQRT_G1_1_13', 19), ('MUX2X1', 10)]
creating networkx graph with  11589  nodes
created networkx graph with  11589  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3462.4622263908386
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3464.324809074402
loadDataAndPreprocess done. time esclaped:  3464.3248641490936
current astranArea= 31193.088000001946
>>> choose the cluster SQRT_G4_60_110_111!

saveArea= 12643.327999998626  /  28.842065920714095 %
=================================================================================
 square 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 32646.656561255455, gates: 13467, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//square.lib; read_verilog /tmp/B5RD22K3YX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//square.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/B5RD22K3YX.v
Parsing Verilog input from `/tmp/B5RD22K3YX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ac164ab3b8
CPU: user 1.10s system 0.04s, MEM: 125.61 MB total, 118.98 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13468, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 2709), ('XNOR2X1', 2454), ('NAND2X1', 1818), ('OAI21X1', 1578), ('AOI21X1', 1255), ('AOI22X1', 1024), ('NAND3X1', 1008), ('NOR2X1', 967), ('XOR2X1', 384), ('NOR3X1', 118), ('OR2X2', 83), ('AND2X2', 68), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13532  nodes
created networkx graph with  13532  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.0334599018096924
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.276043653488159
loadDataAndPreprocess done. time esclaped:  4.27610182762146
originalArea= 38213.634279999314
initial astranArea= 32635.904000002058
dealing with pattern# SQUARE_G0_13_19 with 1743 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH
>>> : Synthesis pattern# SQUARE_G0_13_19 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 10
[i] area: 31965.184426426888, gates: 12203, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G0_13_19.lib; read_verilog /tmp/R2S8MVQUXD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G0_13_19.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R2S8MVQUXD.v
Parsing Verilog input from `/tmp/R2S8MVQUXD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4ee349cd7d
CPU: user 0.97s system 0.06s, MEM: 117.87 MB total, 111.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12204, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 2647), ('NAND2X1', 1749), ('OAI21X1', 1626), ('AOI21X1', 1217), ('SQUARE_G0_13_19', 1207), ('AOI22X1', 1023), ('NAND3X1', 1005), ('NOR2X1', 916), ('XNOR2X1', 380), ('NOR3X1', 122), ('OR2X2', 109), ('XOR2X1', 109), ('AND2X2', 92), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12268  nodes
created networkx graph with  12268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  298.77194595336914
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  300.64142656326294
loadDataAndPreprocess done. time esclaped:  300.64148020744324
current astranArea= 31958.016000002222
>>> choose the cluster SQUARE_G0_13_19!

dealing with pattern# SQUARE_G1_2_2805 with 978 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH
>>> : Synthesis pattern# SQUARE_G1_2_2805 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 10
[i] area: 31786.49644088745, gates: 11774, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G1_2_2805.lib; read_verilog /tmp/R9MLXSR58A.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G1_2_2805.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R9MLXSR58A.v
Parsing Verilog input from `/tmp/R9MLXSR58A.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a37fe90109
CPU: user 0.95s system 0.06s, MEM: 114.85 MB total, 108.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11775, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 2158), ('NAND2X1', 1779), ('SQUARE_G0_13_19', 1206), ('AOI21X1', 1185), ('OAI21X1', 1177), ('NAND3X1', 1028), ('AOI22X1', 1009), ('NOR2X1', 941), ('SQUARE_G1_2_2805', 459), ('XNOR2X1', 389), ('OR2X2', 123), ('AND2X2', 119), ('XOR2X1', 107), ('NOR3X1', 92), ('PI', 64), ('const_0', 1), ('BUFX2', 1), ('MUX2X1', 1)]
creating networkx graph with  11839  nodes
created networkx graph with  11839  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  343.13580870628357
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  345.0882263183594
loadDataAndPreprocess done. time esclaped:  345.08828234672546
current astranArea= 31782.9120000018
>>> choose the cluster SQUARE_G1_2_2805!

dealing with pattern# SQUARE_G2_45_47 with 763 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH*
>>> : Synthesis pattern# SQUARE_G2_45_47 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 31556.096458911896, gates: 11249, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G2_45_47.lib; read_verilog /tmp/VZX4CU2M1N.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G2_45_47.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VZX4CU2M1N.v
Parsing Verilog input from `/tmp/VZX4CU2M1N.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 815141653a
CPU: user 0.91s system 0.05s, MEM: 111.73 MB total, 104.92 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11250, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1833), ('INVX1', 1592), ('SQUARE_G0_13_19', 1204), ('OAI21X1', 1171), ('AOI22X1', 1023), ('NAND3X1', 1003), ('NOR2X1', 918), ('AOI21X1', 652), ('SQUARE_G2_45_47', 542), ('SQUARE_G1_2_2805', 444), ('XNOR2X1', 384), ('OR2X2', 156), ('AND2X2', 137), ('XOR2X1', 115), ('NOR3X1', 73), ('PI', 64), ('const_0', 1), ('BUFX2', 1), ('MUX2X1', 1)]
creating networkx graph with  11314  nodes
created networkx graph with  11314  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  384.1098208427429
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  385.8033003807068
loadDataAndPreprocess done. time esclaped:  385.80334401130676
current astranArea= 31548.92800000125
>>> choose the cluster SQUARE_G2_45_47!

dealing with pattern# SQUARE_G3_2_3 with 744 clusters ( size = 2 )
........................................................................................................................................... HHHHHHHHHH******
>>> : Synthesis pattern# SQUARE_G3_2_3 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 10
[i] area: 31520.256450414658, gates: 11228, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G3_2_3.lib; read_verilog /tmp/V0TZZHPRVE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G3_2_3.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V0TZZHPRVE.v
Parsing Verilog input from `/tmp/V0TZZHPRVE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5beb835868
CPU: user 0.96s system 0.04s, MEM: 111.62 MB total, 104.78 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11229, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1796), ('INVX1', 1574), ('SQUARE_G0_13_19', 1192), ('OAI21X1', 1158), ('NAND3X1', 1028), ('AOI22X1', 1023), ('NOR2X1', 905), ('AOI21X1', 652), ('SQUARE_G2_45_47', 516), ('SQUARE_G1_2_2805', 474), ('XNOR2X1', 390), ('OR2X2', 141), ('XOR2X1', 120), ('AND2X2', 117), ('NOR3X1', 71), ('SQUARE_G3_2_3', 69), ('PI', 64), ('const_0', 1), ('BUFX2', 1), ('MUX2X1', 1)]
creating networkx graph with  11293  nodes
created networkx graph with  11293  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  414.22877383232117
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  416.0667793750763
loadDataAndPreprocess done. time esclaped:  416.06682896614075
current astranArea= 31513.08800000125
>>> choose the cluster SQUARE_G3_2_3!

dealing with pattern# SQUARE_G4_2_3 with 735 clusters ( size = 2 )
dealing with pattern# SQUARE_G4_54_55 with 656 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHH*
>>> : Synthesis pattern# SQUARE_G4_54_55 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 10
[i] area: 31529.984461069107, gates: 11153, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G4_54_55.lib; read_verilog /tmp/RP6Q7Q2UV1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G4_54_55.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RP6Q7Q2UV1.v
Parsing Verilog input from `/tmp/RP6Q7Q2UV1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f4d222d3a2
CPU: user 0.92s system 0.06s, MEM: 111.14 MB total, 104.81 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11154, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1801), ('INVX1', 1494), ('SQUARE_G0_13_19', 1193), ('OAI21X1', 1150), ('AOI22X1', 1026), ('NAND3X1', 943), ('NOR2X1', 910), ('AOI21X1', 654), ('SQUARE_G2_45_47', 514), ('SQUARE_G1_2_2805', 471), ('XNOR2X1', 390), ('OR2X2', 147), ('XOR2X1', 120), ('AND2X2', 112), ('SQUARE_G4_54_55', 91), ('SQUARE_G3_2_3', 76), ('PI', 64), ('NOR3X1', 59), ('const_0', 1), ('BUFX2', 1), ('MUX2X1', 1)]
creating networkx graph with  11218  nodes
created networkx graph with  11218  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  456.56443309783936
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  458.32291984558105
loadDataAndPreprocess done. time esclaped:  458.3229901790619
current astranArea= 31522.816000001196
>>> area increased after remapping!

dealing with pattern# SQUARE_G4_93_276 with 450 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHH
>>> : Synthesis pattern# SQUARE_G4_93_276 successfully!
>>> there is no area improvement for new pattern!
dealing with pattern# SQUARE_G4_11_249 with 431 clusters ( size = 2 )
........................................................................................................................................................................................ HHHHHHHHHHH*******
>>> : Synthesis pattern# SQUARE_G4_11_249 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 9
[i] area: 31518.7204515934, gates: 11227, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G4_11_249.lib; read_verilog /tmp/HWBGMELTDP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/square//SQUARE_G4_11_249.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HWBGMELTDP.v
Parsing Verilog input from `/tmp/HWBGMELTDP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: aab5edb774
CPU: user 0.90s system 0.05s, MEM: 111.63 MB total, 104.78 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11228, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1796), ('INVX1', 1578), ('SQUARE_G0_13_19', 1195), ('OAI21X1', 1155), ('NAND3X1', 1028), ('AOI22X1', 1023), ('NOR2X1', 909), ('AOI21X1', 651), ('SQUARE_G2_45_47', 517), ('SQUARE_G1_2_2805', 479), ('XNOR2X1', 387), ('OR2X2', 136), ('XOR2X1', 118), ('SQUARE_G4_11_249', 94), ('SQUARE_G3_2_3', 88), ('NOR3X1', 71), ('PI', 64), ('const_0', 1), ('BUFX2', 1), ('MUX2X1', 1)]
creating networkx graph with  11292  nodes
created networkx graph with  11292  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  873.735161781311
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  875.5809326171875
loadDataAndPreprocess done. time esclaped:  875.5809819698334
current astranArea= 31511.55200000125
>>> choose the cluster SQUARE_G4_11_249!

saveArea= 1124.3520000008066  /  3.4451382134251154 %
=================================================================================
 voter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24720.8964138031, gates: 9725, depth: 37
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//voter.lib; read_verilog /tmp/INHI4KN8JG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//voter.blif;' --

1. Executing Liberty frontend.
Imported 31 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/INHI4KN8JG.v
Parsing Verilog input from `/tmp/INHI4KN8JG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6002576ea6
CPU: user 0.71s system 0.04s, MEM: 95.13 MB total, 88.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9725, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 2457), ('INVX1', 1862), ('AOI21X1', 1393), ('PI', 1001), ('NAND2X1', 797), ('OAI21X1', 695), ('NAND3X1', 613), ('NOR2X1', 604), ('AND2X2', 293), ('NOR3X1', 278), ('XOR2X1', 269), ('OR2X2', 198), ('AOI22X1', 176), ('MUX2X1', 90)]
creating networkx graph with  10726  nodes
created networkx graph with  10726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.8780174255371094
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.4543204307556152
loadDataAndPreprocess done. time esclaped:  2.4543752670288086
originalArea= 29237.206500002103
initial astranArea= 24714.75200000144
dealing with pattern# VOTER_G0_2_3 with 1599 clusters ( size = 2 )
......................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHH
>>> : Synthesis pattern# VOTER_G0_2_3 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24320.00036430359, gates: 8512, depth: 32
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G0_2_3.lib; read_verilog /tmp/OF5KEX2QGX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G0_2_3.blif;' --

1. Executing Liberty frontend.
Imported 32 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OF5KEX2QGX.v
Parsing Verilog input from `/tmp/OF5KEX2QGX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 55bbd782ec
CPU: user 0.65s system 0.04s, MEM: 87.68 MB total, 81.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8512, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1414), ('AOI21X1', 1041), ('PI', 1001), ('VOTER_G0_2_3', 920), ('NAND2X1', 898), ('XNOR2X1', 865), ('OAI21X1', 837), ('NOR2X1', 653), ('NAND3X1', 519), ('NOR3X1', 352), ('OR2X2', 327), ('AOI22X1', 221), ('AND2X2', 178), ('XOR2X1', 144), ('MUX2X1', 143)]
creating networkx graph with  9513  nodes
created networkx graph with  9513  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  283.20142221450806
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  284.7461838722229
loadDataAndPreprocess done. time esclaped:  284.7462525367737
current astranArea= 24320.000000001826
>>> choose the cluster VOTER_G0_2_3!

dealing with pattern# VOTER_G1_31_34 with 622 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH*
>>> : Synthesis pattern# VOTER_G1_31_34 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 24079.360367417336, gates: 8161, depth: 32
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G1_31_34.lib; read_verilog /tmp/7BSH6KJIX5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G1_31_34.blif;' --

1. Executing Liberty frontend.
Imported 33 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7BSH6KJIX5.v
Parsing Verilog input from `/tmp/7BSH6KJIX5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 15697cd22b
CPU: user 0.62s system 0.04s, MEM: 85.26 MB total, 78.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8161, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1181), ('PI', 1001), ('VOTER_G0_2_3', 935), ('XNOR2X1', 860), ('NAND2X1', 814), ('OAI21X1', 779), ('AOI21X1', 631), ('NOR2X1', 593), ('NAND3X1', 552), ('VOTER_G1_31_34', 465), ('OR2X2', 328), ('NOR3X1', 310), ('AOI22X1', 239), ('AND2X2', 216), ('XOR2X1', 135), ('MUX2X1', 123)]
creating networkx graph with  9162  nodes
created networkx graph with  9162  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  310.6998882293701
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  311.91219091415405
loadDataAndPreprocess done. time esclaped:  311.91224122047424
current astranArea= 24079.360000001452
>>> choose the cluster VOTER_G1_31_34!

dealing with pattern# VOTER_G2_18_19 with 316 clusters ( size = 3 )
................................................................................................................................................................................................................................................................................. HHHHHHHHHHHHHHHHHH*HH
>>> : Synthesis pattern# VOTER_G2_18_19 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 23418.368369340897, gates: 7662, depth: 32
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G2_18_19.lib; read_verilog /tmp/XVVT2AIUM9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G2_18_19.blif;' --

1. Executing Liberty frontend.
Imported 34 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/XVVT2AIUM9.v
Parsing Verilog input from `/tmp/XVVT2AIUM9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b020e6cf52
CPU: user 0.60s system 0.03s, MEM: 81.88 MB total, 75.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7662, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 1001), ('VOTER_G0_2_3', 935), ('INVX1', 914), ('XNOR2X1', 861), ('NAND2X1', 785), ('OAI21X1', 757), ('AOI21X1', 607), ('NAND3X1', 510), ('NOR2X1', 487), ('OR2X2', 307), ('NOR3X1', 302), ('VOTER_G2_18_19', 280), ('VOTER_G1_31_34', 228), ('AND2X2', 222), ('AOI22X1', 216), ('XOR2X1', 131), ('MUX2X1', 120)]
creating networkx graph with  8663  nodes
created networkx graph with  8663  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  345.52993512153625
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  346.51612663269043
loadDataAndPreprocess done. time esclaped:  346.5161907672882
current astranArea= 23418.36800000123
>>> choose the cluster VOTER_G2_18_19!

dealing with pattern# VOTER_G3_169_179 with 305 clusters ( size = 2 )
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................. HHHHHHHHHH
>>> : Synthesis pattern# VOTER_G3_169_179 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 22519.808374524117, gates: 7203, depth: 32
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G3_169_179.lib; read_verilog /tmp/Z29YEF8D29.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G3_169_179.blif;' --

1. Executing Liberty frontend.
Imported 35 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z29YEF8D29.v
Parsing Verilog input from `/tmp/Z29YEF8D29.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2e53c17f60
CPU: user 0.59s system 0.03s, MEM: 77.55 MB total, 71.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7203, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 1001), ('VOTER_G0_2_3', 917), ('XNOR2X1', 784), ('NAND2X1', 771), ('INVX1', 747), ('AOI21X1', 581), ('NAND3X1', 521), ('NOR2X1', 437), ('OAI21X1', 424), ('VOTER_G2_18_19', 338), ('OR2X2', 285), ('VOTER_G3_169_179', 263), ('AND2X2', 242), ('AOI22X1', 219), ('NOR3X1', 203), ('XOR2X1', 183), ('VOTER_G1_31_34', 175), ('MUX2X1', 113)]
creating networkx graph with  8204  nodes
created networkx graph with  8204  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  371.17591190338135
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  372.1149377822876
loadDataAndPreprocess done. time esclaped:  372.1150109767914
current astranArea= 22519.808000001092
>>> choose the cluster VOTER_G3_169_179!

dealing with pattern# VOTER_G4_12_13 with 227 clusters ( size = 4 )
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... HH
>>> : Synthesis pattern# VOTER_G4_12_13 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 22805.5043091774, gates: 6564, depth: 32
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G4_12_13.lib; read_verilog /tmp/G125Q14DJJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G4_12_13.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G125Q14DJJ.v
Parsing Verilog input from `/tmp/G125Q14DJJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 39d5964ad7
CPU: user 0.52s system 0.03s, MEM: 71.48 MB total, 66.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6564, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 1001), ('XNOR2X1', 854), ('VOTER_G0_2_3', 841), ('INVX1', 780), ('VOTER_G4_12_13', 775), ('NAND3X1', 619), ('NAND2X1', 568), ('XOR2X1', 321), ('AND2X2', 320), ('NOR2X1', 284), ('OR2X2', 264), ('OAI21X1', 217), ('VOTER_G3_169_179', 158), ('AOI21X1', 151), ('AOI22X1', 149), ('VOTER_G1_31_34', 89), ('MUX2X1', 79), ('NOR3X1', 76), ('VOTER_G2_18_19', 19)]
creating networkx graph with  7565  nodes
created networkx graph with  7565  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  487.77634048461914
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  488.6520743370056
loadDataAndPreprocess done. time esclaped:  488.6521325111389
current astranArea= 22743.552000000993
>>> area increased after remapping!

dealing with pattern# VOTER_G4_441_454 with 209 clusters ( size = 2 )
............................................................................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHHHH*H
>>> : Synthesis pattern# VOTER_G4_441_454 successfully!
[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 22223.87232339382, gates: 6866, depth: 30
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G4_441_454.lib; read_verilog /tmp/H1L2BQGGFP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/outputs_K3_nc4/voter//VOTER_G4_441_454.blif;' --

1. Executing Liberty frontend.
Imported 36 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/H1L2BQGGFP.v
Parsing Verilog input from `/tmp/H1L2BQGGFP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 278e146a7e
CPU: user 0.56s system 0.03s, MEM: 74.88 MB total, 69.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6866, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 1001), ('VOTER_G0_2_3', 947), ('NAND2X1', 745), ('INVX1', 649), ('XNOR2X1', 614), ('AOI21X1', 605), ('NAND3X1', 499), ('NOR2X1', 387), ('VOTER_G3_169_179', 316), ('OAI21X1', 312), ('VOTER_G2_18_19', 308), ('AND2X2', 271), ('OR2X2', 245), ('VOTER_G4_441_454', 201), ('XOR2X1', 192), ('AOI22X1', 178), ('NOR3X1', 154), ('VOTER_G1_31_34', 134), ('MUX2X1', 109)]
creating networkx graph with  7867  nodes
created networkx graph with  7867  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  602.2668755054474
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  603.1900444030762
loadDataAndPreprocess done. time esclaped:  603.1900911331177
current astranArea= 22223.87200000051
>>> choose the cluster VOTER_G4_441_454!

saveArea= 2490.8800000009323  /  10.078515050447551 %
