Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 21:36:56 2023
| Host         : eecs-digital-33 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 rast/y_iter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/z_buffer0/BRAM_reg_3_11/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 3.679ns (40.229%)  route 5.466ns (59.771%))
  Logic Levels:           8  (CARRY4=5 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 11.939 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=177, routed)         1.567    -0.962    rast/clk_pixel
    SLICE_X10Y10         FDRE                                         r  rast/y_iter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  rast/y_iter_reg[0]/Q
                         net (fo=9, routed)           0.639     0.195    rast/y_iter_reg_n_0_[0]
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124     0.319 r  rast/BRAM_reg_0_9_i_46/O
                         net (fo=1, routed)           0.000     0.319    rast/z_buffer1/S[1]
    SLICE_X9Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.869 r  rast/z_buffer1/BRAM_reg_0_9_i_34/CO[3]
                         net (fo=1, routed)           0.000     0.869    rast/z_buffer1/BRAM_reg_0_9_i_34_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.203 r  rast/z_buffer1/BRAM_reg_0_9_i_29/O[1]
                         net (fo=2, routed)           0.462     1.665    rast/z_buffer1_n_32
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.303     1.968 r  rast/BRAM_reg_0_9_i_35/O
                         net (fo=1, routed)           0.000     1.968    rast/z_buffer1/BRAM_reg_0_9_i_25[3]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.344 r  rast/z_buffer1/BRAM_reg_0_9_i_22/CO[3]
                         net (fo=1, routed)           0.000     2.344    rast/z_buffer1/BRAM_reg_0_9_i_22_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.667 r  rast/z_buffer1/BRAM_reg_0_9_i_21/O[1]
                         net (fo=1, routed)           0.508     3.176    rast/z_buffer1/read_addr11[11]
    SLICE_X8Y15          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850     4.026 r  rast/z_buffer1/BRAM_reg_0_9_i_18/O[2]
                         net (fo=2, routed)           0.807     4.832    rast/z_buffer0/read_addr10__0[10]
    SLICE_X8Y18          LUT3 (Prop_lut3_I0_O)        0.301     5.133 r  rast/z_buffer0/BRAM_reg_0_9_i_4/O
                         net (fo=8, routed)           3.050     8.183    rast/z_buffer0/read_addr0[13]
    RAMB36_X0Y11         RAMB36E1                                     r  rast/z_buffer0/BRAM_reg_3_11/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=177, routed)         1.482    11.939    rast/z_buffer0/clk_pixel
    RAMB36_X0Y11         RAMB36E1                                     r  rast/z_buffer0/BRAM_reg_3_11/CLKBWRCLK
                         clock pessimism              0.482    12.421    
                         clock uncertainty           -0.168    12.253    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    11.687    rast/z_buffer0/BRAM_reg_3_11
  -------------------------------------------------------------------
                         required time                         11.687    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  3.504    




