{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 23:05:04 2017 " "Info: Processing started: Wed Oct 25 23:05:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SW_Count_Coder -c SW_Count_Coder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SW_Count_Coder -c SW_Count_Coder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ERROR_BUFFER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ERROR_BUFFER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_buffer-Error_buffer_arch " "Info: Found design unit 1: Error_buffer-Error_buffer_arch" {  } { { "../ERROR_BUFFER.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/ERROR_BUFFER.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Error_buffer " "Info: Found entity 1: Error_buffer" {  } { { "../ERROR_BUFFER.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/ERROR_BUFFER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Form_word.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Form_word.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Form_word-Form_word_arch " "Info: Found design unit 1: Form_word-Form_word_arch" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Form_word " "Info: Found entity 1: Form_word" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Form_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Form_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Form_buffer-Form_buffer_arch " "Info: Found design unit 1: Form_buffer-Form_buffer_arch" {  } { { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Form_buffer " "Info: Found entity 1: Form_buffer" {  } { { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Base_step_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Base_step_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Step_count-Step_count_arch " "Info: Found design unit 1: Step_count-Step_count_arch" {  } { { "../Base_step_count.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_step_count.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Step_count " "Info: Found entity 1: Step_count" {  } { { "../Base_step_count.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_step_count.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Div_F2M.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Div_F2M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_F2M-div_f2m_arch " "Info: Found design unit 1: DIV_F2M-div_f2m_arch" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIV_F2M " "Info: Found entity 1: DIV_F2M" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SW_Count_Coder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SW_Count_Coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SW_Count_Coder-Main_ARCH_COUNT_CODER " "Info: Found design unit 1: SW_Count_Coder-Main_ARCH_COUNT_CODER" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SW_Count_Coder " "Info: Found entity 1: SW_Count_Coder" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SW_Count_Coder " "Info: Elaborating entity \"SW_Count_Coder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[15\] SW_Count_Coder.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[15\]\" at SW_Count_Coder.vhd(14)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[14\] SW_Count_Coder.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[14\]\" at SW_Count_Coder.vhd(14)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[13\] SW_Count_Coder.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[13\]\" at SW_Count_Coder.vhd(14)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[12\] SW_Count_Coder.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[12\]\" at SW_Count_Coder.vhd(14)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[11\] SW_Count_Coder.vhd(14) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[11\]\" at SW_Count_Coder.vhd(14)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_F2M DIV_F2M:DIV " "Info: Elaborating entity \"DIV_F2M\" for hierarchy \"DIV_F2M:DIV\"" {  } { { "../SW_Count_Coder.vhd" "DIV" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Step_count Step_count:COUNT " "Info: Elaborating entity \"Step_count\" for hierarchy \"Step_count:COUNT\"" {  } { { "../SW_Count_Coder.vhd" "COUNT" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Form_buffer Form_buffer:Form_buffer " "Info: Elaborating entity \"Form_buffer\" for hierarchy \"Form_buffer:Form_buffer\"" {  } { { "../SW_Count_Coder.vhd" "Form_buffer" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Form_word Form_word:Form_word " "Info: Elaborating entity \"Form_word\" for hierarchy \"Form_word:Form_word\"" {  } { { "../SW_Count_Coder.vhd" "Form_word" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUMBER_BUFFER Form_word.vhd(17) " "Warning (10492): VHDL Process Statement warning at Form_word.vhd(17): signal \"NUMBER_BUFFER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUT_WORD Form_word.vhd(15) " "Warning (10631): VHDL Process Statement warning at Form_word.vhd(15): inferring latch(es) for signal or variable \"OUT_WORD\", which holds its previous value in one or more paths through the process" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_WORD Form_word.vhd(15) " "Info (10041): Inferred latch for \"OUT_WORD\" at Form_word.vhd(15)" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Form_word:Form_word\|OUT_WORD " "Warning: Latch Form_word:Form_word\|OUT_WORD has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DIV_F2M:DIV\|counter\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal DIV_F2M:DIV\|counter\[2\]" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "TEST\[11\] GND " "Warning (13410): Pin \"TEST\[11\]\" is stuck at GND" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST\[12\] GND " "Warning (13410): Pin \"TEST\[12\]\" is stuck at GND" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST\[13\] GND " "Warning (13410): Pin \"TEST\[13\]\" is stuck at GND" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST\[14\] GND " "Warning (13410): Pin \"TEST\[14\]\" is stuck at GND" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST\[15\] GND " "Warning (13410): Pin \"TEST\[15\]\" is stuck at GND" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../Base_step_count.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_step_count.vhd" 19 -1 0 } } { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 23 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ERROR_SYNC " "Warning (15610): No output dependent on input pin \"ERROR_SYNC\"" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Info: Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 23:05:06 2017 " "Info: Processing ended: Wed Oct 25 23:05:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
