 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 02:10:26 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U7/X (SAEDRVT14_INV_S_1)      0.02       3.54 r
  ex_stage_i/mult_i/sra_117/U155/X (SAEDRVT14_OAI22_1)
                                                          0.03       3.57 f
  ex_stage_i/mult_i/sra_117/U154/X (SAEDRVT14_AO221_1)
                                                          0.05       3.62 f
  ex_stage_i/mult_i/sra_117/U112/X (SAEDRVT14_AO221_1)
                                                          0.06       3.68 f
  ex_stage_i/mult_i/sra_117/B[2] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.68 f
  ex_stage_i/mult_i/U174/X (SAEDRVT14_AO221_1)            0.06       3.73 f
  ex_stage_i/mult_i/result_o[2] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.73 f
  ex_stage_i/U40/X (SAEDRVT14_AO222_1)                    0.07       3.80 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/U785/X (SAEDRVT14_AO221_1)                   0.06       3.86 f
  id_stage_i/U2155/X (SAEDRVT14_AO22_1)                   0.05       3.91 f
  id_stage_i/U2156/X (SAEDRVT14_AO221_1)                  0.05       3.96 f
  id_stage_i/U214/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1073/X (SAEDRVT14_OAI22_1)                  0.03       4.02 f
  id_stage_i/U1072/X (SAEDRVT14_AOI21_1)                  0.03       4.05 r
  id_stage_i/U1392/X (SAEDRVT14_OAI22_1)                  0.04       4.08 f
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.09 f
  data arrival time                                                  4.09

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U7/X (SAEDRVT14_INV_S_1)      0.02       3.54 r
  ex_stage_i/mult_i/sra_117/U155/X (SAEDRVT14_OAI22_1)
                                                          0.03       3.57 f
  ex_stage_i/mult_i/sra_117/U154/X (SAEDRVT14_AO221_1)
                                                          0.05       3.62 f
  ex_stage_i/mult_i/sra_117/U112/X (SAEDRVT14_AO221_1)
                                                          0.06       3.68 f
  ex_stage_i/mult_i/sra_117/B[2] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.68 f
  ex_stage_i/mult_i/U174/X (SAEDRVT14_AO221_1)            0.06       3.73 f
  ex_stage_i/mult_i/result_o[2] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.73 f
  ex_stage_i/U40/X (SAEDRVT14_AO222_1)                    0.07       3.80 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/U785/X (SAEDRVT14_AO221_1)                   0.06       3.86 f
  id_stage_i/U2155/X (SAEDRVT14_AO22_1)                   0.05       3.91 f
  id_stage_i/U2156/X (SAEDRVT14_AO221_1)                  0.05       3.96 f
  id_stage_i/U214/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1073/X (SAEDRVT14_OAI22_1)                  0.03       4.02 f
  id_stage_i/U1072/X (SAEDRVT14_AOI21_1)                  0.03       4.05 r
  id_stage_i/U1501/X (SAEDRVT14_OAI22_1)                  0.04       4.08 f
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.09 f
  data arrival time                                                  4.09

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U7/X (SAEDRVT14_INV_S_1)      0.02       3.54 r
  ex_stage_i/mult_i/sra_117/U155/X (SAEDRVT14_OAI22_1)
                                                          0.03       3.57 f
  ex_stage_i/mult_i/sra_117/U154/X (SAEDRVT14_AO221_1)
                                                          0.05       3.62 f
  ex_stage_i/mult_i/sra_117/U112/X (SAEDRVT14_AO221_1)
                                                          0.06       3.68 f
  ex_stage_i/mult_i/sra_117/B[2] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.68 f
  ex_stage_i/mult_i/U174/X (SAEDRVT14_AO221_1)            0.06       3.73 f
  ex_stage_i/mult_i/result_o[2] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.73 f
  ex_stage_i/U40/X (SAEDRVT14_AO222_1)                    0.07       3.80 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/U785/X (SAEDRVT14_AO221_1)                   0.06       3.86 f
  id_stage_i/U2155/X (SAEDRVT14_AO22_1)                   0.05       3.91 f
  id_stage_i/U2156/X (SAEDRVT14_AO221_1)                  0.05       3.96 f
  id_stage_i/U214/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1073/X (SAEDRVT14_OAI22_1)                  0.03       4.02 f
  id_stage_i/U1072/X (SAEDRVT14_AOI21_1)                  0.03       4.05 r
  id_stage_i/U1258/X (SAEDRVT14_OAI22_1)                  0.04       4.08 f
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.09 f
  data arrival time                                                  4.09

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U133/X (SAEDRVT14_AO21_1)     0.04       3.56 f
  ex_stage_i/mult_i/sra_117/U132/X (SAEDRVT14_AO221_1)
                                                          0.05       3.61 f
  ex_stage_i/mult_i/sra_117/U94/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[6] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U98/X (SAEDRVT14_AO221_1)             0.06       3.72 f
  ex_stage_i/mult_i/result_o[6] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.72 f
  ex_stage_i/U21/X (SAEDRVT14_AO222_1)                    0.07       3.79 f
  ex_stage_i/regfile_alu_wdata_fw_o[6] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.79 f
  id_stage_i/regfile_alu_wdata_fw_i[6] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.79 f
  id_stage_i/U709/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2164/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2165/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U511/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1081/X (SAEDRVT14_OAI22_1)                  0.03       4.01 f
  id_stage_i/U1080/X (SAEDRVT14_AOI21_1)                  0.03       4.04 r
  id_stage_i/U1400/X (SAEDRVT14_OAI22_1)                  0.04       4.07 f
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.08 f
  data arrival time                                                  4.08

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U133/X (SAEDRVT14_AO21_1)     0.04       3.56 f
  ex_stage_i/mult_i/sra_117/U132/X (SAEDRVT14_AO221_1)
                                                          0.05       3.61 f
  ex_stage_i/mult_i/sra_117/U94/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[6] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U98/X (SAEDRVT14_AO221_1)             0.06       3.72 f
  ex_stage_i/mult_i/result_o[6] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.72 f
  ex_stage_i/U21/X (SAEDRVT14_AO222_1)                    0.07       3.79 f
  ex_stage_i/regfile_alu_wdata_fw_o[6] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.79 f
  id_stage_i/regfile_alu_wdata_fw_i[6] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.79 f
  id_stage_i/U709/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2164/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2165/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U511/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1081/X (SAEDRVT14_OAI22_1)                  0.03       4.01 f
  id_stage_i/U1080/X (SAEDRVT14_AOI21_1)                  0.03       4.04 r
  id_stage_i/U1509/X (SAEDRVT14_OAI22_1)                  0.04       4.07 f
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.08 f
  data arrival time                                                  4.08

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U133/X (SAEDRVT14_AO21_1)     0.04       3.56 f
  ex_stage_i/mult_i/sra_117/U132/X (SAEDRVT14_AO221_1)
                                                          0.05       3.61 f
  ex_stage_i/mult_i/sra_117/U94/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[6] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U98/X (SAEDRVT14_AO221_1)             0.06       3.72 f
  ex_stage_i/mult_i/result_o[6] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.72 f
  ex_stage_i/U21/X (SAEDRVT14_AO222_1)                    0.07       3.79 f
  ex_stage_i/regfile_alu_wdata_fw_o[6] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.79 f
  id_stage_i/regfile_alu_wdata_fw_i[6] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.79 f
  id_stage_i/U709/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2164/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2165/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U511/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1081/X (SAEDRVT14_OAI22_1)                  0.03       4.01 f
  id_stage_i/U1080/X (SAEDRVT14_AOI21_1)                  0.03       4.04 r
  id_stage_i/U1428/X (SAEDRVT14_OAI22_1)                  0.04       4.07 f
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.08 f
  data arrival time                                                  4.08

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U215/X (SAEDRVT14_AN2_1)      0.04       3.49 f
  ex_stage_i/mult_i/sra_117/U137/X (SAEDRVT14_AN2_1)      0.03       3.52 f
  ex_stage_i/mult_i/sra_117/U136/X (SAEDRVT14_AO21_1)     0.03       3.55 f
  ex_stage_i/mult_i/sra_117/U135/X (SAEDRVT14_AO221_1)
                                                          0.05       3.60 f
  ex_stage_i/mult_i/sra_117/U97/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[5] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U30/X (SAEDRVT14_AO221_1)             0.06       3.71 f
  ex_stage_i/mult_i/result_o[5] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.71 f
  ex_stage_i/U7/X (SAEDRVT14_AO222_1)                     0.07       3.78 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/U711/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2162/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2163/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U217/X (SAEDRVT14_INV_S_1)                   0.03       3.97 r
  id_stage_i/U1079/X (SAEDRVT14_OAI22_1)                  0.03       4.00 f
  id_stage_i/U1078/X (SAEDRVT14_AOI21_1)                  0.03       4.03 r
  id_stage_i/U1398/X (SAEDRVT14_OAI22_1)                  0.04       4.07 f
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.07 f
  data arrival time                                                  4.07

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U215/X (SAEDRVT14_AN2_1)      0.04       3.49 f
  ex_stage_i/mult_i/sra_117/U137/X (SAEDRVT14_AN2_1)      0.03       3.52 f
  ex_stage_i/mult_i/sra_117/U130/X (SAEDRVT14_AO21_1)     0.03       3.55 f
  ex_stage_i/mult_i/sra_117/U129/X (SAEDRVT14_AO221_1)
                                                          0.05       3.60 f
  ex_stage_i/mult_i/sra_117/U91/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[7] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U97/X (SAEDRVT14_AO221_1)             0.06       3.71 f
  ex_stage_i/mult_i/result_o[7] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.71 f
  ex_stage_i/U20/X (SAEDRVT14_AO222_1)                    0.07       3.78 f
  ex_stage_i/regfile_alu_wdata_fw_o[7] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/regfile_alu_wdata_fw_i[7] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/U707/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2166/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2167/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U512/X (SAEDRVT14_INV_S_1)                   0.03       3.97 r
  id_stage_i/U504/X (SAEDRVT14_OAI22_1)                   0.03       4.00 f
  id_stage_i/U503/X (SAEDRVT14_AOI21_1)                   0.03       4.03 r
  id_stage_i/U1402/X (SAEDRVT14_OAI22_1)                  0.04       4.07 f
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.07 f
  data arrival time                                                  4.07

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U215/X (SAEDRVT14_AN2_1)      0.04       3.49 f
  ex_stage_i/mult_i/sra_117/U137/X (SAEDRVT14_AN2_1)      0.03       3.52 f
  ex_stage_i/mult_i/sra_117/U136/X (SAEDRVT14_AO21_1)     0.03       3.55 f
  ex_stage_i/mult_i/sra_117/U135/X (SAEDRVT14_AO221_1)
                                                          0.05       3.60 f
  ex_stage_i/mult_i/sra_117/U97/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[5] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U30/X (SAEDRVT14_AO221_1)             0.06       3.71 f
  ex_stage_i/mult_i/result_o[5] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.71 f
  ex_stage_i/U7/X (SAEDRVT14_AO222_1)                     0.07       3.78 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/U711/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2162/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2163/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U217/X (SAEDRVT14_INV_S_1)                   0.03       3.97 r
  id_stage_i/U1079/X (SAEDRVT14_OAI22_1)                  0.03       4.00 f
  id_stage_i/U1078/X (SAEDRVT14_AOI21_1)                  0.03       4.03 r
  id_stage_i/U1507/X (SAEDRVT14_OAI22_1)                  0.04       4.07 f
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.07 f
  data arrival time                                                  4.07

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U215/X (SAEDRVT14_AN2_1)      0.04       3.49 f
  ex_stage_i/mult_i/sra_117/U137/X (SAEDRVT14_AN2_1)      0.03       3.52 f
  ex_stage_i/mult_i/sra_117/U130/X (SAEDRVT14_AO21_1)     0.03       3.55 f
  ex_stage_i/mult_i/sra_117/U129/X (SAEDRVT14_AO221_1)
                                                          0.05       3.60 f
  ex_stage_i/mult_i/sra_117/U91/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[7] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U97/X (SAEDRVT14_AO221_1)             0.06       3.71 f
  ex_stage_i/mult_i/result_o[7] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.71 f
  ex_stage_i/U20/X (SAEDRVT14_AO222_1)                    0.07       3.78 f
  ex_stage_i/regfile_alu_wdata_fw_o[7] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/regfile_alu_wdata_fw_i[7] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/U707/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2166/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2167/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U512/X (SAEDRVT14_INV_S_1)                   0.03       3.97 r
  id_stage_i/U504/X (SAEDRVT14_OAI22_1)                   0.03       4.00 f
  id_stage_i/U503/X (SAEDRVT14_AOI21_1)                   0.03       4.03 r
  id_stage_i/U1495/X (SAEDRVT14_OAI22_1)                  0.04       4.07 f
  id_stage_i/mult_operand_b_ex_o_reg_31_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.07 f
  data arrival time                                                  4.07

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U215/X (SAEDRVT14_AN2_1)      0.04       3.49 f
  ex_stage_i/mult_i/sra_117/U137/X (SAEDRVT14_AN2_1)      0.03       3.52 f
  ex_stage_i/mult_i/sra_117/U136/X (SAEDRVT14_AO21_1)     0.03       3.55 f
  ex_stage_i/mult_i/sra_117/U135/X (SAEDRVT14_AO221_1)
                                                          0.05       3.60 f
  ex_stage_i/mult_i/sra_117/U97/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[5] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U30/X (SAEDRVT14_AO221_1)             0.06       3.71 f
  ex_stage_i/mult_i/result_o[5] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.71 f
  ex_stage_i/U7/X (SAEDRVT14_AO222_1)                     0.07       3.78 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/U711/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2162/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2163/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U217/X (SAEDRVT14_INV_S_1)                   0.03       3.97 r
  id_stage_i/U1079/X (SAEDRVT14_OAI22_1)                  0.03       4.00 f
  id_stage_i/U1078/X (SAEDRVT14_AOI21_1)                  0.03       4.03 r
  id_stage_i/U1426/X (SAEDRVT14_OAI22_1)                  0.04       4.07 f
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.07 f
  data arrival time                                                  4.07

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U215/X (SAEDRVT14_AN2_1)      0.04       3.49 f
  ex_stage_i/mult_i/sra_117/U137/X (SAEDRVT14_AN2_1)      0.03       3.52 f
  ex_stage_i/mult_i/sra_117/U130/X (SAEDRVT14_AO21_1)     0.03       3.55 f
  ex_stage_i/mult_i/sra_117/U129/X (SAEDRVT14_AO221_1)
                                                          0.05       3.60 f
  ex_stage_i/mult_i/sra_117/U91/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[7] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U97/X (SAEDRVT14_AO221_1)             0.06       3.71 f
  ex_stage_i/mult_i/result_o[7] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.71 f
  ex_stage_i/U20/X (SAEDRVT14_AO222_1)                    0.07       3.78 f
  ex_stage_i/regfile_alu_wdata_fw_o[7] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/regfile_alu_wdata_fw_i[7] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/U707/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2166/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2167/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U512/X (SAEDRVT14_INV_S_1)                   0.03       3.97 r
  id_stage_i/U504/X (SAEDRVT14_OAI22_1)                   0.03       4.00 f
  id_stage_i/U503/X (SAEDRVT14_AOI21_1)                   0.03       4.03 r
  id_stage_i/U1430/X (SAEDRVT14_OAI22_1)                  0.03       4.07 f
  id_stage_i/alu_operand_b_ex_o_reg_31_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.07 f
  data arrival time                                                  4.07

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_10_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U7/X (SAEDRVT14_INV_S_1)      0.02       3.54 r
  ex_stage_i/mult_i/sra_117/U155/X (SAEDRVT14_OAI22_1)
                                                          0.03       3.57 f
  ex_stage_i/mult_i/sra_117/U154/X (SAEDRVT14_AO221_1)
                                                          0.05       3.62 f
  ex_stage_i/mult_i/sra_117/U112/X (SAEDRVT14_AO221_1)
                                                          0.06       3.68 f
  ex_stage_i/mult_i/sra_117/B[2] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.68 f
  ex_stage_i/mult_i/U174/X (SAEDRVT14_AO221_1)            0.06       3.73 f
  ex_stage_i/mult_i/result_o[2] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.73 f
  ex_stage_i/U40/X (SAEDRVT14_AO222_1)                    0.07       3.80 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/U785/X (SAEDRVT14_AO221_1)                   0.06       3.86 f
  id_stage_i/U2155/X (SAEDRVT14_AO22_1)                   0.05       3.91 f
  id_stage_i/U2156/X (SAEDRVT14_AO221_1)                  0.05       3.96 f
  id_stage_i/U214/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1977/X (SAEDRVT14_OA22_1)                   0.05       4.03 r
  id_stage_i/U1460/X (SAEDRVT14_OAI22_1)                  0.03       4.06 f
  id_stage_i/mult_dot_op_b_ex_o_reg_10_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.07 f
  data arrival time                                                  4.07

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_10_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_10_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U7/X (SAEDRVT14_INV_S_1)      0.02       3.54 r
  ex_stage_i/mult_i/sra_117/U155/X (SAEDRVT14_OAI22_1)
                                                          0.03       3.57 f
  ex_stage_i/mult_i/sra_117/U154/X (SAEDRVT14_AO221_1)
                                                          0.05       3.62 f
  ex_stage_i/mult_i/sra_117/U112/X (SAEDRVT14_AO221_1)
                                                          0.06       3.68 f
  ex_stage_i/mult_i/sra_117/B[2] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.68 f
  ex_stage_i/mult_i/U174/X (SAEDRVT14_AO221_1)            0.06       3.73 f
  ex_stage_i/mult_i/result_o[2] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.73 f
  ex_stage_i/U40/X (SAEDRVT14_AO222_1)                    0.07       3.80 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/U785/X (SAEDRVT14_AO221_1)                   0.06       3.86 f
  id_stage_i/U2155/X (SAEDRVT14_AO22_1)                   0.05       3.91 f
  id_stage_i/U2156/X (SAEDRVT14_AO221_1)                  0.05       3.96 f
  id_stage_i/U214/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1977/X (SAEDRVT14_OA22_1)                   0.05       4.03 r
  id_stage_i/U1050/X (SAEDRVT14_OAI22_1)                  0.03       4.06 f
  id_stage_i/mult_operand_b_ex_o_reg_10_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.07 f
  data arrival time                                                  4.07

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_10_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_10_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U7/X (SAEDRVT14_INV_S_1)      0.02       3.54 r
  ex_stage_i/mult_i/sra_117/U155/X (SAEDRVT14_OAI22_1)
                                                          0.03       3.57 f
  ex_stage_i/mult_i/sra_117/U154/X (SAEDRVT14_AO221_1)
                                                          0.05       3.62 f
  ex_stage_i/mult_i/sra_117/U112/X (SAEDRVT14_AO221_1)
                                                          0.06       3.68 f
  ex_stage_i/mult_i/sra_117/B[2] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.68 f
  ex_stage_i/mult_i/U174/X (SAEDRVT14_AO221_1)            0.06       3.73 f
  ex_stage_i/mult_i/result_o[2] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.73 f
  ex_stage_i/U40/X (SAEDRVT14_AO222_1)                    0.07       3.80 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.80 f
  id_stage_i/U785/X (SAEDRVT14_AO221_1)                   0.06       3.86 f
  id_stage_i/U2155/X (SAEDRVT14_AO22_1)                   0.05       3.91 f
  id_stage_i/U2156/X (SAEDRVT14_AO221_1)                  0.05       3.96 f
  id_stage_i/U214/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1977/X (SAEDRVT14_OA22_1)                   0.05       4.03 r
  id_stage_i/U1226/X (SAEDRVT14_OAI22_1)                  0.03       4.06 f
  id_stage_i/alu_operand_b_ex_o_reg_10_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.07 f
  data arrival time                                                  4.07

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_10_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U215/X (SAEDRVT14_AN2_1)      0.04       3.49 f
  ex_stage_i/mult_i/sra_117/U137/X (SAEDRVT14_AN2_1)      0.03       3.52 f
  ex_stage_i/mult_i/sra_117/U127/X (SAEDRVT14_AO21_1)     0.03       3.55 f
  ex_stage_i/mult_i/sra_117/U126/X (SAEDRVT14_AO221_1)
                                                          0.05       3.60 f
  ex_stage_i/mult_i/sra_117/U88/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[8] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U99/X (SAEDRVT14_AO221_1)             0.06       3.71 f
  ex_stage_i/mult_i/result_o[8] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.71 f
  ex_stage_i/U22/X (SAEDRVT14_AO222_1)                    0.07       3.78 f
  ex_stage_i/regfile_alu_wdata_fw_o[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/regfile_alu_wdata_fw_i[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/U675/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2168/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2169/X (SAEDRVT14_AO221_1)                  0.05       3.94 f
  id_stage_i/U613/X (SAEDRVT14_INV_S_1)                   0.02       3.96 r
  id_stage_i/U212/X (SAEDRVT14_OAI22_1)                   0.03       3.99 f
  id_stage_i/U211/X (SAEDRVT14_AOI21_1)                   0.03       4.02 r
  id_stage_i/U1388/X (SAEDRVT14_OAI22_1)                  0.04       4.06 f
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.06 f
  data arrival time                                                  4.06

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_24_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U215/X (SAEDRVT14_AN2_1)      0.04       3.49 f
  ex_stage_i/mult_i/sra_117/U137/X (SAEDRVT14_AN2_1)      0.03       3.52 f
  ex_stage_i/mult_i/sra_117/U127/X (SAEDRVT14_AO21_1)     0.03       3.55 f
  ex_stage_i/mult_i/sra_117/U126/X (SAEDRVT14_AO221_1)
                                                          0.05       3.60 f
  ex_stage_i/mult_i/sra_117/U88/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[8] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U99/X (SAEDRVT14_AO221_1)             0.06       3.71 f
  ex_stage_i/mult_i/result_o[8] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.71 f
  ex_stage_i/U22/X (SAEDRVT14_AO222_1)                    0.07       3.78 f
  ex_stage_i/regfile_alu_wdata_fw_o[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/regfile_alu_wdata_fw_i[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/U675/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2168/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2169/X (SAEDRVT14_AO221_1)                  0.05       3.94 f
  id_stage_i/U613/X (SAEDRVT14_INV_S_1)                   0.02       3.96 r
  id_stage_i/U212/X (SAEDRVT14_OAI22_1)                   0.03       3.99 f
  id_stage_i/U211/X (SAEDRVT14_AOI21_1)                   0.03       4.02 r
  id_stage_i/U1497/X (SAEDRVT14_OAI22_1)                  0.04       4.06 f
  id_stage_i/mult_operand_b_ex_o_reg_24_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.06 f
  data arrival time                                                  4.06

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_14_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U133/X (SAEDRVT14_AO21_1)     0.04       3.56 f
  ex_stage_i/mult_i/sra_117/U132/X (SAEDRVT14_AO221_1)
                                                          0.05       3.61 f
  ex_stage_i/mult_i/sra_117/U94/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[6] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U98/X (SAEDRVT14_AO221_1)             0.06       3.72 f
  ex_stage_i/mult_i/result_o[6] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.72 f
  ex_stage_i/U21/X (SAEDRVT14_AO222_1)                    0.07       3.79 f
  ex_stage_i/regfile_alu_wdata_fw_o[6] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.79 f
  id_stage_i/regfile_alu_wdata_fw_i[6] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.79 f
  id_stage_i/U709/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2164/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2165/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U511/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1973/X (SAEDRVT14_OA22_1)                   0.05       4.02 r
  id_stage_i/U1452/X (SAEDRVT14_OAI22_1)                  0.03       4.05 f
  id_stage_i/mult_dot_op_b_ex_o_reg_14_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.06 f
  data arrival time                                                  4.06

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_14_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_24_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U215/X (SAEDRVT14_AN2_1)      0.04       3.49 f
  ex_stage_i/mult_i/sra_117/U137/X (SAEDRVT14_AN2_1)      0.03       3.52 f
  ex_stage_i/mult_i/sra_117/U127/X (SAEDRVT14_AO21_1)     0.03       3.55 f
  ex_stage_i/mult_i/sra_117/U126/X (SAEDRVT14_AO221_1)
                                                          0.05       3.60 f
  ex_stage_i/mult_i/sra_117/U88/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[8] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U99/X (SAEDRVT14_AO221_1)             0.06       3.71 f
  ex_stage_i/mult_i/result_o[8] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.71 f
  ex_stage_i/U22/X (SAEDRVT14_AO222_1)                    0.07       3.78 f
  ex_stage_i/regfile_alu_wdata_fw_o[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/regfile_alu_wdata_fw_i[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.78 f
  id_stage_i/U675/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2168/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2169/X (SAEDRVT14_AO221_1)                  0.05       3.94 f
  id_stage_i/U613/X (SAEDRVT14_INV_S_1)                   0.02       3.96 r
  id_stage_i/U212/X (SAEDRVT14_OAI22_1)                   0.03       3.99 f
  id_stage_i/U211/X (SAEDRVT14_AOI21_1)                   0.03       4.02 r
  id_stage_i/U1254/X (SAEDRVT14_OAI22_1)                  0.04       4.06 f
  id_stage_i/alu_operand_b_ex_o_reg_24_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.06 f
  data arrival time                                                  4.06

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_24_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_14_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_1_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_1_/Q (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.05       0.05 f
  ex_stage_i/mult_i/U142/X (SAEDRVT14_INV_S_1)            0.02       0.07 r
  ex_stage_i/mult_i/U141/X (SAEDRVT14_OR3_1)              0.04       0.11 r
  ex_stage_i/mult_i/U92/X (SAEDRVT14_ND2_CDC_1)           0.03       0.14 f
  ex_stage_i/mult_i/U10/X (SAEDRVT14_INV_S_1)             0.02       0.16 r
  ex_stage_i/mult_i/U42/X (SAEDRVT14_ND2_CDC_1)           0.04       0.20 f
  ex_stage_i/mult_i/U77/X (SAEDRVT14_NR3_1)               0.05       0.25 r
  ex_stage_i/mult_i/U93/X (SAEDRVT14_OR3_1)               0.03       0.28 r
  ex_stage_i/mult_i/U7/X (SAEDRVT14_INV_S_1)              0.03       0.31 f
  ex_stage_i/mult_i/U137/X (SAEDRVT14_AOI21_1)            0.05       0.36 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_1)           0.08       0.44 f
  ex_stage_i/mult_i/U4/X (SAEDRVT14_INV_S_1)              0.09       0.53 r
  ex_stage_i/mult_i/U6/X (SAEDRVT14_BUF_S_1)              0.06       0.59 r
  ex_stage_i/mult_i/U47/X (SAEDRVT14_OAI22_1)             0.04       0.63 f
  ex_stage_i/mult_i/U159/X (SAEDRVT14_AN3_1)              0.04       0.67 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.67 f
  ex_stage_i/mult_i/mult_113/U133/X (SAEDRVT14_INV_S_1)
                                                          0.05       0.72 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1)     0.06       0.77 f
  ex_stage_i/mult_i/mult_113/U57/X (SAEDRVT14_EO2_1)      0.06       0.83 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       0.93 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.02 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.12 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.22 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.32 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.42 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.52 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.61 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.71 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.81 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       1.91 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.01 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.11 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.20 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.30 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.07       2.47 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.52 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.84 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.89 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.94 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.05 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.10 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.15 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.20 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.26 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       3.31 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       3.41 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.41 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO21_1)              0.04       3.45 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/sra_117/U218/X (SAEDRVT14_AO221_1)
                                                          0.07       3.52 f
  ex_stage_i/mult_i/sra_117/U133/X (SAEDRVT14_AO21_1)     0.04       3.56 f
  ex_stage_i/mult_i/sra_117/U132/X (SAEDRVT14_AO221_1)
                                                          0.05       3.61 f
  ex_stage_i/mult_i/sra_117/U94/X (SAEDRVT14_AO221_1)     0.06       3.66 f
  ex_stage_i/mult_i/sra_117/B[6] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.66 f
  ex_stage_i/mult_i/U98/X (SAEDRVT14_AO221_1)             0.06       3.72 f
  ex_stage_i/mult_i/result_o[6] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.72 f
  ex_stage_i/U21/X (SAEDRVT14_AO222_1)                    0.07       3.79 f
  ex_stage_i/regfile_alu_wdata_fw_o[6] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.79 f
  id_stage_i/regfile_alu_wdata_fw_i[6] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.79 f
  id_stage_i/U709/X (SAEDRVT14_AO221_1)                   0.06       3.85 f
  id_stage_i/U2164/X (SAEDRVT14_AO22_1)                   0.05       3.90 f
  id_stage_i/U2165/X (SAEDRVT14_AO221_1)                  0.05       3.95 f
  id_stage_i/U511/X (SAEDRVT14_INV_S_1)                   0.03       3.98 r
  id_stage_i/U1973/X (SAEDRVT14_OA22_1)                   0.05       4.02 r
  id_stage_i/U1468/X (SAEDRVT14_OAI22_1)                  0.03       4.05 f
  id_stage_i/mult_operand_b_ex_o_reg_14_/D (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.06 f
  data arrival time                                                  4.06

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_14_/CK (SAEDRVT14_FDPRBQ_V2_1)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


1
