

================================================================
== Vivado HLS Report for 'top_img_hist_equaliz'
================================================================
* Date:           Tue Dec 15 23:01:00 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_hist_src4_prj
* Solution:       test2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.25 ns | 5.391 ns |   0.78 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   614451|  4147251| 3.840 ms | 25.920 ms |  614451|  4147251|   none  |
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip       |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |       Count      | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------------------+----------+
        |- Ly_Lx   |   614446|  4147246|        49|          2|          1| 307200 ~ 2073600 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      7|       -|      -|    -|
|Expression       |        -|      0|       0|   1075|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    2283|   1738|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    209|    -|
|Register         |        0|      -|    1586|    352|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      7|    3869|   3374|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|       3|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |wrapper_img_hist_bkb_U1  |wrapper_img_hist_bkb  |        0|      0|  2283|  1738|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+
    |Total                    |                      |        0|      0|  2283|  1738|    0|
    +-------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |wrapper_img_hist_cud_U2  |wrapper_img_hist_cud  |    i0 * i1   |
    |wrapper_img_hist_dEe_U3  |wrapper_img_hist_dEe  | i0 + i1 * i2 |
    |wrapper_img_hist_eOg_U4  |wrapper_img_hist_eOg  | i0 * i1 + i2 |
    |wrapper_img_hist_fYi_U5  |wrapper_img_hist_fYi  | i0 + i1 * i2 |
    |wrapper_img_hist_g8j_U6  |wrapper_img_hist_g8j  | i0 * i1 + i2 |
    |wrapper_img_hist_hbi_U7  |wrapper_img_hist_hbi  | i0 + i1 * i2 |
    |wrapper_img_hist_ibs_U8  |wrapper_img_hist_ibs  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln132_1_fu_512_p2               |     *    |      0|  0|  41|           8|           8|
    |mul_ln133_fu_518_p2                 |     *    |      0|  0|  41|           7|           8|
    |mul_ln192_1_fu_755_p2               |     *    |      0|  0|  51|           9|           8|
    |C_fu_812_p2                         |     +    |      0|  0|  15|           6|           9|
    |acc_fu_766_p2                       |     +    |      0|  0|  39|           1|          32|
    |add_ln112_1_fu_418_p2               |     +    |      0|  0|  23|           1|          16|
    |add_ln112_fu_399_p2                 |     +    |      0|  0|  39|          32|           1|
    |add_ln131_1_fu_666_p2               |     +    |      0|  0|  32|          16|          16|
    |add_ln131_2_fu_674_p2               |     +    |      0|  0|  32|          16|          16|
    |add_ln131_3_fu_580_p2               |     +    |      0|  0|  15|           8|           9|
    |add_ln131_fu_574_p2                 |     +    |      0|  0|  23|          16|          16|
    |add_ln132_1_fu_690_p2               |     +    |      0|  0|  32|           8|          16|
    |add_ln132_2_fu_695_p2               |     +    |      0|  0|  32|          16|          16|
    |add_ln133_1_fu_649_p2               |     +    |      0|  0|  32|           8|          14|
    |add_ln133_2_fu_713_p2               |     +    |      0|  0|  23|          16|          16|
    |add_ln192_1_fu_827_p2               |     +    |      0|  0|  25|          18|          18|
    |add_ln193_1_fu_941_p2               |     +    |      0|  0|  26|          19|          19|
    |add_ln193_2_fu_937_p2               |     +    |      0|  0|  25|          18|          18|
    |add_ln193_fu_910_p2                 |     +    |      0|  0|  25|          18|          18|
    |add_ln202_1_fu_379_p2               |     +    |      0|  0|  24|          17|           2|
    |add_ln202_fu_373_p2                 |     +    |      0|  0|  24|          17|           2|
    |denomin_fu_368_p2                   |     +    |      0|  0|  39|          32|           2|
    |numer_fu_782_p2                     |     +    |      0|  0|  32|           9|          32|
    |old_fu_728_p2                       |     +    |      0|  0|  15|           5|           8|
    |x_fu_544_p2                         |     +    |      0|  0|  23|           1|          16|
    |sub_ln132_fu_616_p2                 |     -    |      0|  0|  23|          16|          16|
    |sub_ln133_1_fu_643_p2               |     -    |      0|  0|  32|          14|          14|
    |sub_ln133_fu_622_p2                 |     -    |      0|  0|  17|           1|          13|
    |sub_ln161_fu_777_p2                 |     -    |      0|  0|  32|          32|          32|
    |and_ln202_fu_532_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state53_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_557                    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state10_pp0_iter2_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state9_pp0_iter2_stage0   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_load_state9      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op167_store_state10    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln112_fu_394_p2                |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln116_fu_405_p2                |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln151_fu_733_p2                |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln168_fu_792_p2                |   icmp   |      0|  0|  18|          32|           8|
    |icmp_ln191_fu_925_p2                |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln192_fu_842_p2                |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln193_fu_957_p2                |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln202_1_fu_527_p2              |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln202_2_fu_427_p2              |   icmp   |      0|  0|  18|          17|          17|
    |icmp_ln202_fu_389_p2                |   icmp   |      0|  0|  18|          17|          17|
    |ap_block_pp0                        |    or    |      0|  0|   2|           1|           1|
    |or_ln191_fu_1026_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln192_fu_874_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln193_fu_989_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_538_p2                |    or    |      0|  0|   2|           1|           1|
    |B_1_fu_995_p3                       |  select  |      0|  0|   8|           1|           8|
    |G_1_fu_880_p3                       |  select  |      0|  0|   8|           1|           8|
    |R_1_fu_1031_p3                      |  select  |      0|  0|   8|           1|           8|
    |cdf_temp_2_fu_800_p3                |  select  |      0|  0|   8|           1|           2|
    |select_ln112_fu_438_p3              |  select  |      0|  0|  16|           1|          16|
    |select_ln191_fu_1019_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln192_fu_866_p3              |  select  |      0|  0|   2|           1|           2|
    |select_ln193_fu_981_p3              |  select  |      0|  0|   2|           1|           2|
    |select_ln202_1_fu_432_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln202_fu_410_p3              |  select  |      0|  0|  16|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1075|         557|         596|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |acc_1_reg_319                            |   9|          2|   32|         64|
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter24                 |   9|          2|    1|          2|
    |ap_phi_mux_acc_1_phi_fu_324_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_289_p4  |   9|          2|   32|         64|
    |ap_phi_mux_old_1_phi_fu_336_p4           |   9|          2|    8|         16|
    |ap_phi_mux_x_0_phi_fu_312_p4             |   9|          2|   16|         32|
    |ap_phi_mux_y_0_phi_fu_300_p4             |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter3_acc_2_in_reg_344    |  15|          3|   32|         96|
    |hist_address0                            |  21|          4|    8|         32|
    |hist_d0                                  |  15|          3|   32|         96|
    |in_strm_TDATA_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten_reg_285                   |   9|          2|   32|         64|
    |old_1_reg_332                            |   9|          2|    8|         16|
    |out_strm_TDATA_blk_n                     |   9|          2|    1|          2|
    |x_0_reg_308                              |   9|          2|   16|         32|
    |y_0_reg_296                              |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 209|         44|  284|        654|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |B_1_reg_1434                           |   8|   0|    8|          0|
    |B_reg_1237                             |   8|   0|    8|          0|
    |C_reg_1388                             |   9|   0|    9|          0|
    |D_reg_1314                             |   8|   0|    8|          0|
    |E_reg_1321                             |   8|   0|    8|          0|
    |G_1_reg_1411                           |   8|   0|    8|          0|
    |G_reg_1231                             |   8|   0|    8|          0|
    |R_reg_1225                             |   8|   0|    8|          0|
    |acc_1_reg_319                          |  32|   0|   32|          0|
    |acc_reg_1372                           |  32|   0|   32|          0|
    |add_ln112_1_reg_1184                   |  16|   0|   16|          0|
    |add_ln112_reg_1167                     |  32|   0|   32|          0|
    |add_ln131_4_reg_1284                   |  13|   0|   13|          0|
    |add_ln131_reg_1279                     |  10|   0|   16|          6|
    |add_ln132_reg_1294                     |  16|   0|   16|          0|
    |add_ln133_1_reg_1304                   |  13|   0|   14|          1|
    |add_ln133_reg_1299                     |  16|   0|   16|          0|
    |add_ln191_1_reg_1422                   |  18|   0|   18|          0|
    |add_ln191_reg_1398                     |  18|   0|   18|          0|
    |add_ln192_reg_1367                     |  17|   0|   17|          0|
    |add_ln193_reg_1416                     |  16|   0|   18|          2|
    |add_ln202_1_reg_1153                   |  17|   0|   17|          0|
    |add_ln202_reg_1147                     |  17|   0|   17|          0|
    |ap_CS_fsm                              |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_acc_2_in_reg_344  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_acc_2_in_reg_344  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_acc_2_in_reg_344  |  32|   0|   32|          0|
    |cdf_load_reg_1361                      |  32|   0|   32|          0|
    |cdf_mult_reg_1382                      |  32|   0|   32|          0|
    |denomin_reg_1142                       |  32|   0|   32|          0|
    |icmp_ln112_reg_1163                    |   1|   0|    1|          0|
    |icmp_ln116_reg_1172                    |   1|   0|    1|          0|
    |icmp_ln151_reg_1332                    |   1|   0|    1|          0|
    |icmp_ln191_reg_1428                    |   1|   0|    1|          0|
    |icmp_ln202_reg_1158                    |   1|   0|    1|          0|
    |indvar_flatten_reg_285                 |  32|   0|   32|          0|
    |mul_ln132_1_reg_1259                   |  16|   0|   16|          0|
    |mul_ln133_reg_1264                     |  16|   0|   16|          0|
    |mul_ln162_reg_1136                     |  32|   0|   32|          0|
    |mul_ln192_1_reg_1351                   |  17|   0|   17|          0|
    |numer_reg_1377                         |  32|   0|   32|          0|
    |old_1_reg_332                          |   8|   0|    8|          0|
    |old_reg_1327                           |   8|   0|    8|          0|
    |p_Val2_s_reg_1195                      |  32|   0|   32|          0|
    |select_ln112_reg_1190                  |  16|   0|   16|          0|
    |select_ln202_reg_1178                  |  16|   0|   16|          0|
    |sub_ln132_reg_1289                     |  12|   0|   16|          4|
    |tmp_dest_V_reg_1220                    |   1|   0|    1|          0|
    |tmp_id_V_reg_1215                      |   1|   0|    1|          0|
    |tmp_keep_V_reg_1200                    |   4|   0|    4|          0|
    |tmp_last_V_reg_1269                    |   1|   0|    1|          0|
    |tmp_strb_V_reg_1205                    |   4|   0|    4|          0|
    |tmp_user_V_reg_1210                    |   1|   0|    1|          0|
    |trunc_ln_reg_1309                      |   8|   0|    8|          0|
    |x_0_reg_308                            |  16|   0|   16|          0|
    |x_reg_1274                             |  16|   0|   16|          0|
    |y_0_reg_296                            |  16|   0|   16|          0|
    |D_reg_1314                             |  64|  32|    8|          0|
    |E_reg_1321                             |  64|  32|    8|          0|
    |add_ln192_reg_1367                     |  64|  32|   17|          0|
    |icmp_ln112_reg_1163                    |  64|  32|    1|          0|
    |p_Val2_s_reg_1195                      |  64|  32|   32|          0|
    |tmp_dest_V_reg_1220                    |  64|  32|    1|          0|
    |tmp_id_V_reg_1215                      |  64|  32|    1|          0|
    |tmp_keep_V_reg_1200                    |  64|  32|    4|          0|
    |tmp_last_V_reg_1269                    |  64|  32|    1|          0|
    |tmp_strb_V_reg_1205                    |  64|  32|    4|          0|
    |tmp_user_V_reg_1210                    |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1586| 352|  973|         13|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------+-----+-----+------------+----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | top_img_hist_equaliz | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | top_img_hist_equaliz | return value |
|ap_start         |  in |    1| ap_ctrl_hs | top_img_hist_equaliz | return value |
|ap_done          | out |    1| ap_ctrl_hs | top_img_hist_equaliz | return value |
|ap_idle          | out |    1| ap_ctrl_hs | top_img_hist_equaliz | return value |
|ap_ready         | out |    1| ap_ctrl_hs | top_img_hist_equaliz | return value |
|width            |  in |   16|   ap_none  |         width        |    scalar    |
|height           |  in |   16|   ap_none  |        height        |    scalar    |
|cdf_address0     | out |    8|  ap_memory |          cdf         |     array    |
|cdf_ce0          | out |    1|  ap_memory |          cdf         |     array    |
|cdf_q0           |  in |   32|  ap_memory |          cdf         |     array    |
|hist_address0    | out |    8|  ap_memory |         hist         |     array    |
|hist_ce0         | out |    1|  ap_memory |         hist         |     array    |
|hist_we0         | out |    1|  ap_memory |         hist         |     array    |
|hist_d0          | out |   32|  ap_memory |         hist         |     array    |
|hist_q0          |  in |   32|  ap_memory |         hist         |     array    |
|in_strm_TDATA    |  in |   32|    axis    |   in_strm_V_data_V   |    pointer   |
|in_strm_TVALID   |  in |    1|    axis    |   in_strm_V_data_V   |    pointer   |
|in_strm_TREADY   | out |    1|    axis    |   in_strm_V_dest_V   |    pointer   |
|in_strm_TDEST    |  in |    1|    axis    |   in_strm_V_dest_V   |    pointer   |
|in_strm_TKEEP    |  in |    4|    axis    |   in_strm_V_keep_V   |    pointer   |
|in_strm_TSTRB    |  in |    4|    axis    |   in_strm_V_strb_V   |    pointer   |
|in_strm_TUSER    |  in |    1|    axis    |   in_strm_V_user_V   |    pointer   |
|in_strm_TLAST    |  in |    1|    axis    |   in_strm_V_last_V   |    pointer   |
|in_strm_TID      |  in |    1|    axis    |    in_strm_V_id_V    |    pointer   |
|out_strm_TDATA   | out |   32|    axis    |   out_strm_V_data_V  |    pointer   |
|out_strm_TREADY  |  in |    1|    axis    |   out_strm_V_data_V  |    pointer   |
|out_strm_TVALID  | out |    1|    axis    |   out_strm_V_dest_V  |    pointer   |
|out_strm_TDEST   | out |    1|    axis    |   out_strm_V_dest_V  |    pointer   |
|out_strm_TKEEP   | out |    4|    axis    |   out_strm_V_keep_V  |    pointer   |
|out_strm_TSTRB   | out |    4|    axis    |   out_strm_V_strb_V  |    pointer   |
|out_strm_TUSER   | out |    1|    axis    |   out_strm_V_user_V  |    pointer   |
|out_strm_TLAST   | out |    1|    axis    |   out_strm_V_last_V  |    pointer   |
|out_strm_TID     | out |    1|    axis    |    out_strm_V_id_V   |    pointer   |
+-----------------+-----+-----+------------+----------------------+--------------+

