library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Control is
    Port ( SP : std_logic_vector(7 downto 0));
end Control;

architecture Behavioral of Control is

begin


end Behavioral;
