0.7
2020.2
Oct 14 2022
05:07:14
/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sim_1/new/FPL_TB.sv,1734499011,systemVerilog,,,,FPL_TB,,uvm,../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/7698;../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl;../../../../tetris_logic1.gen/sources_1/ip/clk_wiz_0,,,,,
/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sim_1/new/KPL_TB.sv,1734510570,systemVerilog,,,,KPL_TB,,uvm,../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/7698;../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl;../../../../tetris_logic1.gen/sources_1/ip/clk_wiz_0,,,,,
/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sim_1/new/VPPL_TB.sv,1734499359,systemVerilog,,,,VPPL_TB,,uvm,../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/7698;../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl;../../../../tetris_logic1.gen/sources_1/ip/clk_wiz_0,,,,,
/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/FPL.sv,1734102084,systemVerilog,/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sim_1/new/VPPL_TB.sv;/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/VPPL.sv,/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/VPPL.sv,,$unit_FPL_sv_1514274765;FPL,,uvm,../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/7698;../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl;../../../../tetris_logic1.gen/sources_1/ip/clk_wiz_0,,,,,
/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/KPL.sv,1734126888,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sim_1/new/KPL_TB.sv,,KPL,,uvm,../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/7698;../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl;../../../../tetris_logic1.gen/sources_1/ip/clk_wiz_0,,,,,
/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sources_1/new/VPPL.sv,1734077326,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sim_1/new/VPPL_TB.sv,,VPPL,,uvm,../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/7698;../../../../tetris_logic1.gen/sources_1/bd/mb_usb/ipshared/ec67/hdl;../../../../tetris_logic1.gen/sources_1/ip/clk_wiz_0,,,,,
