<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Sep 30 15:54:43 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets fastclk_c]
            1732 items scored, 1732 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.570ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             gap__i3  (from fastclk_c +)
   Destination:    FD1S3IX    D              cnt__i1  (to fastclk_c +)

   Delay:                  12.745ns  (21.0% logic, 79.0% route), 22 logic levels.

 Constraint Details:

     12.745ns data_path gap__i3 to cnt__i1 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 7.570ns

 Path Details: gap__i3 to cnt__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              gap__i3 (from fastclk_c)
Route         3   e 1.339                                  gap[3]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_2668_2
Route         1   e 0.020                                  n4641
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_4
Route         1   e 0.020                                  n4642
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_6
Route         1   e 0.020                                  n4643
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_8
Route         1   e 0.020                                  n4644
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_10
Route         1   e 0.020                                  n4645
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_12
Route         1   e 0.020                                  n4646
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_14
Route         1   e 0.020                                  n4647
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_16
Route         1   e 0.020                                  n4648
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_18
Route         1   e 0.020                                  n4649
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_20
Route         1   e 0.020                                  n4650
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_22
Route         1   e 0.020                                  n4651
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_24
Route         1   e 0.020                                  n4652
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_26
Route         1   e 0.020                                  n4653
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_28
Route         1   e 0.020                                  n4654
FCI_TO_F    ---     0.322            CIN to S[2]           add_2668_cout
Route         3   e 1.339                                  n1334
LUT4        ---     0.166              D to Z              i1_3_lut_4_lut_adj_99
Route         3   e 1.239                                  n6178
LUT4        ---     0.166              B to Z              i1_4_lut_adj_58
Route         3   e 1.239                                  n3885
LUT4        ---     0.166              D to Z              i1_4_lut_adj_110
Route         1   e 1.020                                  n5135
LUT4        ---     0.166              A to Z              i1_4_lut_adj_109
Route         1   e 1.020                                  n6290
LUT4        ---     0.166              B to Z              i4266_4_lut
Route        16   e 1.574                                  n16
LUT4        ---     0.166              B to Z              i1_2_lut_adj_57
Route         1   e 1.020                                  cnt_15__N_98[1]
                  --------
                   12.745  (21.0% logic, 79.0% route), 22 logic levels.


Error:  The following path violates requirements by 7.570ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             gap__i3  (from fastclk_c +)
   Destination:    FD1S3IX    D              cnt__i2  (to fastclk_c +)

   Delay:                  12.745ns  (21.0% logic, 79.0% route), 22 logic levels.

 Constraint Details:

     12.745ns data_path gap__i3 to cnt__i2 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 7.570ns

 Path Details: gap__i3 to cnt__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              gap__i3 (from fastclk_c)
Route         3   e 1.339                                  gap[3]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_2668_2
Route         1   e 0.020                                  n4641
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_4
Route         1   e 0.020                                  n4642
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_6
Route         1   e 0.020                                  n4643
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_8
Route         1   e 0.020                                  n4644
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_10
Route         1   e 0.020                                  n4645
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_12
Route         1   e 0.020                                  n4646
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_14
Route         1   e 0.020                                  n4647
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_16
Route         1   e 0.020                                  n4648
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_18
Route         1   e 0.020                                  n4649
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_20
Route         1   e 0.020                                  n4650
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_22
Route         1   e 0.020                                  n4651
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_24
Route         1   e 0.020                                  n4652
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_26
Route         1   e 0.020                                  n4653
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_28
Route         1   e 0.020                                  n4654
FCI_TO_F    ---     0.322            CIN to S[2]           add_2668_cout
Route         3   e 1.339                                  n1334
LUT4        ---     0.166              D to Z              i1_3_lut_4_lut_adj_99
Route         3   e 1.239                                  n6178
LUT4        ---     0.166              B to Z              i1_4_lut_adj_58
Route         3   e 1.239                                  n3885
LUT4        ---     0.166              D to Z              i1_4_lut_adj_110
Route         1   e 1.020                                  n5135
LUT4        ---     0.166              A to Z              i1_4_lut_adj_109
Route         1   e 1.020                                  n6290
LUT4        ---     0.166              B to Z              i4266_4_lut
Route        16   e 1.574                                  n16
LUT4        ---     0.166              B to Z              i1_2_lut_adj_56
Route         1   e 1.020                                  cnt_15__N_98[2]
                  --------
                   12.745  (21.0% logic, 79.0% route), 22 logic levels.


Error:  The following path violates requirements by 7.570ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             gap__i3  (from fastclk_c +)
   Destination:    FD1S3IX    D              cnt__i3  (to fastclk_c +)

   Delay:                  12.745ns  (21.0% logic, 79.0% route), 22 logic levels.

 Constraint Details:

     12.745ns data_path gap__i3 to cnt__i3 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 7.570ns

 Path Details: gap__i3 to cnt__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              gap__i3 (from fastclk_c)
Route         3   e 1.339                                  gap[3]
A1_TO_FCO   ---     0.329           A[2] to COUT           add_2668_2
Route         1   e 0.020                                  n4641
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_4
Route         1   e 0.020                                  n4642
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_6
Route         1   e 0.020                                  n4643
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_8
Route         1   e 0.020                                  n4644
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_10
Route         1   e 0.020                                  n4645
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_12
Route         1   e 0.020                                  n4646
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_14
Route         1   e 0.020                                  n4647
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_16
Route         1   e 0.020                                  n4648
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_18
Route         1   e 0.020                                  n4649
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_20
Route         1   e 0.020                                  n4650
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_22
Route         1   e 0.020                                  n4651
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_24
Route         1   e 0.020                                  n4652
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_26
Route         1   e 0.020                                  n4653
FCI_TO_FCO  ---     0.051            CIN to COUT           add_2668_28
Route         1   e 0.020                                  n4654
FCI_TO_F    ---     0.322            CIN to S[2]           add_2668_cout
Route         3   e 1.339                                  n1334
LUT4        ---     0.166              D to Z              i1_3_lut_4_lut_adj_99
Route         3   e 1.239                                  n6178
LUT4        ---     0.166              B to Z              i1_4_lut_adj_58
Route         3   e 1.239                                  n3885
LUT4        ---     0.166              D to Z              i1_4_lut_adj_110
Route         1   e 1.020                                  n5135
LUT4        ---     0.166              A to Z              i1_4_lut_adj_109
Route         1   e 1.020                                  n6290
LUT4        ---     0.166              B to Z              i4266_4_lut
Route        16   e 1.574                                  n16
LUT4        ---     0.166              B to Z              i1_2_lut_adj_51
Route         1   e 1.020                                  cnt_15__N_98[3]
                  --------
                   12.745  (21.0% logic, 79.0% route), 22 logic levels.

Warning: 12.570 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fastclk_c]               |     5.000 ns|    12.570 ns|    22 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n16                                     |      16|    1568|     90.53%
                                        |        |        |
n6290                                   |       1|    1568|     90.53%
                                        |        |        |
n5135                                   |       1|    1216|     70.21%
                                        |        |        |
n3885                                   |       3|     720|     41.57%
                                        |        |        |
n6178                                   |       3|     696|     40.18%
                                        |        |        |
n1334                                   |       3|     592|     34.18%
                                        |        |        |
n4654                                   |       1|     592|     34.18%
                                        |        |        |
n4653                                   |       1|     556|     32.10%
                                        |        |        |
n4652                                   |       1|     520|     30.02%
                                        |        |        |
n2145                                   |       9|     504|     29.10%
                                        |        |        |
n13                                     |       4|     496|     28.64%
                                        |        |        |
n4640                                   |       1|     488|     28.18%
                                        |        |        |
n4651                                   |       1|     484|     27.94%
                                        |        |        |
n4639                                   |       1|     456|     26.33%
                                        |        |        |
n4650                                   |       1|     448|     25.87%
                                        |        |        |
n4638                                   |       1|     424|     24.48%
                                        |        |        |
n4649                                   |       1|     408|     23.56%
                                        |        |        |
n4637                                   |       1|     392|     22.63%
                                        |        |        |
n4648                                   |       1|     368|     21.25%
                                        |        |        |
n4636                                   |       1|     360|     20.79%
                                        |        |        |
n4635                                   |       1|     328|     18.94%
                                        |        |        |
n4647                                   |       1|     326|     18.82%
                                        |        |        |
n4634                                   |       1|     296|     17.09%
                                        |        |        |
n4646                                   |       1|     284|     16.40%
                                        |        |        |
n4633                                   |       1|     264|     15.24%
                                        |        |        |
n1339                                   |       7|     256|     14.78%
                                        |        |        |
n5662                                   |       1|     256|     14.78%
                                        |        |        |
n4645                                   |       1|     242|     13.97%
                                        |        |        |
n4632                                   |       1|     232|     13.39%
                                        |        |        |
n15                                     |      18|     200|     11.55%
                                        |        |        |
n4631                                   |       1|     200|     11.55%
                                        |        |        |
n4644                                   |       1|     198|     11.43%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 1732  Score: 10395216

Constraints cover  11331 paths, 463 nets, and 1278 connections (99.5% coverage)


Peak memory: 107761664 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
