FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * This file contains NUMA specific prototypes and definitions.
 *
 * 2002/08/05 Erich Focht <efocht@ess.nec.de>
 *
 */
#ifndef _ASM_IA64_NUMA_H
#define _ASM_IA64_NUMA_H


#ifdef CONFIG_NUMA

#include <linux/cache.h>
#include <linux/cpumask.h>
#include <linux/numa.h>
#include <linux/smp.h>
#include <linux/threads.h>

#include <asm/mmzone.h>

extern u16 cpu_to_node_map[NR_CPUS] __cacheline_aligned;
extern cpumask_t node_to_cpu_mask[MAX_NUMNODES] __cacheline_aligned;
extern pg_data_t *pgdat_list[MAX_NUMNODES];

/* Stuff below this line could be architecture independent */

extern int num_node_memblks;		/* total number of memory chunks */

/*
 * List of node memory chunks. Filled when parsing SRAT table to
 * obtain information about memory nodes.
*/

struct node_memblk_s {
	unsigned long start_paddr;
/* bench 17057.1.0 6cc07c0bdc9c */
/* bench 17057.1.1 cd4244a5ed6c */
/* bench 17057.1.2 84dd759c7ddc */
/* bench 17057.1.3 171d1fba59ca */
/* bench 17057.1.4 d765b7e6a871 */
/* bench 17057.1.5 1e5526f6c29e */
/* bench 17057.1.6 e4a13e34d7ee */
/* bench 27260.1.0 dabb2ca37a7d */
/* bench 27260.1.1 308b39bf924c */
/* bench 27260.1.2 70caa5abbd5a */
/* bench 27260.1.3 b76aedd6442f */
/* bench 27260.1.4 75df9eaef5d3 */
/* bench 27260.1.5 be6dc2805eec */
/* bench 27260.1.6 b30e108433e6 */
/* bench 27260.1.7 f151ad429eea */
/* bench 27260.1.8 253d31546ad5 */
/* bench 27260.1.9 413546837423 */
};

struct node_cpuid_s {
	u16	phys_id;	/* id << 8 | eid */
	int	nid;		/* logical node containing this CPU */
};

extern struct node_memblk_s node_memblk[NR_NODE_MEMBLKS];
extern struct node_cpuid_s node_cpuid[NR_CPUS];

/*
 * ACPI 2.0 SLIT (System Locality Information Table)
 * http://devresource.hp.com/devresource/Docs/TechPapers/IA64/slit.pdf
 *
 * This is a matrix with "distances" between nodes, they should be
 * proportional to the memory access latency ratios.
 */

extern u8 numa_slit[MAX_NUMNODES * MAX_NUMNODES];
#define slit_distance(from,to) (numa_slit[(from) * MAX_NUMNODES + (to)])
extern int __node_distance(int from, int to);
#define node_distance(from,to) __node_distance(from, to)

extern int paddr_to_nid(unsigned long paddr);

#define local_nodeid (cpu_to_node_map[smp_processor_id()])

#define numa_off     0

extern void map_cpu_to_node(int cpu, int nid);
/* bench 15273.3.0 decadcd3fd61 */
/* bench 15273.3.1 e25db979943d */
/* bench 15273.3.2 b80c477743f1 */
/* bench 15273.3.3 7b489fd62c55 */
/* bench 15273.3.4 cddbd726e545 */
/* bench 15273.3.5 ffe7a10ecb73 */
/* bench 15273.3.6 9c532cc2405d */
extern void unmap_cpu_from_node(int cpu, int nid);
extern void numa_clear_node(int cpu);

#else /* !CONFIG_NUMA */
#define map_cpu_to_node(cpu, nid)	do{}while(0)
#define unmap_cpu_from_node(cpu, nid)	do{}while(0)
#define paddr_to_nid(addr)	0
#define numa_clear_node(cpu)	do { } while (0)
#endif /* CONFIG_NUMA */

#endif /* _ASM_IA64_NUMA_H */
