Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Oct 01 14:03:27 2016
| Host         : DESKTOP-4Q1GBRI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab1_timing_summary_routed.rpt -rpx lab1_timing_summary_routed.rpx
| Design       : lab1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_div_reg/C (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: vga_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 361 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.505        0.000                      0                   37        0.243        0.000                      0                   37        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.505        0.000                      0                   37        0.243        0.000                      0                   37        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 1.326ns (29.828%)  route 3.119ns (70.172%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.894     6.624    cycle_count[16]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.327     6.951 r  cycle_count[23]_i_12/O
                         net (fo=1, routed)           0.499     7.449    cycle_count[23]_i_12_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.332     7.781 r  cycle_count[23]_i_9/O
                         net (fo=1, routed)           0.791     8.572    cycle_count[23]_i_9_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.696 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.936     9.633    cycle_count[23]_i_3_n_0
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.124     9.757 r  cycle_count[10]_i_1/O
                         net (fo=1, routed)           0.000     9.757    cycle_count[10]_i_1_n_0
    SLICE_X4Y103         FDCE                                         r  cycle_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  cycle_count_reg[10]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y103         FDCE (Setup_fdce_C_D)        0.029    15.262    cycle_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.326ns (29.877%)  route 3.112ns (70.123%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.894     6.624    cycle_count[16]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.327     6.951 r  cycle_count[23]_i_12/O
                         net (fo=1, routed)           0.499     7.449    cycle_count[23]_i_12_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.332     7.781 r  cycle_count[23]_i_9/O
                         net (fo=1, routed)           0.791     8.572    cycle_count[23]_i_9_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.696 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.929     9.626    cycle_count[23]_i_3_n_0
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.124     9.750 r  cycle_count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.750    cycle_count[21]_i_1_n_0
    SLICE_X4Y103         FDCE                                         r  cycle_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  cycle_count_reg[21]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y103         FDCE (Setup_fdce_C_D)        0.031    15.264    cycle_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.354ns (30.267%)  route 3.119ns (69.733%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.894     6.624    cycle_count[16]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.327     6.951 r  cycle_count[23]_i_12/O
                         net (fo=1, routed)           0.499     7.449    cycle_count[23]_i_12_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.332     7.781 r  cycle_count[23]_i_9/O
                         net (fo=1, routed)           0.791     8.572    cycle_count[23]_i_9_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.696 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.936     9.633    cycle_count[23]_i_3_n_0
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.152     9.785 r  cycle_count[4]_i_1/O
                         net (fo=1, routed)           0.000     9.785    cycle_count[4]_i_1_n_0
    SLICE_X4Y103         FDCE                                         r  cycle_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  cycle_count_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y103         FDCE (Setup_fdce_C_D)        0.075    15.308    cycle_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.354ns (30.316%)  route 3.112ns (69.684%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.894     6.624    cycle_count[16]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.327     6.951 r  cycle_count[23]_i_12/O
                         net (fo=1, routed)           0.499     7.449    cycle_count[23]_i_12_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.332     7.781 r  cycle_count[23]_i_9/O
                         net (fo=1, routed)           0.791     8.572    cycle_count[23]_i_9_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.696 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.929     9.626    cycle_count[23]_i_3_n_0
    SLICE_X4Y103         LUT2 (Prop_lut2_I1_O)        0.152     9.778 r  cycle_count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.778    cycle_count[8]_i_1_n_0
    SLICE_X4Y103         FDCE                                         r  cycle_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y103         FDCE                                         r  cycle_count_reg[8]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X4Y103         FDCE (Setup_fdce_C_D)        0.075    15.308    cycle_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.326ns (30.295%)  route 3.051ns (69.705%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.894     6.624    cycle_count[16]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.327     6.951 r  cycle_count[23]_i_12/O
                         net (fo=1, routed)           0.499     7.449    cycle_count[23]_i_12_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.332     7.781 r  cycle_count[23]_i_9/O
                         net (fo=1, routed)           0.791     8.572    cycle_count[23]_i_9_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.696 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.868     9.564    cycle_count[23]_i_3_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.688 r  cycle_count[13]_i_1/O
                         net (fo=1, routed)           0.000     9.688    cycle_count[13]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[13]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y104         FDCE (Setup_fdce_C_D)        0.029    15.305    cycle_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.326ns (30.579%)  route 3.010ns (69.421%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.894     6.624    cycle_count[16]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.327     6.951 r  cycle_count[23]_i_12/O
                         net (fo=1, routed)           0.499     7.449    cycle_count[23]_i_12_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.332     7.781 r  cycle_count[23]_i_9/O
                         net (fo=1, routed)           0.791     8.572    cycle_count[23]_i_9_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.696 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.827     9.524    cycle_count[23]_i_3_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.124     9.648 r  cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.648    cycle_count[1]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  cycle_count_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y102         FDCE (Setup_fdce_C_D)        0.029    15.281    cycle_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.354ns (30.738%)  route 3.051ns (69.262%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.894     6.624    cycle_count[16]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.327     6.951 r  cycle_count[23]_i_12/O
                         net (fo=1, routed)           0.499     7.449    cycle_count[23]_i_12_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.332     7.781 r  cycle_count[23]_i_9/O
                         net (fo=1, routed)           0.791     8.572    cycle_count[23]_i_9_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.696 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.868     9.564    cycle_count[23]_i_3_n_0
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.152     9.716 r  cycle_count[16]_i_1/O
                         net (fo=1, routed)           0.000     9.716    cycle_count[16]_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X1Y104         FDCE (Setup_fdce_C_D)        0.075    15.351    cycle_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.320ns (30.483%)  route 3.010ns (69.517%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.894     6.624    cycle_count[16]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.327     6.951 r  cycle_count[23]_i_12/O
                         net (fo=1, routed)           0.499     7.449    cycle_count[23]_i_12_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.332     7.781 r  cycle_count[23]_i_9/O
                         net (fo=1, routed)           0.791     8.572    cycle_count[23]_i_9_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.696 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.827     9.524    cycle_count[23]_i_3_n_0
    SLICE_X3Y102         LUT2 (Prop_lut2_I1_O)        0.118     9.642 r  cycle_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.642    cycle_count[2]_i_1_n_0
    SLICE_X3Y102         FDCE                                         r  cycle_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.012    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  cycle_count_reg[2]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y102         FDCE (Setup_fdce_C_D)        0.075    15.327    cycle_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.326ns (31.230%)  route 2.920ns (68.770%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.894     6.624    cycle_count[16]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.327     6.951 r  cycle_count[23]_i_12/O
                         net (fo=1, routed)           0.499     7.449    cycle_count[23]_i_12_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.332     7.781 r  cycle_count[23]_i_9/O
                         net (fo=1, routed)           0.791     8.572    cycle_count[23]_i_9_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.696 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.737     9.433    cycle_count[23]_i_3_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.557 r  cycle_count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.557    cycle_count[14]_i_1_n_0
    SLICE_X3Y104         FDCE                                         r  cycle_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  cycle_count_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y104         FDCE (Setup_fdce_C_D)        0.031    15.282    cycle_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.326ns (31.245%)  route 2.918ns (68.755%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.894     6.624    cycle_count[16]
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.327     6.951 r  cycle_count[23]_i_12/O
                         net (fo=1, routed)           0.499     7.449    cycle_count[23]_i_12_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.332     7.781 r  cycle_count[23]_i_9/O
                         net (fo=1, routed)           0.791     8.572    cycle_count[23]_i_9_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124     8.696 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.735     9.431    cycle_count[23]_i_3_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.124     9.555 r  cycle_count[12]_i_1/O
                         net (fo=1, routed)           0.000     9.555    cycle_count[12]_i_1_n_0
    SLICE_X3Y104         FDCE                                         r  cycle_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.011    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  cycle_count_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y104         FDCE (Setup_fdce_C_D)        0.029    15.280    cycle_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 B_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (67.878%)  route 0.107ns (32.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  B_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  B_STATE_reg[10]/Q
                         net (fo=5, routed)           0.107     1.752    B_STATE[10]
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.099     1.851 r  B_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    B_STATE[0]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  B_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  B_STATE_reg[0]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.091     1.607    B_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.227ns (64.658%)  route 0.124ns (35.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  count_reg[0]/Q
                         net (fo=7, routed)           0.124     1.769    LED_OBUF[0]
    SLICE_X0Y108         LUT6 (Prop_lut6_I4_O)        0.099     1.868 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    count[1]_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[1]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092     1.608    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.227ns (64.474%)  route 0.125ns (35.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  count_reg[0]/Q
                         net (fo=7, routed)           0.125     1.770    LED_OBUF[0]
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.099     1.869 r  count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.869    count[3]_i_2_n_0
    SLICE_X0Y108         FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.091     1.607    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  clk_div_reg/Q
                         net (fo=2, routed)           0.168     1.793    clk_div
    SLICE_X53Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.838 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.838    p_1_in
    SLICE_X53Y96         FDCE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    CLK100MHZ_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  clk_div_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  cycle_count_reg[0]/Q
                         net (fo=5, routed)           0.168     1.827    cycle_count[0]
    SLICE_X3Y105         LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  cycle_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    cycle_count[0]_i_1_n_0
    SLICE_X3Y105         FDCE                                         r  cycle_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y105         FDCE                                         r  cycle_count_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y105         FDCE (Hold_fdce_C_D)         0.091     1.608    cycle_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  index_reg[1]/Q
                         net (fo=6, routed)           0.185     1.843    index_reg_n_0_[1]
    SLICE_X0Y103         LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.888    index[1]_i_1_n_0
    SLICE_X0Y103         FDCE                                         r  index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDCE                                         r  index_reg[1]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDCE (Hold_fdce_C_D)         0.091     1.608    index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.227ns (51.936%)  route 0.210ns (48.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.128     1.644 r  count_reg[0]/Q
                         net (fo=7, routed)           0.210     1.855    LED_OBUF[0]
    SLICE_X0Y108         LUT5 (Prop_lut5_I3_O)        0.099     1.954 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.954    count[2]_i_1_n_0
    SLICE_X0Y108         FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  count_reg[2]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092     1.608    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 B_STATE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_STATE_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.509%)  route 0.243ns (65.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  B_STATE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  B_STATE_reg[10]/Q
                         net (fo=5, routed)           0.243     1.887    B_STATE[10]
    SLICE_X0Y109         FDRE                                         r  B_STATE_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  B_STATE_reg[10]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.021     1.537    B_STATE_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.213%)  route 0.358ns (65.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  index_reg[0]/Q
                         net (fo=6, routed)           0.358     2.016    index_reg_n_0_[0]
    SLICE_X1Y103         LUT6 (Prop_lut6_I5_O)        0.045     2.061 r  index[0]_i_1/O
                         net (fo=1, routed)           0.000     2.061    index[0]_i_1_n_0
    SLICE_X1Y103         FDCE                                         r  index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  index_reg[0]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.092     1.609    index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 cycle_count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.278ns (45.144%)  route 0.338ns (54.856%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  cycle_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.128     1.645 f  cycle_count_reg[16]/Q
                         net (fo=6, routed)           0.186     1.831    cycle_count[16]
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.099     1.930 f  cycle_count[23]_i_3/O
                         net (fo=24, routed)          0.152     2.082    cycle_count[23]_i_3_n_0
    SLICE_X3Y104         LUT2 (Prop_lut2_I1_O)        0.051     2.133 r  cycle_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.133    cycle_count[6]_i_1_n_0
    SLICE_X3Y104         FDCE                                         r  cycle_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  cycle_count_reg[6]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y104         FDCE (Hold_fdce_C_D)         0.107     1.640    cycle_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    B_STATE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    B_STATE_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    cycle_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103    cycle_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    cycle_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    cycle_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y104    cycle_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    cycle_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    cycle_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    cycle_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    cycle_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    cycle_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    cycle_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    cycle_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    B_STATE_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    B_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    B_STATE_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    B_STATE_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    cycle_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    cycle_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103    cycle_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y105    cycle_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    cycle_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y104    cycle_count_reg[13]/C



