

================================================================
== Vitis HLS Report for 'RFIFilter_0_2048_ap_int_16_Pipeline_loop_1'
================================================================
* Date:           Tue Jul 25 02:51:35 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.639 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V_21 = alloca i32 1"   --->   Operation 6 'alloca' 'i_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv_i20_i_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i20_i_i"   --->   Operation 7 'read' 'conv_i20_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln1558_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %select_ln1558"   --->   Operation 8 'read' 'select_ln1558_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_i_i46_i_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %sub_i_i46_i_i"   --->   Operation 9 'read' 'sub_i_i46_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i_V_21"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_V = load i12 %i_V_21"   --->   Operation 12 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.99ns)   --->   "%icmp_ln1072 = icmp_eq  i12 %i_V, i12 2048"   --->   Operation 14 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%i_V_24 = add i12 %i_V, i12 1"   --->   Operation 16 'add' 'i_V_24' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln1072, void %.split6.i_ifconv, void %.lr.ph.i185.i.preheader.exitStub" [../include/rfiFilter.hpp:21]   --->   Operation 17 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i12 %i_V"   --->   Operation 18 'zext' 'zext_ln587' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%RRi_V_addr = getelementptr i16 %RRi_V, i64 0, i64 %zext_ln587"   --->   Operation 19 'getelementptr' 'RRi_V_addr' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%RRi_V_load = load i11 %RRi_V_addr"   --->   Operation 20 'load' 'RRi_V_load' <Predicate = (!icmp_ln1072)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln885 = store i12 %i_V_24, i12 %i_V_21"   --->   Operation 21 'store' 'store_ln885' <Predicate = (!icmp_ln1072)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.63>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%RRi_V_load = load i11 %RRi_V_addr"   --->   Operation 22 'load' 'RRi_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1072 = sext i16 %RRi_V_load"   --->   Operation 23 'sext' 'sext_ln1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %RRi_V_load, i32 15"   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.43ns)   --->   "%icmp_ln1072_2 = icmp_slt  i17 %sext_ln1072, i17 %sub_i_i46_i_i_read"   --->   Operation 25 'icmp' 'icmp_ln1072_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln22)   --->   "%and_ln22 = and i1 %tmp, i1 %icmp_ln1072_2" [../include/rfiFilter.hpp:22]   --->   Operation 26 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.42ns)   --->   "%icmp_ln1080 = icmp_sgt  i16 %RRi_V_load, i16 0"   --->   Operation 27 'icmp' 'icmp_ln1080' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.42ns)   --->   "%icmp_ln1080_1 = icmp_sgt  i16 %RRi_V_load, i16 %select_ln1558_read"   --->   Operation 28 'icmp' 'icmp_ln1080_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node threshold_V)   --->   "%and_ln24 = and i1 %icmp_ln1080, i1 %icmp_ln1080_1" [../include/rfiFilter.hpp:24]   --->   Operation 29 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns) (out node of the LUT)   --->   "%threshold_V = select i1 %and_ln24, i16 %select_ln1558_read, i16 %RRi_V_load" [../include/rfiFilter.hpp:24]   --->   Operation 30 'select' 'threshold_V' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln22 = select i1 %and_ln22, i16 %conv_i20_i_i_read, i16 %threshold_V" [../include/rfiFilter.hpp:22]   --->   Operation 31 'select' 'select_ln22' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../include/rfiFilter.hpp:21]   --->   Operation 32 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%RRo_V_addr = getelementptr i16 %RRo_V, i64 0, i64 %zext_ln587" [../include/rfiFilter.hpp:23]   --->   Operation 33 'getelementptr' 'RRo_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln23 = store i16 %select_ln22, i11 %RRo_V_addr" [../include/rfiFilter.hpp:23]   --->   Operation 34 'store' 'store_ln23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('i.V') [6]  (0 ns)
	'load' operation ('i.V') on local variable 'i.V' [13]  (0 ns)
	'getelementptr' operation ('RRi_V_addr') [22]  (0 ns)
	'load' operation ('RRi_V_load') on array 'RRi_V' [23]  (3.25 ns)
	blocking operation 0.324 ns on control path)

 <State 2>: 7.64ns
The critical path consists of the following:
	'load' operation ('RRi_V_load') on array 'RRi_V' [23]  (3.25 ns)
	'icmp' operation ('icmp_ln1080') [29]  (2.43 ns)
	'and' operation ('and_ln24', ../include/rfiFilter.hpp:24) [31]  (0 ns)
	'select' operation ('threshold.V', ../include/rfiFilter.hpp:24) [32]  (0.978 ns)
	'select' operation ('select_ln22', ../include/rfiFilter.hpp:22) [33]  (0.978 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('RRo_V_addr', ../include/rfiFilter.hpp:23) [28]  (0 ns)
	'store' operation ('store_ln23', ../include/rfiFilter.hpp:23) of variable 'select_ln22', ../include/rfiFilter.hpp:22 on array 'RRo_V' [34]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
