============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 14:51:44 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.312922s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (47.6%)

RUN-1004 : used memory is 265 MB, reserved memory is 242 MB, peak memory is 270 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83163451752448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 70 trigger nets, 70 data nets.
KIT-1004 : Chipwatcher code = 0001000000111011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=202) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=202) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=202)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=202)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13354/40 useful/useless nets, 11037/26 useful/useless insts
SYN-1016 : Merged 51 instances.
SYN-1032 : 12864/12 useful/useless nets, 11633/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12848/16 useful/useless nets, 11621/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 12363/60 useful/useless nets, 11136/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.125134s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (69.4%)

RUN-1004 : used memory is 278 MB, reserved memory is 251 MB, peak memory is 280 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 64 instances.
SYN-2501 : Optimize round 1, 130 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 13012/2 useful/useless nets, 11792/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 53155, tnet num: 13012, tinst num: 11791, tnode num: 64893, tedge num: 85757.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 330 (3.31), #lev = 7 (1.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 330 (3.31), #lev = 7 (1.67)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 771 instances into 330 LUTs, name keeping = 72%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 576 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.969995s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (60.3%)

RUN-1004 : used memory is 297 MB, reserved memory is 281 MB, peak memory is 416 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.222619s wall, 1.937500s user + 0.062500s system = 2.000000s CPU (62.1%)

RUN-1004 : used memory is 298 MB, reserved memory is 282 MB, peak memory is 416 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (419 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10669 instances
RUN-0007 : 6353 luts, 3362 seqs, 540 mslices, 273 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11901 nets
RUN-1001 : 6966 nets have 2 pins
RUN-1001 : 3623 nets have [3 - 5] pins
RUN-1001 : 788 nets have [6 - 10] pins
RUN-1001 : 301 nets have [11 - 20] pins
RUN-1001 : 207 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1431     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     932     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  57   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 77
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10667 instances, 6353 luts, 3362 seqs, 813 slices, 152 macros(813 instances: 540 mslices 273 lslices)
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50718, tnet num: 11899, tinst num: 10667, tnode num: 62040, tedge num: 82958.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.989267s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (60.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.76416e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10667.
PHY-3001 : Level 1 #clusters 1523.
PHY-3001 : End clustering;  0.082380s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 883654, overlap = 310.5
PHY-3002 : Step(2): len = 758769, overlap = 362.5
PHY-3002 : Step(3): len = 556320, overlap = 451.406
PHY-3002 : Step(4): len = 494174, overlap = 474.562
PHY-3002 : Step(5): len = 389968, overlap = 529.625
PHY-3002 : Step(6): len = 345809, overlap = 612.156
PHY-3002 : Step(7): len = 282543, overlap = 679.375
PHY-3002 : Step(8): len = 251405, overlap = 684.562
PHY-3002 : Step(9): len = 215613, overlap = 726.188
PHY-3002 : Step(10): len = 197728, overlap = 749.719
PHY-3002 : Step(11): len = 174401, overlap = 770
PHY-3002 : Step(12): len = 166558, overlap = 784.219
PHY-3002 : Step(13): len = 153264, overlap = 827.312
PHY-3002 : Step(14): len = 147581, overlap = 854.125
PHY-3002 : Step(15): len = 133191, overlap = 882.844
PHY-3002 : Step(16): len = 130858, overlap = 886.656
PHY-3002 : Step(17): len = 117784, overlap = 912.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.5605e-06
PHY-3002 : Step(18): len = 125094, overlap = 889.969
PHY-3002 : Step(19): len = 151859, overlap = 848.875
PHY-3002 : Step(20): len = 168980, overlap = 752.344
PHY-3002 : Step(21): len = 185384, overlap = 722.344
PHY-3002 : Step(22): len = 185403, overlap = 691.5
PHY-3002 : Step(23): len = 185741, overlap = 673.469
PHY-3002 : Step(24): len = 182837, overlap = 682.094
PHY-3002 : Step(25): len = 180754, overlap = 677.312
PHY-3002 : Step(26): len = 178063, overlap = 646.938
PHY-3002 : Step(27): len = 176026, overlap = 647.656
PHY-3002 : Step(28): len = 174395, overlap = 676.375
PHY-3002 : Step(29): len = 171776, overlap = 695.938
PHY-3002 : Step(30): len = 170748, overlap = 692.344
PHY-3002 : Step(31): len = 169342, overlap = 678.906
PHY-3002 : Step(32): len = 168542, overlap = 675.125
PHY-3002 : Step(33): len = 166971, overlap = 673.375
PHY-3002 : Step(34): len = 166253, overlap = 686.25
PHY-3002 : Step(35): len = 166076, overlap = 674.844
PHY-3002 : Step(36): len = 165774, overlap = 681.406
PHY-3002 : Step(37): len = 164994, overlap = 706.219
PHY-3002 : Step(38): len = 164910, overlap = 717.406
PHY-3002 : Step(39): len = 164714, overlap = 715.031
PHY-3002 : Step(40): len = 164228, overlap = 692.469
PHY-3002 : Step(41): len = 163430, overlap = 696.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.12099e-06
PHY-3002 : Step(42): len = 170462, overlap = 658.562
PHY-3002 : Step(43): len = 180529, overlap = 642.594
PHY-3002 : Step(44): len = 184825, overlap = 600.844
PHY-3002 : Step(45): len = 187266, overlap = 573.469
PHY-3002 : Step(46): len = 187456, overlap = 560.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.24199e-06
PHY-3002 : Step(47): len = 199890, overlap = 536.844
PHY-3002 : Step(48): len = 218371, overlap = 507.375
PHY-3002 : Step(49): len = 226648, overlap = 480.125
PHY-3002 : Step(50): len = 228319, overlap = 464.688
PHY-3002 : Step(51): len = 227492, overlap = 455.25
PHY-3002 : Step(52): len = 226944, overlap = 467
PHY-3002 : Step(53): len = 226089, overlap = 472.469
PHY-3002 : Step(54): len = 225028, overlap = 474.125
PHY-3002 : Step(55): len = 224465, overlap = 479.656
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.2484e-05
PHY-3002 : Step(56): len = 236380, overlap = 463.531
PHY-3002 : Step(57): len = 250232, overlap = 408.344
PHY-3002 : Step(58): len = 257986, overlap = 363.031
PHY-3002 : Step(59): len = 263339, overlap = 350.906
PHY-3002 : Step(60): len = 267051, overlap = 349.031
PHY-3002 : Step(61): len = 270040, overlap = 347.594
PHY-3002 : Step(62): len = 269025, overlap = 356.219
PHY-3002 : Step(63): len = 269199, overlap = 352.844
PHY-3002 : Step(64): len = 268501, overlap = 364.062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.4968e-05
PHY-3002 : Step(65): len = 282402, overlap = 323.656
PHY-3002 : Step(66): len = 295899, overlap = 324.406
PHY-3002 : Step(67): len = 300661, overlap = 284.625
PHY-3002 : Step(68): len = 304936, overlap = 289.562
PHY-3002 : Step(69): len = 308290, overlap = 309.969
PHY-3002 : Step(70): len = 310671, overlap = 302.438
PHY-3002 : Step(71): len = 309751, overlap = 308.344
PHY-3002 : Step(72): len = 310336, overlap = 303.906
PHY-3002 : Step(73): len = 311184, overlap = 290.031
PHY-3002 : Step(74): len = 312246, overlap = 282.875
PHY-3002 : Step(75): len = 311115, overlap = 267.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.99359e-05
PHY-3002 : Step(76): len = 324806, overlap = 264.25
PHY-3002 : Step(77): len = 338138, overlap = 249
PHY-3002 : Step(78): len = 342152, overlap = 219.844
PHY-3002 : Step(79): len = 345964, overlap = 210.562
PHY-3002 : Step(80): len = 349788, overlap = 210.469
PHY-3002 : Step(81): len = 353293, overlap = 202.938
PHY-3002 : Step(82): len = 351289, overlap = 190.844
PHY-3002 : Step(83): len = 351979, overlap = 189.406
PHY-3002 : Step(84): len = 353016, overlap = 191.375
PHY-3002 : Step(85): len = 353985, overlap = 178.531
PHY-3002 : Step(86): len = 352113, overlap = 179.281
PHY-3002 : Step(87): len = 352231, overlap = 174.25
PHY-3002 : Step(88): len = 352171, overlap = 171.469
PHY-3002 : Step(89): len = 352329, overlap = 171.469
PHY-3002 : Step(90): len = 351081, overlap = 173.094
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.98718e-05
PHY-3002 : Step(91): len = 364202, overlap = 171.469
PHY-3002 : Step(92): len = 374671, overlap = 169.781
PHY-3002 : Step(93): len = 376413, overlap = 154.219
PHY-3002 : Step(94): len = 378139, overlap = 151.156
PHY-3002 : Step(95): len = 380693, overlap = 146.844
PHY-3002 : Step(96): len = 382480, overlap = 135.938
PHY-3002 : Step(97): len = 382994, overlap = 130.281
PHY-3002 : Step(98): len = 383925, overlap = 134.25
PHY-3002 : Step(99): len = 384798, overlap = 137.156
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000199744
PHY-3002 : Step(100): len = 396089, overlap = 119.75
PHY-3002 : Step(101): len = 404152, overlap = 120.812
PHY-3002 : Step(102): len = 405796, overlap = 105.281
PHY-3002 : Step(103): len = 408605, overlap = 108.906
PHY-3002 : Step(104): len = 413317, overlap = 114.688
PHY-3002 : Step(105): len = 417403, overlap = 110.438
PHY-3002 : Step(106): len = 416485, overlap = 106.625
PHY-3002 : Step(107): len = 416530, overlap = 103.156
PHY-3002 : Step(108): len = 418060, overlap = 97.2812
PHY-3002 : Step(109): len = 419439, overlap = 90.5625
PHY-3002 : Step(110): len = 418812, overlap = 95.5938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000391058
PHY-3002 : Step(111): len = 425466, overlap = 97.0312
PHY-3002 : Step(112): len = 430211, overlap = 96.2188
PHY-3002 : Step(113): len = 430650, overlap = 91.625
PHY-3002 : Step(114): len = 431853, overlap = 88.9688
PHY-3002 : Step(115): len = 435421, overlap = 85.6562
PHY-3002 : Step(116): len = 438271, overlap = 92.8438
PHY-3002 : Step(117): len = 437388, overlap = 90.625
PHY-3002 : Step(118): len = 437670, overlap = 93.625
PHY-3002 : Step(119): len = 439373, overlap = 99
PHY-3002 : Step(120): len = 439956, overlap = 102.25
PHY-3002 : Step(121): len = 438966, overlap = 96.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00071704
PHY-3002 : Step(122): len = 442998, overlap = 98.5
PHY-3002 : Step(123): len = 446574, overlap = 94.75
PHY-3002 : Step(124): len = 447169, overlap = 92.25
PHY-3002 : Step(125): len = 448281, overlap = 89.6875
PHY-3002 : Step(126): len = 450904, overlap = 89.4062
PHY-3002 : Step(127): len = 453172, overlap = 89.6562
PHY-3002 : Step(128): len = 452620, overlap = 88.4375
PHY-3002 : Step(129): len = 452620, overlap = 90.4375
PHY-3002 : Step(130): len = 453773, overlap = 90.8125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00139497
PHY-3002 : Step(131): len = 456677, overlap = 88.625
PHY-3002 : Step(132): len = 460919, overlap = 84.6562
PHY-3002 : Step(133): len = 462556, overlap = 84.8125
PHY-3002 : Step(134): len = 464694, overlap = 79.4375
PHY-3002 : Step(135): len = 466704, overlap = 79.75
PHY-3002 : Step(136): len = 469266, overlap = 83.3125
PHY-3002 : Step(137): len = 470684, overlap = 94.25
PHY-3002 : Step(138): len = 471205, overlap = 87.875
PHY-3002 : Step(139): len = 472606, overlap = 84.9375
PHY-3002 : Step(140): len = 473956, overlap = 84.875
PHY-3002 : Step(141): len = 474204, overlap = 81.5938
PHY-3002 : Step(142): len = 475340, overlap = 82.8438
PHY-3002 : Step(143): len = 476468, overlap = 77.8125
PHY-3002 : Step(144): len = 477384, overlap = 81.125
PHY-3002 : Step(145): len = 477868, overlap = 83.9062
PHY-3002 : Step(146): len = 478936, overlap = 86.25
PHY-3002 : Step(147): len = 479647, overlap = 88.7812
PHY-3002 : Step(148): len = 480651, overlap = 88.3125
PHY-3002 : Step(149): len = 481017, overlap = 85.5
PHY-3002 : Step(150): len = 481462, overlap = 85.5
PHY-3002 : Step(151): len = 481670, overlap = 86.7812
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00235547
PHY-3002 : Step(152): len = 482713, overlap = 84.5312
PHY-3002 : Step(153): len = 483607, overlap = 84.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022000s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11901.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 613728, over cnt = 1368(3%), over = 7490, worst = 43
PHY-1001 : End global iterations;  0.352287s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (26.6%)

PHY-1001 : Congestion index: top1 = 84.59, top5 = 63.19, top10 = 52.46, top15 = 46.09.
PHY-3001 : End congestion estimation;  0.474119s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (39.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.402084s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (54.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160152
PHY-3002 : Step(154): len = 518803, overlap = 39.0625
PHY-3002 : Step(155): len = 521990, overlap = 35.0625
PHY-3002 : Step(156): len = 518721, overlap = 35.4062
PHY-3002 : Step(157): len = 516044, overlap = 32.9688
PHY-3002 : Step(158): len = 518410, overlap = 32.2812
PHY-3002 : Step(159): len = 518171, overlap = 31.625
PHY-3002 : Step(160): len = 515756, overlap = 31.3125
PHY-3002 : Step(161): len = 514565, overlap = 30.5938
PHY-3002 : Step(162): len = 514467, overlap = 28.7812
PHY-3002 : Step(163): len = 510982, overlap = 26.0312
PHY-3002 : Step(164): len = 507335, overlap = 28.5625
PHY-3002 : Step(165): len = 504819, overlap = 27.7812
PHY-3002 : Step(166): len = 502486, overlap = 25.6562
PHY-3002 : Step(167): len = 499494, overlap = 27.1562
PHY-3002 : Step(168): len = 497563, overlap = 27.4062
PHY-3002 : Step(169): len = 494526, overlap = 29.0625
PHY-3002 : Step(170): len = 492753, overlap = 29
PHY-3002 : Step(171): len = 491992, overlap = 27.3438
PHY-3002 : Step(172): len = 490467, overlap = 26.6562
PHY-3002 : Step(173): len = 488911, overlap = 26.8125
PHY-3002 : Step(174): len = 488404, overlap = 26.8438
PHY-3002 : Step(175): len = 487427, overlap = 29.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000320303
PHY-3002 : Step(176): len = 488584, overlap = 27.3438
PHY-3002 : Step(177): len = 493667, overlap = 21.7188
PHY-3002 : Step(178): len = 494759, overlap = 21.6875
PHY-3002 : Step(179): len = 495705, overlap = 19.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000640606
PHY-3002 : Step(180): len = 500048, overlap = 17.375
PHY-3002 : Step(181): len = 510797, overlap = 14.875
PHY-3002 : Step(182): len = 511000, overlap = 12.8125
PHY-3002 : Step(183): len = 512701, overlap = 10.7188
PHY-3002 : Step(184): len = 514411, overlap = 11.7188
PHY-3002 : Step(185): len = 515651, overlap = 13.5
PHY-3002 : Step(186): len = 517040, overlap = 13.0938
PHY-3002 : Step(187): len = 518445, overlap = 11.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00128121
PHY-3002 : Step(188): len = 522054, overlap = 10.5625
PHY-3002 : Step(189): len = 529309, overlap = 9.46875
PHY-3002 : Step(190): len = 538198, overlap = 7.8125
PHY-3002 : Step(191): len = 537014, overlap = 4.96875
PHY-3002 : Step(192): len = 534995, overlap = 4.71875
PHY-3002 : Step(193): len = 533208, overlap = 4.0625
PHY-3002 : Step(194): len = 532908, overlap = 6.375
PHY-3002 : Step(195): len = 533683, overlap = 7
PHY-3002 : Step(196): len = 534482, overlap = 8.5
PHY-3002 : Step(197): len = 535959, overlap = 9.5
PHY-3002 : Step(198): len = 537129, overlap = 11.4375
PHY-3002 : Step(199): len = 536629, overlap = 11.875
PHY-3002 : Step(200): len = 535809, overlap = 11.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00250747
PHY-3002 : Step(201): len = 536961, overlap = 11.4375
PHY-3002 : Step(202): len = 538554, overlap = 11.1875
PHY-3002 : Step(203): len = 541449, overlap = 10.2188
PHY-3002 : Step(204): len = 543823, overlap = 10.2188
PHY-3002 : Step(205): len = 545969, overlap = 9.34375
PHY-3002 : Step(206): len = 546597, overlap = 9.28125
PHY-3002 : Step(207): len = 546804, overlap = 9.21875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00427127
PHY-3002 : Step(208): len = 547201, overlap = 9.15625
PHY-3002 : Step(209): len = 548180, overlap = 9.09375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 137/11901.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 640120, over cnt = 1909(5%), over = 7737, worst = 36
PHY-1001 : End global iterations;  0.394403s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (43.6%)

PHY-1001 : Congestion index: top1 = 78.90, top5 = 58.30, top10 = 50.13, top15 = 45.36.
PHY-3001 : End congestion estimation;  0.514233s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (54.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427539s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (54.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000196601
PHY-3002 : Step(210): len = 547016, overlap = 92.0312
PHY-3002 : Step(211): len = 542458, overlap = 80.625
PHY-3002 : Step(212): len = 536941, overlap = 76.9688
PHY-3002 : Step(213): len = 530694, overlap = 70.0625
PHY-3002 : Step(214): len = 523520, overlap = 65.625
PHY-3002 : Step(215): len = 519128, overlap = 66.7812
PHY-3002 : Step(216): len = 513973, overlap = 59.9062
PHY-3002 : Step(217): len = 509147, overlap = 57.3125
PHY-3002 : Step(218): len = 505202, overlap = 57.2188
PHY-3002 : Step(219): len = 501409, overlap = 61.1562
PHY-3002 : Step(220): len = 497884, overlap = 64.8125
PHY-3002 : Step(221): len = 494465, overlap = 67.6562
PHY-3002 : Step(222): len = 491749, overlap = 65.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000393203
PHY-3002 : Step(223): len = 493109, overlap = 62.0625
PHY-3002 : Step(224): len = 496763, overlap = 51.8125
PHY-3002 : Step(225): len = 500158, overlap = 47.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000786405
PHY-3002 : Step(226): len = 501950, overlap = 46.7188
PHY-3002 : Step(227): len = 504936, overlap = 39.8125
PHY-3002 : Step(228): len = 508183, overlap = 36.8438
PHY-3002 : Step(229): len = 510403, overlap = 35.7188
PHY-3002 : Step(230): len = 513183, overlap = 32.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50718, tnet num: 11899, tinst num: 10667, tnode num: 62040, tedge num: 82958.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 292.56 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 263/11901.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618848, over cnt = 2004(5%), over = 6608, worst = 30
PHY-1001 : End global iterations;  0.444514s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 65.04, top5 = 50.57, top10 = 44.55, top15 = 41.15.
PHY-1001 : End incremental global routing;  0.574414s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (57.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.467868s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (40.1%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10557 has valid locations, 49 needs to be replaced
PHY-3001 : design contains 10710 instances, 6357 luts, 3401 seqs, 813 slices, 152 macros(813 instances: 540 mslices 273 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 517105
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10082/11944.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 622288, over cnt = 2007(5%), over = 6610, worst = 30
PHY-1001 : End global iterations;  0.084933s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.8%)

PHY-1001 : Congestion index: top1 = 65.02, top5 = 50.63, top10 = 44.66, top15 = 41.22.
PHY-3001 : End congestion estimation;  0.240029s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (45.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50890, tnet num: 11942, tinst num: 10710, tnode num: 62329, tedge num: 83216.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11942 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.224379s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (44.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(231): len = 516942, overlap = 0
PHY-3002 : Step(232): len = 516875, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10103/11944.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 621928, over cnt = 2006(5%), over = 6618, worst = 30
PHY-1001 : End global iterations;  0.071350s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (65.7%)

PHY-1001 : Congestion index: top1 = 65.13, top5 = 50.66, top10 = 44.68, top15 = 41.23.
PHY-3001 : End congestion estimation;  0.218583s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (78.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11942 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.432296s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (75.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00173291
PHY-3002 : Step(233): len = 516771, overlap = 32.9688
PHY-3002 : Step(234): len = 516824, overlap = 32.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00346582
PHY-3002 : Step(235): len = 516865, overlap = 32.9062
PHY-3002 : Step(236): len = 516992, overlap = 32.9062
PHY-3001 : Final: Len = 516992, Over = 32.9062
PHY-3001 : End incremental placement;  2.431098s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (53.3%)

OPT-1001 : Total overflow 293.16 peak overflow 2.91
OPT-1001 : End high-fanout net optimization;  3.729586s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (51.5%)

OPT-1001 : Current memory(MB): used = 528, reserve = 511, peak = 532.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10088/11944.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 621856, over cnt = 1998(5%), over = 6490, worst = 30
PHY-1002 : len = 649616, over cnt = 1353(3%), over = 3366, worst = 20
PHY-1002 : len = 668240, over cnt = 601(1%), over = 1481, worst = 20
PHY-1002 : len = 677504, over cnt = 281(0%), over = 646, worst = 14
PHY-1002 : len = 685016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.705711s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (79.7%)

PHY-1001 : Congestion index: top1 = 52.61, top5 = 45.15, top10 = 41.26, top15 = 38.99.
OPT-1001 : End congestion update;  0.858065s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (71.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11942 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.359728s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (56.5%)

OPT-0007 : Start: WNS -3361 TNS -39721 NUM_FEPS 32
OPT-0007 : Iter 1: improved WNS -3361 TNS -39980 NUM_FEPS 36 with 11 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS -3361 TNS -40339 NUM_FEPS 40 with 3 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.238382s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (66.9%)

OPT-1001 : Current memory(MB): used = 528, reserve = 511, peak = 532.
OPT-1001 : End physical optimization;  6.030830s wall, 3.375000s user + 0.015625s system = 3.390625s CPU (56.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6357 LUT to BLE ...
SYN-4008 : Packed 6357 LUT and 1153 SEQ to BLE.
SYN-4003 : Packing 2248 remaining SEQ's ...
SYN-4005 : Packed 1632 SEQ with LUT/SLICE
SYN-4006 : 3719 single LUT's are left
SYN-4006 : 616 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6973/8423 primitive instances ...
PHY-3001 : End packing;  0.472775s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (56.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4794 instances
RUN-1001 : 2326 mslices, 2327 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 10976 nets
RUN-1001 : 5769 nets have 2 pins
RUN-1001 : 3760 nets have [3 - 5] pins
RUN-1001 : 878 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 4792 instances, 4653 slices, 152 macros(813 instances: 540 mslices 273 lslices)
PHY-3001 : Cell area utilization is 54%
PHY-3001 : After packing: Len = 530279, Over = 89.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5624/10976.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 675272, over cnt = 1256(3%), over = 1989, worst = 9
PHY-1002 : len = 681584, over cnt = 744(2%), over = 1000, worst = 6
PHY-1002 : len = 687240, over cnt = 378(1%), over = 506, worst = 4
PHY-1002 : len = 692552, over cnt = 80(0%), over = 106, worst = 4
PHY-1002 : len = 694752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.803008s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (50.6%)

PHY-1001 : Congestion index: top1 = 54.76, top5 = 45.93, top10 = 41.65, top15 = 39.16.
PHY-3001 : End congestion estimation;  1.012326s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (50.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47594, tnet num: 10974, tinst num: 4792, tnode num: 56430, tedge num: 80259.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.367435s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (38.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.1988e-05
PHY-3002 : Step(237): len = 520421, overlap = 84.25
PHY-3002 : Step(238): len = 514032, overlap = 94.25
PHY-3002 : Step(239): len = 509915, overlap = 113.75
PHY-3002 : Step(240): len = 507137, overlap = 125.25
PHY-3002 : Step(241): len = 504894, overlap = 126
PHY-3002 : Step(242): len = 503063, overlap = 127.5
PHY-3002 : Step(243): len = 500828, overlap = 126.75
PHY-3002 : Step(244): len = 499490, overlap = 134
PHY-3002 : Step(245): len = 497744, overlap = 132.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143976
PHY-3002 : Step(246): len = 503640, overlap = 119.25
PHY-3002 : Step(247): len = 511089, overlap = 107
PHY-3002 : Step(248): len = 512042, overlap = 102.75
PHY-3002 : Step(249): len = 512909, overlap = 101.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000287952
PHY-3002 : Step(250): len = 517778, overlap = 93.75
PHY-3002 : Step(251): len = 524042, overlap = 87.75
PHY-3002 : Step(252): len = 529781, overlap = 78
PHY-3002 : Step(253): len = 530613, overlap = 75
PHY-3002 : Step(254): len = 530951, overlap = 77.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.892049s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (3.5%)

PHY-3001 : Trial Legalized: Len = 570698
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 515/10976.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 692808, over cnt = 1636(4%), over = 2718, worst = 7
PHY-1002 : len = 701640, over cnt = 1007(2%), over = 1494, worst = 7
PHY-1002 : len = 713768, over cnt = 329(0%), over = 461, worst = 6
PHY-1002 : len = 717792, over cnt = 124(0%), over = 170, worst = 6
PHY-1002 : len = 720112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.045822s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (44.8%)

PHY-1001 : Congestion index: top1 = 52.72, top5 = 45.85, top10 = 42.27, top15 = 40.06.
PHY-3001 : End congestion estimation;  1.285713s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (43.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434451s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (82.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000180532
PHY-3002 : Step(255): len = 554389, overlap = 13.25
PHY-3002 : Step(256): len = 544935, overlap = 26.25
PHY-3002 : Step(257): len = 537960, overlap = 38.5
PHY-3002 : Step(258): len = 533501, overlap = 49.75
PHY-3002 : Step(259): len = 530159, overlap = 56.5
PHY-3002 : Step(260): len = 528884, overlap = 60.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000361063
PHY-3002 : Step(261): len = 534858, overlap = 54
PHY-3002 : Step(262): len = 537572, overlap = 53.25
PHY-3002 : Step(263): len = 538915, overlap = 52.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000683729
PHY-3002 : Step(264): len = 544271, overlap = 47
PHY-3002 : Step(265): len = 551009, overlap = 41
PHY-3002 : Step(266): len = 553716, overlap = 42.75
PHY-3002 : Step(267): len = 556041, overlap = 42
PHY-3002 : Step(268): len = 558221, overlap = 41.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010688s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 571238, Over = 0
PHY-3001 : Spreading special nets. 43 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032267s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.8%)

PHY-3001 : 59 instances has been re-located, deltaX = 11, deltaY = 32, maxDist = 1.
PHY-3001 : Final: Len = 572092, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47594, tnet num: 10974, tinst num: 4792, tnode num: 56430, tedge num: 80259.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.043255s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (62.9%)

RUN-1004 : used memory is 500 MB, reserved memory is 496 MB, peak memory is 546 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2625/10976.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 706512, over cnt = 1544(4%), over = 2467, worst = 8
PHY-1002 : len = 714032, over cnt = 900(2%), over = 1288, worst = 6
PHY-1002 : len = 723664, over cnt = 332(0%), over = 466, worst = 5
PHY-1002 : len = 727720, over cnt = 59(0%), over = 80, worst = 3
PHY-1002 : len = 728536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.985479s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (50.7%)

PHY-1001 : Congestion index: top1 = 49.29, top5 = 43.61, top10 = 40.83, top15 = 38.77.
PHY-1001 : End incremental global routing;  1.200134s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (56.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.425216s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (69.8%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4685 has valid locations, 11 needs to be replaced
PHY-3001 : design contains 4800 instances, 4661 slices, 152 macros(813 instances: 540 mslices 273 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 574269
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10046/10984.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730640, over cnt = 32(0%), over = 47, worst = 6
PHY-1002 : len = 730640, over cnt = 17(0%), over = 23, worst = 5
PHY-1002 : len = 730776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.292302s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.4%)

PHY-1001 : Congestion index: top1 = 49.25, top5 = 43.63, top10 = 40.90, top15 = 38.89.
PHY-3001 : End congestion estimation;  0.512870s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (45.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47680, tnet num: 10982, tinst num: 4800, tnode num: 56540, tedge num: 80387.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.018391s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (69.0%)

RUN-1004 : used memory is 524 MB, reserved memory is 515 MB, peak memory is 552 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10982 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.465328s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (69.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(269): len = 573203, overlap = 0
PHY-3002 : Step(270): len = 573012, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10031/10984.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 729248, over cnt = 31(0%), over = 50, worst = 5
PHY-1002 : len = 729496, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 729600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.288267s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (16.3%)

PHY-1001 : Congestion index: top1 = 49.38, top5 = 43.69, top10 = 40.91, top15 = 38.87.
PHY-3001 : End congestion estimation;  0.506657s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (27.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10982 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.464624s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (37.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.63263e-05
PHY-3002 : Step(271): len = 573177, overlap = 0.75
PHY-3002 : Step(272): len = 573177, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 573249, Over = 0
PHY-3001 : End spreading;  0.027988s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.8%)

PHY-3001 : Final: Len = 573249, Over = 0
PHY-3001 : End incremental placement;  3.232845s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (53.6%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.156363s wall, 2.875000s user + 0.015625s system = 2.890625s CPU (56.1%)

OPT-1001 : Current memory(MB): used = 561, reserve = 547, peak = 563.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10031/10984.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 729720, over cnt = 17(0%), over = 20, worst = 3
PHY-1002 : len = 729744, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 729800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.267095s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (52.6%)

PHY-1001 : Congestion index: top1 = 49.25, top5 = 43.66, top10 = 40.92, top15 = 38.88.
OPT-1001 : End congestion update;  0.481432s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (71.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10982 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.363067s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (73.2%)

OPT-0007 : Start: WNS -3451 TNS -36001 NUM_FEPS 27
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4696 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4800 instances, 4661 slices, 152 macros(813 instances: 540 mslices 273 lslices)
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Initial: Len = 585266, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028749s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 22 instances has been re-located, deltaX = 7, deltaY = 17, maxDist = 3.
PHY-3001 : Final: Len = 585868, Over = 0
PHY-3001 : End incremental legalization;  0.209096s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (44.8%)

OPT-0007 : Iter 1: improved WNS -3401 TNS -22467 NUM_FEPS 24 with 57 cells processed and 20405 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4696 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4800 instances, 4661 slices, 152 macros(813 instances: 540 mslices 273 lslices)
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Initial: Len = 589528, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028978s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 3, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 589484, Over = 0
PHY-3001 : End incremental legalization;  0.214602s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (87.4%)

OPT-0007 : Iter 2: improved WNS -2842 TNS -14509 NUM_FEPS 24 with 22 cells processed and 14968 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4696 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4800 instances, 4661 slices, 152 macros(813 instances: 540 mslices 273 lslices)
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Initial: Len = 589388, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026324s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 6, deltaY = 4, maxDist = 3.
PHY-3001 : Final: Len = 589528, Over = 0
PHY-3001 : End incremental legalization;  0.212044s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (59.0%)

OPT-0007 : Iter 3: improved WNS -2792 TNS -14368 NUM_FEPS 23 with 12 cells processed and 2172 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4696 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4800 instances, 4661 slices, 152 macros(813 instances: 540 mslices 273 lslices)
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Initial: Len = 589718, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 589636, Over = 0
PHY-3001 : End incremental legalization;  0.202876s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (53.9%)

OPT-0007 : Iter 4: improved WNS -2792 TNS -14368 NUM_FEPS 23 with 9 cells processed and 1668 slack improved
OPT-1001 : End path based optimization;  2.046023s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (68.7%)

OPT-1001 : Current memory(MB): used = 562, reserve = 548, peak = 564.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10982 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.365380s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (51.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9745/10984.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 746184, over cnt = 123(0%), over = 156, worst = 4
PHY-1002 : len = 746256, over cnt = 71(0%), over = 87, worst = 4
PHY-1002 : len = 746720, over cnt = 40(0%), over = 51, worst = 4
PHY-1002 : len = 747256, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 747400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.572006s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (65.6%)

PHY-1001 : Congestion index: top1 = 50.11, top5 = 44.33, top10 = 41.44, top15 = 39.38.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10982 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.344930s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (77.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2792 TNS -14647 NUM_FEPS 24
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.689655
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2792ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10984 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10984 nets
OPT-1001 : End physical optimization;  9.946714s wall, 5.937500s user + 0.125000s system = 6.062500s CPU (60.9%)

RUN-1003 : finish command "place" in  31.457746s wall, 14.281250s user + 0.531250s system = 14.812500s CPU (47.1%)

RUN-1004 : used memory is 468 MB, reserved memory is 448 MB, peak memory is 564 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.155451s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (106.8%)

RUN-1004 : used memory is 470 MB, reserved memory is 452 MB, peak memory is 564 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4802 instances
RUN-1001 : 2326 mslices, 2335 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 10984 nets
RUN-1001 : 5758 nets have 2 pins
RUN-1001 : 3774 nets have [3 - 5] pins
RUN-1001 : 879 nets have [6 - 10] pins
RUN-1001 : 317 nets have [11 - 20] pins
RUN-1001 : 245 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47680, tnet num: 10982, tinst num: 4800, tnode num: 56540, tedge num: 80387.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2326 mslices, 2335 lslices, 101 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10982 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 708592, over cnt = 1650(4%), over = 2814, worst = 8
PHY-1002 : len = 719216, over cnt = 924(2%), over = 1407, worst = 7
PHY-1002 : len = 729816, over cnt = 300(0%), over = 466, worst = 5
PHY-1002 : len = 734960, over cnt = 51(0%), over = 74, worst = 4
PHY-1002 : len = 735944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.844375s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (46.3%)

PHY-1001 : Congestion index: top1 = 49.89, top5 = 44.07, top10 = 41.08, top15 = 38.98.
PHY-1001 : End global routing;  1.049835s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (49.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 561, reserve = 548, peak = 564.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 813, reserve = 803, peak = 813.
PHY-1001 : End build detailed router design. 2.805672s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (45.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 133312, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.481515s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (42.2%)

PHY-1001 : Current memory(MB): used = 848, reserve = 839, peak = 848.
PHY-1001 : End phase 1; 1.487377s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (43.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.9419e+06, over cnt = 801(0%), over = 813, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 854, reserve = 844, peak = 854.
PHY-1001 : End initial routed; 26.494820s wall, 11.953125s user + 0.125000s system = 12.078125s CPU (45.6%)

PHY-1001 : Update timing.....
PHY-1001 : 223/10275(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.198   |  -98.988  |  87   
RUN-1001 :   Hold   |  -1.387   |  -23.481  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.631672s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (72.8%)

PHY-1001 : Current memory(MB): used = 867, reserve = 857, peak = 867.
PHY-1001 : End phase 2; 28.126557s wall, 13.140625s user + 0.125000s system = 13.265625s CPU (47.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -3.063ns STNS -92.454ns FEP 87.
PHY-1001 : End OPT Iter 1; 0.149986s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (31.3%)

PHY-1022 : len = 1.94194e+06, over cnt = 816(0%), over = 829, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.294241s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (63.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.92128e+06, over cnt = 300(0%), over = 300, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.257817s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (58.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.91306e+06, over cnt = 57(0%), over = 57, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.546078s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (57.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.9133e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.186180s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (42.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.91318e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.107128s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (58.3%)

PHY-1001 : Update timing.....
PHY-1001 : 224/10275(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.063   |  -92.454  |  87   
RUN-1001 :   Hold   |  -1.387   |  -23.481  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.662883s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (44.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 256 feed throughs used by 155 nets
PHY-1001 : End commit to database; 1.203415s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (48.0%)

PHY-1001 : Current memory(MB): used = 936, reserve = 929, peak = 936.
PHY-1001 : End phase 3; 5.455151s wall, 2.750000s user + 0.000000s system = 2.750000s CPU (50.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 16 pins with SWNS -3.063ns STNS -92.086ns FEP 87.
PHY-1001 : End OPT Iter 1; 0.166765s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (46.8%)

PHY-1022 : len = 1.91319e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.297504s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (57.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.063ns, -92.086ns, 87}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91318e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.092956s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.8%)

PHY-1001 : Update timing.....
PHY-1001 : 224/10275(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.063   |  -92.086  |  87   
RUN-1001 :   Hold   |  -1.387   |  -23.481  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.669334s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (55.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 258 feed throughs used by 156 nets
PHY-1001 : End commit to database; 1.254254s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (73.5%)

PHY-1001 : Current memory(MB): used = 941, reserve = 934, peak = 941.
PHY-1001 : End phase 4; 3.340065s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (61.8%)

PHY-1003 : Routed, final wirelength = 1.91318e+06
PHY-1001 : Current memory(MB): used = 944, reserve = 936, peak = 944.
PHY-1001 : End export database. 0.063337s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (123.3%)

PHY-1001 : End detail routing;  41.519784s wall, 20.093750s user + 0.156250s system = 20.250000s CPU (48.8%)

RUN-1003 : finish command "route" in  44.015253s wall, 21.390625s user + 0.203125s system = 21.593750s CPU (49.1%)

RUN-1004 : used memory is 884 MB, reserved memory is 876 MB, peak memory is 944 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8355   out of  19600   42.63%
#reg                     3529   out of  19600   18.01%
#le                      8964
  #lut only              5435   out of   8964   60.63%
  #reg only               609   out of   8964    6.79%
  #lut&reg               2920   out of   8964   32.57%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1655
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    265
#3        config_inst_syn_9                        GCLK               config             config_inst.jtck               236
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    195
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8964   |7542    |813     |3545    |32      |3       |
|  ISP                               |AHBISP                                        |1288   |692     |329     |743     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |585    |287     |145     |327     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |75     |34      |18      |47      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |72     |31      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |64     |30      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |5       |0       |6       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |69     |33      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|    u_bypass                        |bypass                                        |123    |83      |40      |38      |0       |0       |
|    u_demosaic                      |demosaic                                      |403    |161     |132     |279     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |106    |32      |30      |79      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |63     |24      |23      |41      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |84     |40      |29      |54      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |86     |37      |33      |65      |0       |0       |
|    u_gamma                         |gamma                                         |30     |30      |0       |18      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |10     |10      |0       |6       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |2      |2       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |10     |10      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |28     |24      |0       |20      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |5      |5       |0       |4       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |3      |3       |0       |3       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |6      |6       |0       |5       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |142    |101     |18      |114     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |11     |11      |0       |11      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |39     |20      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |36     |32      |0       |36      |0       |0       |
|  sd_reader                         |sd_reader                                     |587    |468     |100     |276     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |285    |246     |34      |141     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |809    |622     |115     |400     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |397    |256     |69      |273     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |144    |96      |18      |117     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |14     |12      |0       |14      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |33     |23      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |30      |0       |37      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |166    |97      |27      |124     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |31     |11      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |33     |23      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |34     |28      |0       |34      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |412    |366     |46      |127     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |63     |51      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |71     |71      |0       |17      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |48     |44      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |143    |125     |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |87     |75      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5078   |4986    |51      |1360    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |152    |84      |65      |36      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |817    |513     |129     |543     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |817    |513     |129     |543     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |392    |229     |0       |385     |0       |0       |
|        reg_inst                    |register                                      |392    |229     |0       |385     |0       |0       |
|      trigger_inst                  |trigger                                       |425    |284     |129     |158     |0       |0       |
|        bus_inst                    |bus_top                                       |201    |123     |72      |68      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |51     |31      |18      |18      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |48     |29      |18      |16      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                       |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                       |48     |28      |18      |12      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det                                       |49     |31      |18      |17      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |116    |87      |29      |54      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5712  
    #2          2       2221  
    #3          3       888   
    #4          4       665   
    #5        5-10      937   
    #6        11-50     487   
    #7       51-100      16   
    #8       101-500     4    
  Average     3.13            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.423734s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (105.4%)

RUN-1004 : used memory is 885 MB, reserved memory is 878 MB, peak memory is 944 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47680, tnet num: 10982, tinst num: 4800, tnode num: 56540, tedge num: 80387.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10982 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: e019e8fd3ba3bfafd5252c6c42fdc554199292290d1308180b6fd2443d583aad -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4800
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10984, pip num: 125518
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 258
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3156 valid insts, and 338922 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110111000001000000111011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.782107s wall, 88.734375s user + 1.015625s system = 89.750000s CPU (504.7%)

RUN-1004 : used memory is 951 MB, reserved memory is 951 MB, peak memory is 1116 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_145144.log"
