# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/new/ADS7056.v" --include "../../../project_1.srcs/sources_1/ip/MAIN_CLK" --include "../../../project_1.srcs/sources_1/ip/SUB_CLK"
verilog xil_defaultlib  "../../../project_1.srcs/sim_1/new/adc_sim.v" --include "../../../project_1.srcs/sources_1/ip/MAIN_CLK" --include "../../../project_1.srcs/sources_1/ip/SUB_CLK"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
