// Seed: 1313997711
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  assign id_0[1] = id_1;
  logic id_3;
  logic id_4, id_5;
endmodule
