-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rv32i_npp_ip is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 20;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of rv32i_npp_ip is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "rv32i_npp_ip_rv32i_npp_ip,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.443000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=256,HLS_SYN_DSP=0,HLS_SYN_FF=4071,HLS_SYN_LUT=3645,HLS_VERSION=2023_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_8067 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000001100111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal start_pc : STD_LOGIC_VECTOR (31 downto 0);
    signal code_ram_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal code_ram_ce0 : STD_LOGIC;
    signal code_ram_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_ram_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_ram_ce0 : STD_LOGIC;
    signal data_ram_we0 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_ram_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_ram_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal nb_instruction_ap_vld : STD_LOGIC;
    signal grp_fu_663_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_711 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_phi_mux_d_i_type_phi_fu_468_p50 : STD_LOGIC_VECTOR (2 downto 0);
    signal d_i_is_jalr_reg_2723 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_i_is_load_reg_2715 : STD_LOGIC_VECTOR (0 downto 0);
    signal pc_2_reg_2452 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal reg_file_1_load_load_fu_896_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_1_load_reg_2464 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal reg_file_2_load_load_fu_899_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_2_load_reg_2470 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_3_load_load_fu_902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_3_load_reg_2476 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_4_load_load_fu_905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_4_load_reg_2482 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_5_load_load_fu_908_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_5_load_reg_2488 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_6_load_load_fu_911_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_6_load_reg_2494 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_7_load_load_fu_914_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_7_load_reg_2500 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_8_load_load_fu_917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_8_load_reg_2506 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_9_load_load_fu_920_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_9_load_reg_2512 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_10_load_load_fu_923_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_10_load_reg_2518 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_11_load_load_fu_926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_11_load_reg_2524 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_12_load_load_fu_929_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_12_load_reg_2530 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_13_load_load_fu_932_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_13_load_reg_2536 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_14_load_load_fu_935_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_14_load_reg_2542 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_15_load_load_fu_938_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_15_load_reg_2548 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_16_load_load_fu_941_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_16_load_reg_2554 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_17_load_load_fu_944_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_17_load_reg_2560 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_18_load_load_fu_947_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_18_load_reg_2566 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_19_load_load_fu_950_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_19_load_reg_2572 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_20_load_load_fu_953_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_20_load_reg_2578 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_21_load_load_fu_956_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_21_load_reg_2584 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_22_load_load_fu_959_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_22_load_reg_2590 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_23_load_load_fu_962_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_23_load_reg_2596 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_24_load_load_fu_965_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_24_load_reg_2602 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_25_load_load_fu_968_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_25_load_reg_2608 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_26_load_load_fu_971_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_26_load_reg_2614 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_27_load_load_fu_974_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_27_load_reg_2620 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_28_load_load_fu_977_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_28_load_reg_2626 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_29_load_load_fu_980_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_29_load_reg_2632 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_30_load_load_fu_983_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_30_load_reg_2638 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_31_load_load_fu_986_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_31_load_reg_2644 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_32_load_load_fu_989_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_32_load_reg_2650 : STD_LOGIC_VECTOR (31 downto 0);
    signal instruction_reg_2656 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_i_opcode_fu_992_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_i_opcode_reg_2672 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_i_rd_reg_2678 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_i_func3_reg_2684 : STD_LOGIC_VECTOR (2 downto 0);
    signal d_i_rs1_reg_2695 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_i_rs2_reg_2700 : STD_LOGIC_VECTOR (4 downto 0);
    signal f7_6_reg_2707 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_i_is_load_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_i_is_store_reg_2719 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_i_is_jalr_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_i_is_lui_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_i_is_lui_reg_2728 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_i_is_op_imm_fu_1069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_i_is_op_imm_reg_2733 : STD_LOGIC_VECTOR (0 downto 0);
    signal opch_fu_1075_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal opcl_fu_1085_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln254_fu_1273_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln254_reg_2745 : STD_LOGIC_VECTOR (17 downto 0);
    signal rv2_fu_1277_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal rv2_reg_2750 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln106_fu_1344_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln100_fu_1354_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln100_reg_2762 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_1_fu_1496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_1_reg_2767 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_28_fu_1513_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_28_reg_2772 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_27_fu_1535_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_27_reg_2777 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_24_fu_1542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_24_reg_2782 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_23_fu_1548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_23_reg_2787 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_22_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_22_reg_2792 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_21_fu_1564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_21_reg_2797 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_20_fu_1581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_20_reg_2802 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_17_fu_1589_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_17_reg_2807 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln84_fu_1595_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_15_fu_1610_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_15_reg_2817 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_14_fu_1632_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_14_reg_2822 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_11_fu_1639_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_11_reg_2827 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_10_reg_2832 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_9_reg_2837 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_8_fu_1649_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_8_reg_2842 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_7_fu_1672_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_7_reg_2847 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_4_fu_1680_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_4_reg_2852 : STD_LOGIC_VECTOR (31 downto 0);
    signal a01_fu_1706_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a01_reg_2857 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal msize_fu_1710_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln131_fu_1746_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln131_2_fu_1765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln128_fu_1785_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln128_2_fu_1804_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln168_fu_1821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_reg_2908 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_1_fu_1826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_1_reg_2913 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_2_fu_1831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_2_reg_2918 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_i_type_reg_458 : STD_LOGIC_VECTOR (2 downto 0);
    signal d_i_imm_fu_1220_p5 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_mux_d_i_imm_6_phi_fu_549_p12 : STD_LOGIC_VECTOR (19 downto 0);
    signal d_i_imm_6_reg_546 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln143_fu_1152_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln142_fu_1173_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln141_fu_1187_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_phi_mux_result_29_phi_fu_569_p48 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_29_reg_565 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln97_fu_1686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln52_1_fu_1690_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln50_1_fu_1694_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln52_fu_1698_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln50_fu_1702_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_reg_file_phi_fu_625_p16 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_reg_622 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln176_fu_1910_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln179_fu_1923_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln175_fu_1905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln180_fu_1928_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln12_fu_891_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln134_fu_1725_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln131_3_fu_1772_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln128_3_fu_1811_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln155_fu_1816_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal nbi_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln36_fu_2196_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal or_ln12_fu_2190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal pc_fu_266 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_697_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_702_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal next_pc_4_fu_2157_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pc_1_fu_717_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal cond_fu_2109_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_file_1_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln205_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln20_fu_1943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_file_2_fu_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_3_fu_278 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_4_fu_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_5_fu_286 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_6_fu_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_7_fu_294 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_8_fu_298 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_9_fu_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_10_fu_306 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_11_fu_310 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_12_fu_314 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_13_fu_318 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_14_fu_322 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_15_fu_326 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_16_fu_330 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_17_fu_334 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_18_fu_338 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_19_fu_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_20_fu_346 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_21_fu_350 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_22_fu_354 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_23_fu_358 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_24_fu_362 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_25_fu_366 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_26_fu_370 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_27_fu_374 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_28_fu_378 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_29_fu_382 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_30_fu_386 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_31_fu_390 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_file_32_fu_394 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_650_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal rv1_fu_1233_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln74_fu_1316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_667_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_678_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_687_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal d_imm_inst_31_fu_1101_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_imm_inst_7_fu_1124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_1131_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal d_imm_inst_11_8_fu_1115_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_i_imm_4_fu_1140_p5 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_fu_1157_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal d_i_imm_3_fu_1166_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal d_i_imm_2_fu_1178_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_1202_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal d_imm_inst_20_fu_1108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1211_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal pc4_fu_1329_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal npc4_fu_1338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal imm12_fu_1321_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln103_fu_1334_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_2_fu_1348_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln24_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_4_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_fu_1367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_3_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_2_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln24_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_1_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_fu_1391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln26_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_fu_1430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_fu_1422_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_1_fu_1436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_1_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln18_2_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_3_fu_1458_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_2_fu_1450_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_6_fu_1485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_5_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_1490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_4_fu_1472_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_i_is_r_type_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shift_3_fu_1502_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shift_5_fu_1506_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln57_1_fu_1519_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_25_fu_1523_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_26_fu_1529_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln48_1_fu_1560_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln43_1_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_18_fu_1575_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shift_fu_1599_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal shift_2_fu_1603_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln57_fu_1616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_12_fu_1620_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_13_fu_1626_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln48_fu_1645_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln43_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_5_fu_1660_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_6_fu_1666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_667_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal rv2_01_fu_1722_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_678_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_1734_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln131_1_fu_1742_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln131_1_fu_1753_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln131_fu_1730_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln131_2_fu_1761_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rv2_0_fu_1719_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln128_1_fu_1781_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln128_1_fu_1792_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln128_fu_1777_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln128_2_fu_1800_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b2_fu_1854_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal b3_fu_1864_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal b1_fu_1840_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_4_fu_1884_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b0_fu_1836_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_5_fu_1891_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_fu_1898_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal h1_fu_1874_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal h0_fu_1850_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal h_fu_1915_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln20_1_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln224_fu_2138_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln224_fu_2142_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal next_pc_2_fu_2147_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln12_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_1_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_condition_467 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component rv32i_npp_ip_mux_32_5_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component rv32i_npp_ip_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        start_pc : OUT STD_LOGIC_VECTOR (31 downto 0);
        nb_instruction : IN STD_LOGIC_VECTOR (31 downto 0);
        nb_instruction_ap_vld : IN STD_LOGIC;
        code_ram_address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        code_ram_ce0 : IN STD_LOGIC;
        code_ram_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_ram_address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_ram_ce0 : IN STD_LOGIC;
        data_ram_we0 : IN STD_LOGIC_VECTOR (3 downto 0);
        data_ram_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_ram_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component rv32i_npp_ip_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        start_pc => start_pc,
        nb_instruction => nbi_fu_262,
        nb_instruction_ap_vld => nb_instruction_ap_vld,
        code_ram_address0 => code_ram_address0,
        code_ram_ce0 => code_ram_ce0,
        code_ram_q0 => code_ram_q0,
        data_ram_address0 => data_ram_address0,
        data_ram_ce0 => data_ram_ce0,
        data_ram_we0 => data_ram_we0,
        data_ram_d0 => data_ram_d0,
        data_ram_q0 => data_ram_q0,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    mux_32_5_32_1_1_U1 : component rv32i_npp_ip_mux_32_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => reg_file_1_load_reg_2464,
        din1 => reg_file_2_load_reg_2470,
        din2 => reg_file_3_load_reg_2476,
        din3 => reg_file_4_load_reg_2482,
        din4 => reg_file_5_load_reg_2488,
        din5 => reg_file_6_load_reg_2494,
        din6 => reg_file_7_load_reg_2500,
        din7 => reg_file_8_load_reg_2506,
        din8 => reg_file_9_load_reg_2512,
        din9 => reg_file_10_load_reg_2518,
        din10 => reg_file_11_load_reg_2524,
        din11 => reg_file_12_load_reg_2530,
        din12 => reg_file_13_load_reg_2536,
        din13 => reg_file_14_load_reg_2542,
        din14 => reg_file_15_load_reg_2548,
        din15 => reg_file_16_load_reg_2554,
        din16 => reg_file_17_load_reg_2560,
        din17 => reg_file_18_load_reg_2566,
        din18 => reg_file_19_load_reg_2572,
        din19 => reg_file_20_load_reg_2578,
        din20 => reg_file_21_load_reg_2584,
        din21 => reg_file_22_load_reg_2590,
        din22 => reg_file_23_load_reg_2596,
        din23 => reg_file_24_load_reg_2602,
        din24 => reg_file_25_load_reg_2608,
        din25 => reg_file_26_load_reg_2614,
        din26 => reg_file_27_load_reg_2620,
        din27 => reg_file_28_load_reg_2626,
        din28 => reg_file_29_load_reg_2632,
        din29 => reg_file_30_load_reg_2638,
        din30 => reg_file_31_load_reg_2644,
        din31 => reg_file_32_load_reg_2650,
        din32 => d_i_rs1_reg_2695,
        dout => rv1_fu_1233_p34);

    mux_32_5_32_1_1_U2 : component rv32i_npp_ip_mux_32_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => reg_file_1_load_reg_2464,
        din1 => reg_file_2_load_reg_2470,
        din2 => reg_file_3_load_reg_2476,
        din3 => reg_file_4_load_reg_2482,
        din4 => reg_file_5_load_reg_2488,
        din5 => reg_file_6_load_reg_2494,
        din6 => reg_file_7_load_reg_2500,
        din7 => reg_file_8_load_reg_2506,
        din8 => reg_file_9_load_reg_2512,
        din9 => reg_file_10_load_reg_2518,
        din10 => reg_file_11_load_reg_2524,
        din11 => reg_file_12_load_reg_2530,
        din12 => reg_file_13_load_reg_2536,
        din13 => reg_file_14_load_reg_2542,
        din14 => reg_file_15_load_reg_2548,
        din15 => reg_file_16_load_reg_2554,
        din16 => reg_file_17_load_reg_2560,
        din17 => reg_file_18_load_reg_2566,
        din18 => reg_file_19_load_reg_2572,
        din19 => reg_file_20_load_reg_2578,
        din20 => reg_file_21_load_reg_2584,
        din21 => reg_file_22_load_reg_2590,
        din22 => reg_file_23_load_reg_2596,
        din23 => reg_file_24_load_reg_2602,
        din24 => reg_file_25_load_reg_2608,
        din25 => reg_file_26_load_reg_2614,
        din26 => reg_file_27_load_reg_2620,
        din27 => reg_file_28_load_reg_2626,
        din28 => reg_file_29_load_reg_2632,
        din29 => reg_file_30_load_reg_2638,
        din30 => reg_file_31_load_reg_2644,
        din31 => reg_file_32_load_reg_2650,
        din32 => d_i_rs2_reg_2700,
        dout => rv2_fu_1277_p34);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    d_i_imm_6_reg_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                if ((ap_const_boolean_1 = ap_condition_467)) then 
                    d_i_imm_6_reg_546 <= ap_const_lv20_0;
                elsif ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2)) then 
                    d_i_imm_6_reg_546 <= sext_ln141_fu_1187_p1;
                elsif ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_3)) then 
                    d_i_imm_6_reg_546 <= sext_ln142_fu_1173_p1;
                elsif ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_4)) then 
                    d_i_imm_6_reg_546 <= sext_ln143_fu_1152_p1;
                elsif ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_5)) then 
                    d_i_imm_6_reg_546 <= instruction_reg_2656(31 downto 12);
                elsif ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_6)) then 
                    d_i_imm_6_reg_546 <= d_i_imm_fu_1220_p5;
                end if;
            end if; 
        end if;
    end process;

    d_i_type_reg_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_0) and (opch_fu_1075_p4 = ap_const_lv2_3))) then 
                d_i_type_reg_458 <= ap_const_lv3_4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_3) and (opch_fu_1075_p4 = ap_const_lv2_3))) then 
                d_i_type_reg_458 <= ap_const_lv3_6;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_0) and (opch_fu_1075_p4 = ap_const_lv2_1))) then 
                d_i_type_reg_458 <= ap_const_lv3_3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_4) and (opch_fu_1075_p4 = ap_const_lv2_1))) then 
                d_i_type_reg_458 <= ap_const_lv3_1;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_4) and (opch_fu_1075_p4 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_0) and (opch_fu_1075_p4 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_1) and (opch_fu_1075_p4 = ap_const_lv2_3)))) then 
                d_i_type_reg_458 <= ap_const_lv3_2;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_5) and (opch_fu_1075_p4 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_5) and (opch_fu_1075_p4 = ap_const_lv2_0)))) then 
                d_i_type_reg_458 <= ap_const_lv3_5;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_4) and (opch_fu_1075_p4 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_1) and (opch_fu_1075_p4 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_1) and (opch_fu_1075_p4 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_2) and (opch_fu_1075_p4 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_2) and (opch_fu_1075_p4 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_2) and (opch_fu_1075_p4 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_3) and (opch_fu_1075_p4 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_3) and (opch_fu_1075_p4 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 
    = ap_const_lv3_5) and (opch_fu_1075_p4 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_6) and (opch_fu_1075_p4 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_6) and (opch_fu_1075_p4 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_6) and (opch_fu_1075_p4 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opch_fu_1075_p4 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_7) and (opch_fu_1075_p4 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_7) and (opch_fu_1075_p4 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (opcl_fu_1085_p4 = ap_const_lv3_7) and (opch_fu_1075_p4 = ap_const_lv2_0)))) then 
                d_i_type_reg_458 <= ap_const_lv3_7;
            end if; 
        end if;
    end process;

    nbi_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                nbi_fu_262 <= ap_const_lv32_1;
            elsif (((or_ln12_fu_2190_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                nbi_fu_262 <= add_ln36_fu_2196_p2;
            end if; 
        end if;
    end process;

    pc_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                pc_fu_266 <= pc_1_fu_717_p1;
            elsif (((d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                pc_fu_266 <= next_pc_4_fu_2157_p3;
            elsif ((((cond_fu_2109_p1 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and ((d_i_type_reg_458 = ap_const_lv3_7) or (d_i_type_reg_458 = ap_const_lv3_0))) or ((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((d_i_type_reg_458 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((d_i_type_reg_458 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
                pc_fu_266 <= grp_fu_702_p2;
            elsif ((((cond_fu_2109_p1 = ap_const_lv1_1) and (d_i_type_reg_458 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((d_i_type_reg_458 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
                pc_fu_266 <= grp_fu_697_p2;
            end if; 
        end if;
    end process;

    reg_file_10_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_10_fu_306 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_9))) then 
                reg_file_10_fu_306 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_11_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_11_fu_310 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_A))) then 
                reg_file_11_fu_310 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_12_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_12_fu_314 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_B))) then 
                reg_file_12_fu_314 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_13_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_13_fu_318 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_C))) then 
                reg_file_13_fu_318 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_14_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_14_fu_322 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_D))) then 
                reg_file_14_fu_322 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_15_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_15_fu_326 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_E))) then 
                reg_file_15_fu_326 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_16_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_16_fu_330 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_F))) then 
                reg_file_16_fu_330 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_17_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_17_fu_334 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_10))) then 
                reg_file_17_fu_334 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_18_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_18_fu_338 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_11))) then 
                reg_file_18_fu_338 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_19_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_19_fu_342 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_12))) then 
                reg_file_19_fu_342 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_1_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_1_fu_270 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_0))) then 
                reg_file_1_fu_270 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_20_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_20_fu_346 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_13))) then 
                reg_file_20_fu_346 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_21_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_21_fu_350 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_14))) then 
                reg_file_21_fu_350 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_22_fu_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_22_fu_354 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_15))) then 
                reg_file_22_fu_354 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_23_fu_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_23_fu_358 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_16))) then 
                reg_file_23_fu_358 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_24_fu_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_24_fu_362 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_17))) then 
                reg_file_24_fu_362 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_25_fu_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_25_fu_366 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_18))) then 
                reg_file_25_fu_366 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_26_fu_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_26_fu_370 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_19))) then 
                reg_file_26_fu_370 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_27_fu_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_27_fu_374 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_1A))) then 
                reg_file_27_fu_374 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_28_fu_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_28_fu_378 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_1B))) then 
                reg_file_28_fu_378 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_29_fu_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_29_fu_382 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_1C))) then 
                reg_file_29_fu_382 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_2_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_2_fu_274 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_1))) then 
                reg_file_2_fu_274 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_30_fu_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_30_fu_386 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_1D))) then 
                reg_file_30_fu_386 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_31_fu_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_31_fu_390 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_1E))) then 
                reg_file_31_fu_390 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_32_fu_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_32_fu_394 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_1F))) then 
                reg_file_32_fu_394 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_3_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_3_fu_278 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_2))) then 
                reg_file_3_fu_278 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_4_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_4_fu_282 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_3))) then 
                reg_file_4_fu_282 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_5_fu_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_5_fu_286 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_4))) then 
                reg_file_5_fu_286 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_6_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_6_fu_290 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_5))) then 
                reg_file_6_fu_290 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_7_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_7_fu_294 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_6))) then 
                reg_file_7_fu_294 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_8_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_8_fu_298 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_7))) then 
                reg_file_8_fu_298 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_9_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                reg_file_9_fu_302 <= ap_const_lv32_0;
            elsif (((or_ln20_fu_1943_p2 = ap_const_lv1_0) and (icmp_ln205_fu_1933_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_rd_reg_2678 = ap_const_lv5_8))) then 
                reg_file_9_fu_302 <= ap_phi_mux_reg_file_phi_fu_625_p16;
            end if; 
        end if;
    end process;

    reg_file_reg_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                reg_file_reg_622 <= result_29_reg_565;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_5))) then 
                reg_file_reg_622 <= zext_ln180_fu_1928_p1;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_0))) then 
                reg_file_reg_622 <= sext_ln175_fu_1905_p1;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_1))) then 
                reg_file_reg_622 <= sext_ln179_fu_1923_p1;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_2))) then 
                reg_file_reg_622 <= data_ram_q0;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_4))) then 
                reg_file_reg_622 <= zext_ln176_fu_1910_p1;
            elsif ((((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_7)) or ((d_i_is_load_reg_2715 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_6)))))) then 
                reg_file_reg_622 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    result_29_reg_565_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_0))) then 
                result_29_reg_565 <= result_7_reg_2847;
            elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_1))) then 
                result_29_reg_565 <= result_8_reg_2842;
            elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_2))) then 
                result_29_reg_565 <= zext_ln50_fu_1702_p1;
            elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_3))) then 
                result_29_reg_565 <= zext_ln52_fu_1698_p1;
            elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_4))) then 
                result_29_reg_565 <= result_11_reg_2827;
            elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_5))) then 
                result_29_reg_565 <= result_14_reg_2822;
            elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_6))) then 
                result_29_reg_565 <= result_15_reg_2817;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_0))) then 
                result_29_reg_565 <= result_20_reg_2802;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_1))) then 
                result_29_reg_565 <= result_21_reg_2797;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_2))) then 
                result_29_reg_565 <= zext_ln50_1_fu_1694_p1;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_3))) then 
                result_29_reg_565 <= zext_ln52_1_fu_1690_p1;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_4))) then 
                result_29_reg_565 <= result_24_reg_2782;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_5))) then 
                result_29_reg_565 <= result_27_reg_2777;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_6))) then 
                result_29_reg_565 <= result_28_reg_2772;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state4) and ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_7) or (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_0))) or ((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_0)))) then 
                result_29_reg_565 <= ap_const_lv32_0;
            elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_7))) then 
                result_29_reg_565 <= result_4_reg_2852;
            elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_7))) then 
                result_29_reg_565 <= result_17_reg_2807;
            elsif (((d_i_is_jalr_reg_2723 = ap_const_lv1_1) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                result_29_reg_565 <= zext_ln84_fu_1595_p1;
            elsif ((((d_i_is_load_reg_2715 = ap_const_lv1_1) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((d_i_type_reg_458 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
                result_29_reg_565 <= reg_711;
            elsif (((d_i_type_reg_458 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                result_29_reg_565 <= zext_ln97_fu_1686_p1;
            elsif (((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                result_29_reg_565 <= zext_ln106_fu_1344_p1;
            elsif (((d_i_type_reg_458 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                result_29_reg_565 <= select_ln100_reg_2762;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                a01_reg_2857 <= a01_fu_1706_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                d_i_func3_reg_2684 <= code_ram_q0(14 downto 12);
                d_i_is_jalr_reg_2723 <= d_i_is_jalr_fu_1057_p2;
                d_i_is_load_reg_2715 <= d_i_is_load_fu_1051_p2;
                d_i_is_lui_reg_2728 <= d_i_is_lui_fu_1063_p2;
                d_i_is_op_imm_reg_2733 <= d_i_is_op_imm_fu_1069_p2;
                d_i_is_store_reg_2719 <= grp_fu_650_p2;
                d_i_opcode_reg_2672 <= code_ram_q0(6 downto 2);
                d_i_rd_reg_2678 <= code_ram_q0(11 downto 7);
                d_i_rs1_reg_2695 <= code_ram_q0(19 downto 15);
                d_i_rs2_reg_2700 <= code_ram_q0(24 downto 20);
                f7_6_reg_2707 <= code_ram_q0(30 downto 30);
                instruction_reg_2656 <= code_ram_q0;
                reg_file_10_load_load_fu_923_p1 <= reg_file_10_fu_306;
                reg_file_10_load_reg_2518 <= reg_file_10_load_load_fu_923_p1;
                reg_file_11_load_load_fu_926_p1 <= reg_file_11_fu_310;
                reg_file_11_load_reg_2524 <= reg_file_11_load_load_fu_926_p1;
                reg_file_12_load_load_fu_929_p1 <= reg_file_12_fu_314;
                reg_file_12_load_reg_2530 <= reg_file_12_load_load_fu_929_p1;
                reg_file_13_load_load_fu_932_p1 <= reg_file_13_fu_318;
                reg_file_13_load_reg_2536 <= reg_file_13_load_load_fu_932_p1;
                reg_file_14_load_load_fu_935_p1 <= reg_file_14_fu_322;
                reg_file_14_load_reg_2542 <= reg_file_14_load_load_fu_935_p1;
                reg_file_15_load_load_fu_938_p1 <= reg_file_15_fu_326;
                reg_file_15_load_reg_2548 <= reg_file_15_load_load_fu_938_p1;
                reg_file_16_load_load_fu_941_p1 <= reg_file_16_fu_330;
                reg_file_16_load_reg_2554 <= reg_file_16_load_load_fu_941_p1;
                reg_file_17_load_load_fu_944_p1 <= reg_file_17_fu_334;
                reg_file_17_load_reg_2560 <= reg_file_17_load_load_fu_944_p1;
                reg_file_18_load_load_fu_947_p1 <= reg_file_18_fu_338;
                reg_file_18_load_reg_2566 <= reg_file_18_load_load_fu_947_p1;
                reg_file_19_load_load_fu_950_p1 <= reg_file_19_fu_342;
                reg_file_19_load_reg_2572 <= reg_file_19_load_load_fu_950_p1;
                reg_file_1_load_load_fu_896_p1 <= reg_file_1_fu_270;
                reg_file_1_load_reg_2464 <= reg_file_1_load_load_fu_896_p1;
                reg_file_20_load_load_fu_953_p1 <= reg_file_20_fu_346;
                reg_file_20_load_reg_2578 <= reg_file_20_load_load_fu_953_p1;
                reg_file_21_load_load_fu_956_p1 <= reg_file_21_fu_350;
                reg_file_21_load_reg_2584 <= reg_file_21_load_load_fu_956_p1;
                reg_file_22_load_load_fu_959_p1 <= reg_file_22_fu_354;
                reg_file_22_load_reg_2590 <= reg_file_22_load_load_fu_959_p1;
                reg_file_23_load_load_fu_962_p1 <= reg_file_23_fu_358;
                reg_file_23_load_reg_2596 <= reg_file_23_load_load_fu_962_p1;
                reg_file_24_load_load_fu_965_p1 <= reg_file_24_fu_362;
                reg_file_24_load_reg_2602 <= reg_file_24_load_load_fu_965_p1;
                reg_file_25_load_load_fu_968_p1 <= reg_file_25_fu_366;
                reg_file_25_load_reg_2608 <= reg_file_25_load_load_fu_968_p1;
                reg_file_26_load_load_fu_971_p1 <= reg_file_26_fu_370;
                reg_file_26_load_reg_2614 <= reg_file_26_load_load_fu_971_p1;
                reg_file_27_load_load_fu_974_p1 <= reg_file_27_fu_374;
                reg_file_27_load_reg_2620 <= reg_file_27_load_load_fu_974_p1;
                reg_file_28_load_load_fu_977_p1 <= reg_file_28_fu_378;
                reg_file_28_load_reg_2626 <= reg_file_28_load_load_fu_977_p1;
                reg_file_29_load_load_fu_980_p1 <= reg_file_29_fu_382;
                reg_file_29_load_reg_2632 <= reg_file_29_load_load_fu_980_p1;
                reg_file_2_load_load_fu_899_p1 <= reg_file_2_fu_274;
                reg_file_2_load_reg_2470 <= reg_file_2_load_load_fu_899_p1;
                reg_file_30_load_load_fu_983_p1 <= reg_file_30_fu_386;
                reg_file_30_load_reg_2638 <= reg_file_30_load_load_fu_983_p1;
                reg_file_31_load_load_fu_986_p1 <= reg_file_31_fu_390;
                reg_file_31_load_reg_2644 <= reg_file_31_load_load_fu_986_p1;
                reg_file_32_load_load_fu_989_p1 <= reg_file_32_fu_394;
                reg_file_32_load_reg_2650 <= reg_file_32_load_load_fu_989_p1;
                reg_file_3_load_load_fu_902_p1 <= reg_file_3_fu_278;
                reg_file_3_load_reg_2476 <= reg_file_3_load_load_fu_902_p1;
                reg_file_4_load_load_fu_905_p1 <= reg_file_4_fu_282;
                reg_file_4_load_reg_2482 <= reg_file_4_load_load_fu_905_p1;
                reg_file_5_load_load_fu_908_p1 <= reg_file_5_fu_286;
                reg_file_5_load_reg_2488 <= reg_file_5_load_load_fu_908_p1;
                reg_file_6_load_load_fu_911_p1 <= reg_file_6_fu_290;
                reg_file_6_load_reg_2494 <= reg_file_6_load_load_fu_911_p1;
                reg_file_7_load_load_fu_914_p1 <= reg_file_7_fu_294;
                reg_file_7_load_reg_2500 <= reg_file_7_load_load_fu_914_p1;
                reg_file_8_load_load_fu_917_p1 <= reg_file_8_fu_298;
                reg_file_8_load_reg_2506 <= reg_file_8_load_load_fu_917_p1;
                reg_file_9_load_load_fu_920_p1 <= reg_file_9_fu_302;
                reg_file_9_load_reg_2512 <= reg_file_9_load_load_fu_920_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                icmp_ln168_1_reg_2913 <= icmp_ln168_1_fu_1826_p2;
                icmp_ln168_2_reg_2918 <= icmp_ln168_2_fu_1831_p2;
                icmp_ln168_reg_2908 <= icmp_ln168_fu_1821_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                pc_2_reg_2452 <= pc_fu_266;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((d_i_is_load_reg_2715 = ap_const_lv1_1) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then
                reg_711 <= grp_fu_663_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_func3_reg_2684 = ap_const_lv3_3))) then
                result_10_reg_2832 <= grp_fu_655_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_func3_reg_2684 = ap_const_lv3_4))) then
                result_11_reg_2827 <= result_11_fu_1639_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_func3_reg_2684 = ap_const_lv3_5))) then
                result_14_reg_2822 <= result_14_fu_1632_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_func3_reg_2684 = ap_const_lv3_6))) then
                result_15_reg_2817 <= result_15_fu_1610_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_7))) then
                result_17_reg_2807 <= result_17_fu_1589_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                result_1_reg_2767 <= result_1_fu_1496_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_0))) then
                result_20_reg_2802 <= result_20_fu_1581_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_1))) then
                result_21_reg_2797 <= result_21_fu_1564_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_2))) then
                result_22_reg_2792 <= result_22_fu_1554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_3))) then
                result_23_reg_2787 <= result_23_fu_1548_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_4))) then
                result_24_reg_2782 <= result_24_fu_1542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_5))) then
                result_27_reg_2777 <= result_27_fu_1535_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_6))) then
                result_28_reg_2772 <= result_28_fu_1513_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_func3_reg_2684 = ap_const_lv3_7))) then
                result_4_reg_2852 <= result_4_fu_1680_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2)) and not((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_3)) and not((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_4)) and not((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_5)) and not((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_6)) and (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_func3_reg_2684 = ap_const_lv3_0))) then
                result_7_reg_2847 <= result_7_fu_1672_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_func3_reg_2684 = ap_const_lv3_1))) then
                result_8_reg_2842 <= result_8_fu_1649_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (d_i_func3_reg_2684 = ap_const_lv3_2))) then
                result_9_reg_2837 <= grp_fu_659_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                rv2_reg_2750 <= rv2_fu_1277_p34;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    select_ln100_reg_2762(31 downto 2) <= select_ln100_fu_1354_p3(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((d_i_is_jalr_reg_2723 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                trunc_ln254_reg_2745 <= trunc_ln254_fu_1273_p1;
            end if;
        end if;
    end process;
    select_ln100_reg_2762(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state8, or_ln12_fu_2190_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((or_ln12_fu_2190_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    a01_fu_1706_p1 <= ap_phi_mux_result_29_phi_fu_569_p48(2 - 1 downto 0);
    add_ln224_fu_2142_p2 <= std_logic_vector(unsigned(trunc_ln254_reg_2745) + unsigned(trunc_ln224_fu_2138_p1));
    add_ln36_fu_2196_p2 <= std_logic_vector(unsigned(nbi_fu_262) + unsigned(ap_const_lv32_1));
    and_ln18_fu_1490_p2 <= (icmp_ln18_6_fu_1485_p2 and icmp_ln18_5_fu_1480_p2);
    and_ln43_1_fu_1570_p2 <= (f7_6_reg_2707 and d_i_is_r_type_fu_1095_p2);
    and_ln43_fu_1655_p2 <= (f7_6_reg_2707 and d_i_is_r_type_fu_1095_p2);
    and_ln_fu_1734_p3 <= (grp_fu_678_p3 & ap_const_lv1_0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_condition_467_assign_proc : process(ap_phi_mux_d_i_type_phi_fu_468_p50)
    begin
                ap_condition_467 <= ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_0) or ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_7) or (ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_1)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_d_i_imm_6_phi_fu_549_p12_assign_proc : process(ap_CS_fsm_state4, ap_phi_mux_d_i_type_phi_fu_468_p50, instruction_reg_2656, d_i_imm_fu_1220_p5, sext_ln143_fu_1152_p1, sext_ln142_fu_1173_p1, sext_ln141_fu_1187_p1, ap_condition_467)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
            if ((ap_const_boolean_1 = ap_condition_467)) then 
                ap_phi_mux_d_i_imm_6_phi_fu_549_p12 <= ap_const_lv20_0;
            elsif ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_2)) then 
                ap_phi_mux_d_i_imm_6_phi_fu_549_p12 <= sext_ln141_fu_1187_p1;
            elsif ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_3)) then 
                ap_phi_mux_d_i_imm_6_phi_fu_549_p12 <= sext_ln142_fu_1173_p1;
            elsif ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_4)) then 
                ap_phi_mux_d_i_imm_6_phi_fu_549_p12 <= sext_ln143_fu_1152_p1;
            elsif ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_5)) then 
                ap_phi_mux_d_i_imm_6_phi_fu_549_p12 <= instruction_reg_2656(31 downto 12);
            elsif ((ap_phi_mux_d_i_type_phi_fu_468_p50 = ap_const_lv3_6)) then 
                ap_phi_mux_d_i_imm_6_phi_fu_549_p12 <= d_i_imm_fu_1220_p5;
            else 
                ap_phi_mux_d_i_imm_6_phi_fu_549_p12 <= "XXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_d_i_imm_6_phi_fu_549_p12 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ap_phi_mux_d_i_type_phi_fu_468_p50 <= d_i_type_reg_458;

    ap_phi_mux_reg_file_phi_fu_625_p16_assign_proc : process(data_ram_q0, d_i_is_load_reg_2715, d_i_func3_reg_2684, reg_file_reg_622, ap_CS_fsm_state7, zext_ln176_fu_1910_p1, sext_ln179_fu_1923_p1, sext_ln175_fu_1905_p1, zext_ln180_fu_1928_p1)
    begin
        if (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_5))) then 
            ap_phi_mux_reg_file_phi_fu_625_p16 <= zext_ln180_fu_1928_p1;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_0))) then 
            ap_phi_mux_reg_file_phi_fu_625_p16 <= sext_ln175_fu_1905_p1;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_1))) then 
            ap_phi_mux_reg_file_phi_fu_625_p16 <= sext_ln179_fu_1923_p1;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_2))) then 
            ap_phi_mux_reg_file_phi_fu_625_p16 <= data_ram_q0;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_4))) then 
            ap_phi_mux_reg_file_phi_fu_625_p16 <= zext_ln176_fu_1910_p1;
        elsif ((((d_i_is_load_reg_2715 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7) and (d_i_func3_reg_2684 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (((d_i_is_load_reg_2715 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_7)) or ((d_i_is_load_reg_2715 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_6)))))) then 
            ap_phi_mux_reg_file_phi_fu_625_p16 <= ap_const_lv32_0;
        else 
            ap_phi_mux_reg_file_phi_fu_625_p16 <= reg_file_reg_622;
        end if; 
    end process;


    ap_phi_mux_result_29_phi_fu_569_p48_assign_proc : process(reg_711, d_i_is_jalr_reg_2723, d_i_is_load_reg_2715, d_i_func3_reg_2684, d_i_is_op_imm_reg_2733, select_ln100_reg_2762, result_28_reg_2772, result_27_reg_2777, result_24_reg_2782, result_21_reg_2797, result_20_reg_2802, result_17_reg_2807, result_15_reg_2817, result_14_reg_2822, result_11_reg_2827, result_8_reg_2842, result_7_reg_2847, result_4_reg_2852, ap_CS_fsm_state5, d_i_type_reg_458, result_29_reg_565, zext_ln97_fu_1686_p1, zext_ln52_1_fu_1690_p1, zext_ln50_1_fu_1694_p1, zext_ln52_fu_1698_p1, zext_ln50_fu_1702_p1)
    begin
        if (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_0))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_7_reg_2847;
        elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_1))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_8_reg_2842;
        elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_2))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= zext_ln50_fu_1702_p1;
        elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_3))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= zext_ln52_fu_1698_p1;
        elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_4))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_11_reg_2827;
        elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_5))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_14_reg_2822;
        elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_6))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_15_reg_2817;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_0))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_20_reg_2802;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_1))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_21_reg_2797;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_2))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= zext_ln50_1_fu_1694_p1;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_3))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= zext_ln52_1_fu_1690_p1;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_4))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_24_reg_2782;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_5))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_27_reg_2777;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_6))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_28_reg_2772;
        elsif (((d_i_type_reg_458 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_func3_reg_2684 = ap_const_lv3_7))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_4_reg_2852;
        elsif (((d_i_is_load_reg_2715 = ap_const_lv1_0) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_op_imm_reg_2733 = ap_const_lv1_1) and (d_i_func3_reg_2684 = ap_const_lv3_7))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_17_reg_2807;
        elsif ((((d_i_is_load_reg_2715 = ap_const_lv1_1) and (d_i_is_jalr_reg_2723 = ap_const_lv1_0) and (d_i_type_reg_458 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((d_i_type_reg_458 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= reg_711;
        elsif (((d_i_type_reg_458 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= zext_ln97_fu_1686_p1;
        elsif (((d_i_type_reg_458 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_result_29_phi_fu_569_p48 <= select_ln100_reg_2762;
        else 
            ap_phi_mux_result_29_phi_fu_569_p48 <= result_29_reg_565;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    b0_fu_1836_p1 <= data_ram_q0(8 - 1 downto 0);
    b1_fu_1840_p4 <= data_ram_q0(15 downto 8);
    b2_fu_1854_p4 <= data_ram_q0(23 downto 16);
    b3_fu_1864_p4 <= data_ram_q0(31 downto 24);
    b_4_fu_1884_p3 <= 
        b2_fu_1854_p4 when (icmp_ln168_reg_2908(0) = '1') else 
        b3_fu_1864_p4;
    b_5_fu_1891_p3 <= 
        b1_fu_1840_p4 when (icmp_ln168_1_reg_2913(0) = '1') else 
        b_4_fu_1884_p3;
    b_fu_1898_p3 <= 
        b0_fu_1836_p1 when (icmp_ln168_2_reg_2918(0) = '1') else 
        b_5_fu_1891_p3;
    code_ram_address0 <= zext_ln12_fu_891_p1(16 - 1 downto 0);

    code_ram_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            code_ram_ce0 <= ap_const_logic_1;
        else 
            code_ram_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cond_fu_2109_p1 <= ap_phi_mux_reg_file_phi_fu_625_p16(1 - 1 downto 0);
    d_i_imm_2_fu_1178_p4 <= instruction_reg_2656(31 downto 20);
    d_i_imm_3_fu_1166_p3 <= (tmp_2_fu_1157_p4 & d_i_rd_reg_2678);
    d_i_imm_4_fu_1140_p5 <= (((d_imm_inst_31_fu_1101_p3 & d_imm_inst_7_fu_1124_p3) & tmp_4_fu_1131_p4) & d_imm_inst_11_8_fu_1115_p4);
    d_i_imm_fu_1220_p5 <= (((d_imm_inst_31_fu_1101_p3 & tmp_fu_1202_p4) & d_imm_inst_20_fu_1108_p3) & tmp_1_fu_1211_p4);
    d_i_is_jalr_fu_1057_p2 <= "1" when (d_i_opcode_fu_992_p4 = ap_const_lv5_19) else "0";
    d_i_is_load_fu_1051_p2 <= "1" when (d_i_opcode_fu_992_p4 = ap_const_lv5_0) else "0";
    d_i_is_lui_fu_1063_p2 <= "1" when (d_i_opcode_fu_992_p4 = ap_const_lv5_D) else "0";
    d_i_is_op_imm_fu_1069_p2 <= "1" when (d_i_opcode_fu_992_p4 = ap_const_lv5_4) else "0";
    d_i_is_r_type_fu_1095_p2 <= "1" when (d_i_type_reg_458 = ap_const_lv3_1) else "0";
    d_i_opcode_fu_992_p4 <= code_ram_q0(6 downto 2);
    d_imm_inst_11_8_fu_1115_p4 <= instruction_reg_2656(11 downto 8);
    d_imm_inst_20_fu_1108_p3 <= instruction_reg_2656(20 downto 20);
    d_imm_inst_31_fu_1101_p3 <= instruction_reg_2656(31 downto 31);
    d_imm_inst_7_fu_1124_p3 <= instruction_reg_2656(7 downto 7);

    data_ram_address0_assign_proc : process(d_i_is_store_reg_2719, ap_CS_fsm_state5, msize_fu_1710_p4, ap_CS_fsm_state6, zext_ln134_fu_1725_p1, zext_ln131_3_fu_1772_p1, zext_ln128_3_fu_1811_p1, zext_ln155_fu_1816_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            data_ram_address0 <= zext_ln155_fu_1816_p1(16 - 1 downto 0);
        elsif (((msize_fu_1710_p4 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_store_reg_2719 = ap_const_lv1_1))) then 
            data_ram_address0 <= zext_ln128_3_fu_1811_p1(16 - 1 downto 0);
        elsif (((msize_fu_1710_p4 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_store_reg_2719 = ap_const_lv1_1))) then 
            data_ram_address0 <= zext_ln131_3_fu_1772_p1(16 - 1 downto 0);
        elsif (((msize_fu_1710_p4 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_store_reg_2719 = ap_const_lv1_1))) then 
            data_ram_address0 <= zext_ln134_fu_1725_p1(16 - 1 downto 0);
        else 
            data_ram_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_ram_ce0_assign_proc : process(d_i_is_store_reg_2719, ap_CS_fsm_state5, msize_fu_1710_p4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((msize_fu_1710_p4 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_store_reg_2719 = ap_const_lv1_1)) or ((msize_fu_1710_p4 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_store_reg_2719 = ap_const_lv1_1)) or ((msize_fu_1710_p4 = ap_const_lv2_2) and (ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_store_reg_2719 = ap_const_lv1_1)))) then 
            data_ram_ce0 <= ap_const_logic_1;
        else 
            data_ram_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_ram_d0_assign_proc : process(d_i_is_store_reg_2719, rv2_reg_2750, ap_CS_fsm_state5, msize_fu_1710_p4, shl_ln131_2_fu_1765_p2, shl_ln128_2_fu_1804_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_store_reg_2719 = ap_const_lv1_1))) then
            if ((msize_fu_1710_p4 = ap_const_lv2_0)) then 
                data_ram_d0 <= shl_ln128_2_fu_1804_p2;
            elsif ((msize_fu_1710_p4 = ap_const_lv2_1)) then 
                data_ram_d0 <= shl_ln131_2_fu_1765_p2;
            elsif ((msize_fu_1710_p4 = ap_const_lv2_2)) then 
                data_ram_d0 <= rv2_reg_2750;
            else 
                data_ram_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            data_ram_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_ram_we0_assign_proc : process(d_i_is_store_reg_2719, ap_CS_fsm_state5, msize_fu_1710_p4, shl_ln131_fu_1746_p2, shl_ln128_fu_1785_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (d_i_is_store_reg_2719 = ap_const_lv1_1))) then
            if ((msize_fu_1710_p4 = ap_const_lv2_0)) then 
                data_ram_we0 <= shl_ln128_fu_1785_p2;
            elsif ((msize_fu_1710_p4 = ap_const_lv2_1)) then 
                data_ram_we0 <= shl_ln131_fu_1746_p2;
            elsif ((msize_fu_1710_p4 = ap_const_lv2_2)) then 
                data_ram_we0 <= ap_const_lv4_F;
            else 
                data_ram_we0 <= ap_const_lv4_0;
            end if;
        else 
            data_ram_we0 <= ap_const_lv4_0;
        end if; 
    end process;


    grp_fu_650_p0_assign_proc : process(code_ram_q0, ap_CS_fsm_state3, d_i_opcode_reg_2672, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_650_p0 <= d_i_opcode_reg_2672;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_650_p0 <= code_ram_q0(6 downto 2);
        else 
            grp_fu_650_p0 <= "XXXXX";
        end if; 
    end process;

    grp_fu_650_p2 <= "1" when (grp_fu_650_p0 = ap_const_lv5_8) else "0";
    grp_fu_655_p2 <= "1" when (unsigned(rv1_fu_1233_p34) < unsigned(rv2_fu_1277_p34)) else "0";
    grp_fu_659_p2 <= "1" when (signed(rv1_fu_1233_p34) < signed(rv2_fu_1277_p34)) else "0";
    grp_fu_663_p2 <= std_logic_vector(unsigned(rv1_fu_1233_p34) + unsigned(sext_ln74_fu_1316_p1));

    grp_fu_667_p1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6, ap_phi_mux_result_29_phi_fu_569_p48, result_29_reg_565)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_667_p1 <= result_29_reg_565;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_667_p1 <= ap_phi_mux_result_29_phi_fu_569_p48;
        else 
            grp_fu_667_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_667_p4 <= grp_fu_667_p1(17 downto 2);

    grp_fu_678_p1_assign_proc : process(ap_CS_fsm_state5, ap_phi_mux_result_29_phi_fu_569_p48, result_29_reg_565, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_678_p1 <= result_29_reg_565;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_678_p1 <= ap_phi_mux_result_29_phi_fu_569_p48;
        else 
            grp_fu_678_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_678_p3 <= grp_fu_678_p1(1 downto 1);
    grp_fu_687_p4 <= d_i_imm_6_reg_546(16 downto 1);
    grp_fu_697_p2 <= std_logic_vector(unsigned(grp_fu_687_p4) + unsigned(pc_2_reg_2452));
    grp_fu_702_p2 <= std_logic_vector(unsigned(pc_2_reg_2452) + unsigned(ap_const_lv16_1));
    h0_fu_1850_p1 <= data_ram_q0(16 - 1 downto 0);
    h1_fu_1874_p4 <= data_ram_q0(31 downto 16);
    h_fu_1915_p3 <= 
        h1_fu_1874_p4 when (grp_fu_678_p3(0) = '1') else 
        h0_fu_1850_p1;
    icmp_ln12_1_fu_2184_p2 <= "0" when (pc_fu_266 = ap_const_lv16_0) else "1";
    icmp_ln12_fu_2179_p2 <= "0" when (instruction_reg_2656 = ap_const_lv32_8067) else "1";
    icmp_ln168_1_fu_1826_p2 <= "1" when (a01_reg_2857 = ap_const_lv2_1) else "0";
    icmp_ln168_2_fu_1831_p2 <= "1" when (a01_reg_2857 = ap_const_lv2_0) else "0";
    icmp_ln168_fu_1821_p2 <= "1" when (a01_reg_2857 = ap_const_lv2_2) else "0";
    icmp_ln18_1_fu_1402_p2 <= "1" when (d_i_func3_reg_2684 = ap_const_lv3_5) else "0";
    icmp_ln18_2_fu_1407_p2 <= "1" when (d_i_func3_reg_2684 = ap_const_lv3_4) else "0";
    icmp_ln18_3_fu_1412_p2 <= "1" when (d_i_func3_reg_2684 = ap_const_lv3_1) else "0";
    icmp_ln18_4_fu_1417_p2 <= "1" when (d_i_func3_reg_2684 = ap_const_lv3_0) else "0";
    icmp_ln18_5_fu_1480_p2 <= "0" when (d_i_func3_reg_2684 = ap_const_lv3_2) else "1";
    icmp_ln18_6_fu_1485_p2 <= "0" when (d_i_func3_reg_2684 = ap_const_lv3_3) else "1";
    icmp_ln18_fu_1397_p2 <= "1" when (d_i_func3_reg_2684 = ap_const_lv3_6) else "0";
    icmp_ln19_fu_1367_p2 <= "1" when (rv1_fu_1233_p34 = rv2_fu_1277_p34) else "0";
    icmp_ln205_fu_1933_p2 <= "1" when (d_i_rd_reg_2678 = ap_const_lv5_0) else "0";
    icmp_ln20_1_fu_1938_p2 <= "1" when (d_i_opcode_reg_2672 = ap_const_lv5_18) else "0";
    icmp_ln20_fu_1373_p2 <= "0" when (rv1_fu_1233_p34 = rv2_fu_1277_p34) else "1";
    icmp_ln24_fu_1379_p2 <= "1" when (signed(rv1_fu_1233_p34) < signed(rv2_fu_1277_p34)) else "0";
    icmp_ln25_fu_1391_p2 <= "1" when (unsigned(rv1_fu_1233_p34) < unsigned(rv2_fu_1277_p34)) else "0";
    imm12_fu_1321_p3 <= (ap_phi_mux_d_i_imm_6_phi_fu_549_p12 & ap_const_lv12_0);
    msize_fu_1710_p4 <= instruction_reg_2656(13 downto 12);

    nb_instruction_ap_vld_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            nb_instruction_ap_vld <= ap_const_logic_1;
        else 
            nb_instruction_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    next_pc_2_fu_2147_p4 <= add_ln224_fu_2142_p2(17 downto 2);
    next_pc_4_fu_2157_p3 <= 
        next_pc_2_fu_2147_p4 when (d_i_is_jalr_reg_2723(0) = '1') else 
        grp_fu_702_p2;
    npc4_fu_1338_p2 <= std_logic_vector(unsigned(pc4_fu_1329_p2) + unsigned(ap_const_lv16_4));
    opch_fu_1075_p4 <= code_ram_q0(6 downto 5);
    opcl_fu_1085_p4 <= code_ram_q0(4 downto 2);
    or_ln12_fu_2190_p2 <= (icmp_ln12_fu_2179_p2 or icmp_ln12_1_fu_2184_p2);
    or_ln18_1_fu_1444_p2 <= (icmp_ln18_2_fu_1407_p2 or icmp_ln18_1_fu_1402_p2);
    or_ln18_2_fu_1466_p2 <= (or_ln18_fu_1430_p2 or or_ln18_1_fu_1444_p2);
    or_ln18_fu_1430_p2 <= (icmp_ln18_4_fu_1417_p2 or icmp_ln18_3_fu_1412_p2);
    or_ln20_fu_1943_p2 <= (icmp_ln20_1_fu_1938_p2 or grp_fu_650_p2);
    pc4_fu_1329_p2 <= std_logic_vector(shift_left(unsigned(pc_2_reg_2452),to_integer(unsigned('0' & ap_const_lv16_2(16-1 downto 0)))));
    pc_1_fu_717_p1 <= start_pc(16 - 1 downto 0);
    result_11_fu_1639_p2 <= (rv2_fu_1277_p34 xor rv1_fu_1233_p34);
    result_12_fu_1620_p2 <= std_logic_vector(shift_right(signed(rv1_fu_1233_p34),to_integer(unsigned('0' & zext_ln57_fu_1616_p1(31-1 downto 0)))));
    result_13_fu_1626_p2 <= std_logic_vector(shift_right(unsigned(rv1_fu_1233_p34),to_integer(unsigned('0' & zext_ln57_fu_1616_p1(31-1 downto 0)))));
    result_14_fu_1632_p3 <= 
        result_12_fu_1620_p2 when (f7_6_reg_2707(0) = '1') else 
        result_13_fu_1626_p2;
    result_15_fu_1610_p2 <= (rv2_fu_1277_p34 or rv1_fu_1233_p34);
    result_17_fu_1589_p2 <= (sext_ln74_fu_1316_p1 and rv1_fu_1233_p34);
    result_18_fu_1575_p2 <= std_logic_vector(unsigned(rv1_fu_1233_p34) - unsigned(sext_ln74_fu_1316_p1));
    result_1_fu_1496_p2 <= (select_ln18_4_fu_1472_p3 and and_ln18_fu_1490_p2);
    result_20_fu_1581_p3 <= 
        result_18_fu_1575_p2 when (and_ln43_1_fu_1570_p2(0) = '1') else 
        grp_fu_663_p2;
    result_21_fu_1564_p2 <= std_logic_vector(shift_left(unsigned(rv1_fu_1233_p34),to_integer(unsigned('0' & zext_ln48_1_fu_1560_p1(31-1 downto 0)))));
    result_22_fu_1554_p2 <= "1" when (signed(sext_ln74_fu_1316_p1) > signed(rv1_fu_1233_p34)) else "0";
    result_23_fu_1548_p2 <= "1" when (unsigned(sext_ln74_fu_1316_p1) > unsigned(rv1_fu_1233_p34)) else "0";
    result_24_fu_1542_p2 <= (sext_ln74_fu_1316_p1 xor rv1_fu_1233_p34);
    result_25_fu_1523_p2 <= std_logic_vector(shift_right(signed(rv1_fu_1233_p34),to_integer(unsigned('0' & zext_ln57_1_fu_1519_p1(31-1 downto 0)))));
    result_26_fu_1529_p2 <= std_logic_vector(shift_right(unsigned(rv1_fu_1233_p34),to_integer(unsigned('0' & zext_ln57_1_fu_1519_p1(31-1 downto 0)))));
    result_27_fu_1535_p3 <= 
        result_25_fu_1523_p2 when (f7_6_reg_2707(0) = '1') else 
        result_26_fu_1529_p2;
    result_28_fu_1513_p2 <= (sext_ln74_fu_1316_p1 or rv1_fu_1233_p34);
    result_2_fu_1348_p2 <= std_logic_vector(unsigned(imm12_fu_1321_p3) + unsigned(zext_ln103_fu_1334_p1));
    result_4_fu_1680_p2 <= (rv2_fu_1277_p34 and rv1_fu_1233_p34);
    result_5_fu_1660_p2 <= std_logic_vector(unsigned(rv1_fu_1233_p34) - unsigned(rv2_fu_1277_p34));
    result_6_fu_1666_p2 <= std_logic_vector(unsigned(rv2_fu_1277_p34) + unsigned(rv1_fu_1233_p34));
    result_7_fu_1672_p3 <= 
        result_5_fu_1660_p2 when (and_ln43_fu_1655_p2(0) = '1') else 
        result_6_fu_1666_p2;
    result_8_fu_1649_p2 <= std_logic_vector(shift_left(unsigned(rv1_fu_1233_p34),to_integer(unsigned('0' & zext_ln48_fu_1645_p1(31-1 downto 0)))));
    rv2_01_fu_1722_p1 <= rv2_reg_2750(16 - 1 downto 0);
    rv2_0_fu_1719_p1 <= rv2_reg_2750(8 - 1 downto 0);
    select_ln100_fu_1354_p3 <= 
        imm12_fu_1321_p3 when (d_i_is_lui_reg_2728(0) = '1') else 
        result_2_fu_1348_p2;
    select_ln18_1_fu_1436_p3 <= 
        grp_fu_659_p2 when (icmp_ln18_2_fu_1407_p2(0) = '1') else 
        xor_ln24_fu_1385_p2;
    select_ln18_2_fu_1450_p3 <= 
        icmp_ln25_fu_1391_p2 when (icmp_ln18_fu_1397_p2(0) = '1') else 
        xor_ln26_fu_1361_p2;
    select_ln18_3_fu_1458_p3 <= 
        select_ln18_fu_1422_p3 when (or_ln18_fu_1430_p2(0) = '1') else 
        select_ln18_1_fu_1436_p3;
    select_ln18_4_fu_1472_p3 <= 
        select_ln18_3_fu_1458_p3 when (or_ln18_2_fu_1466_p2(0) = '1') else 
        select_ln18_2_fu_1450_p3;
    select_ln18_fu_1422_p3 <= 
        icmp_ln19_fu_1367_p2 when (icmp_ln18_4_fu_1417_p2(0) = '1') else 
        icmp_ln20_fu_1373_p2;
        sext_ln141_fu_1187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(d_i_imm_2_fu_1178_p4),20));

        sext_ln142_fu_1173_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(d_i_imm_3_fu_1166_p3),20));

        sext_ln143_fu_1152_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(d_i_imm_4_fu_1140_p5),20));

        sext_ln175_fu_1905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(b_fu_1898_p3),32));

        sext_ln179_fu_1923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(h_fu_1915_p3),32));

        sext_ln74_fu_1316_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_d_i_imm_6_phi_fu_549_p12),32));

    shift_2_fu_1603_p3 <= 
        shift_fu_1599_p1 when (d_i_is_r_type_fu_1095_p2(0) = '1') else 
        d_i_rs2_reg_2700;
    shift_3_fu_1502_p1 <= ap_phi_mux_d_i_imm_6_phi_fu_549_p12(5 - 1 downto 0);
    shift_5_fu_1506_p3 <= 
        shift_3_fu_1502_p1 when (d_i_is_r_type_fu_1095_p2(0) = '1') else 
        d_i_rs2_reg_2700;
    shift_fu_1599_p1 <= rv2_fu_1277_p34(5 - 1 downto 0);
    shl_ln128_1_fu_1792_p3 <= (a01_fu_1706_p1 & ap_const_lv3_0);
    shl_ln128_2_fu_1804_p2 <= std_logic_vector(shift_left(unsigned(zext_ln128_fu_1777_p1),to_integer(unsigned('0' & zext_ln128_2_fu_1800_p1(31-1 downto 0)))));
    shl_ln128_fu_1785_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv4_1),to_integer(unsigned('0' & zext_ln128_1_fu_1781_p1(4-1 downto 0)))));
    shl_ln131_1_fu_1753_p3 <= (grp_fu_678_p3 & ap_const_lv4_0);
    shl_ln131_2_fu_1765_p2 <= std_logic_vector(shift_left(unsigned(zext_ln131_fu_1730_p1),to_integer(unsigned('0' & zext_ln131_2_fu_1761_p1(31-1 downto 0)))));
    shl_ln131_fu_1746_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv4_3),to_integer(unsigned('0' & zext_ln131_1_fu_1742_p1(4-1 downto 0)))));
    tmp_1_fu_1211_p4 <= instruction_reg_2656(30 downto 21);
    tmp_2_fu_1157_p4 <= instruction_reg_2656(31 downto 25);
    tmp_4_fu_1131_p4 <= instruction_reg_2656(30 downto 25);
    tmp_fu_1202_p4 <= instruction_reg_2656(19 downto 12);
    trunc_ln224_fu_2138_p1 <= d_i_imm_6_reg_546(18 - 1 downto 0);
    trunc_ln254_fu_1273_p1 <= rv1_fu_1233_p34(18 - 1 downto 0);
    xor_ln24_fu_1385_p2 <= (icmp_ln24_fu_1379_p2 xor ap_const_lv1_1);
    xor_ln26_fu_1361_p2 <= (grp_fu_655_p2 xor ap_const_lv1_1);
    zext_ln103_fu_1334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pc4_fu_1329_p2),32));
    zext_ln106_fu_1344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(npc4_fu_1338_p2),32));
    zext_ln128_1_fu_1781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a01_fu_1706_p1),4));
    zext_ln128_2_fu_1800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln128_1_fu_1792_p3),32));
    zext_ln128_3_fu_1811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_667_p4),64));
    zext_ln128_fu_1777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rv2_0_fu_1719_p1),32));
    zext_ln12_fu_891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pc_fu_266),64));
    zext_ln131_1_fu_1742_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_1734_p3),4));
    zext_ln131_2_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln131_1_fu_1753_p3),32));
    zext_ln131_3_fu_1772_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_667_p4),64));
    zext_ln131_fu_1730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rv2_01_fu_1722_p1),32));
    zext_ln134_fu_1725_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_667_p4),64));
    zext_ln155_fu_1816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_667_p4),64));
    zext_ln176_fu_1910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_fu_1898_p3),32));
    zext_ln180_fu_1928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h_fu_1915_p3),32));
    zext_ln48_1_fu_1560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_5_fu_1506_p3),32));
    zext_ln48_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_2_fu_1603_p3),32));
    zext_ln50_1_fu_1694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_22_reg_2792),32));
    zext_ln50_fu_1702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_9_reg_2837),32));
    zext_ln52_1_fu_1690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_23_reg_2787),32));
    zext_ln52_fu_1698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_10_reg_2832),32));
    zext_ln57_1_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_5_fu_1506_p3),32));
    zext_ln57_fu_1616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_2_fu_1603_p3),32));
    zext_ln84_fu_1595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(npc4_fu_1338_p2),32));
    zext_ln97_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_1_reg_2767),32));
end behav;
