Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Thu Apr 11 18:30:14 2024
| Host         : DESKTOP-RR47J6M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_Testbenchsp_timing_summary_routed.rpt -pb AES_Testbenchsp_timing_summary_routed.pb -rpx AES_Testbenchsp_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_Testbenchsp
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    242         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (242)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (585)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (242)
--------------------------
 There are 242 register/latch pins with no clock driven by root clock pin: divider_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (585)
--------------------------------------------------
 There are 585 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.657        0.000                      0                   15        0.324        0.000                      0                   15        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.657        0.000                      0                   15        0.324        0.000                      0                   15        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.924ns (27.425%)  route 2.445ns (72.575%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.725     6.267    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  CLK_OBUF_BUFG_inst/O
                         net (fo=245, routed)         1.720     8.083    CLK_OBUF_BUFG
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.455 r  divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.455    divider_reg[12]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[14]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.113    divider_reg[14]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             7.598ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.692ns (70.382%)  route 0.712ns (29.618%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    divider_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.490 r  divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.490    divider_reg[12]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  7.598    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 1.581ns (68.949%)  route 0.712ns (31.051%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    divider_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.379 r  divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.379    divider_reg[12]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.578ns (68.908%)  route 0.712ns (31.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.376    divider_reg[8]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.557ns (68.620%)  route 0.712ns (31.380%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.355 r  divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.355    divider_reg[8]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[11]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 1.483ns (67.562%)  route 0.712ns (32.438%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.281 r  divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.281    divider_reg[8]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[10]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 1.467ns (67.324%)  route 0.712ns (32.676%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.265 r  divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.265    divider_reg[8]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[8]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.464ns (67.279%)  route 0.712ns (32.721%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.262 r  divider_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.262    divider_reg[4]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[5]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 1.443ns (66.960%)  route 0.712ns (33.040%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.241 r  divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.241    divider_reg[4]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[7]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 1.369ns (65.785%)  route 0.712ns (34.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.167 r  divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.167    divider_reg[4]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[6]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  7.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    divider_reg_n_0_[0]
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    divider[0]_i_2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.875 r  divider_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    divider_reg[0]_i_1_n_7
    SLICE_X36Y43         FDRE                                         r  divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[11]/Q
                         net (fo=1, routed)           0.183     1.770    divider_reg_n_0_[11]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    divider_reg[8]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[3]/Q
                         net (fo=1, routed)           0.183     1.770    divider_reg_n_0_[3]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  divider_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    divider_reg[0]_i_1_n_4
    SLICE_X36Y43         FDRE                                         r  divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[7]/Q
                         net (fo=1, routed)           0.183     1.770    divider_reg_n_0_[7]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    divider_reg[4]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[12]/Q
                         net (fo=1, routed)           0.176     1.764    divider_reg_n_0_[12]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    divider_reg[12]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    divider_reg_n_0_[0]
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    divider[0]_i_2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.911 r  divider_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.911    divider_reg[0]_i_1_n_6
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[12]/Q
                         net (fo=1, routed)           0.176     1.764    divider_reg_n_0_[12]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.915 r  divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.915    divider_reg[12]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[13]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[4]/Q
                         net (fo=1, routed)           0.222     1.809    divider_reg_n_0_[4]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    divider_reg[4]_i_1_n_7
    SLICE_X36Y44         FDRE                                         r  divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[8]/Q
                         net (fo=1, routed)           0.222     1.809    divider_reg_n_0_[8]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    divider_reg[8]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    divider_reg_n_0_[0]
    SLICE_X36Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    divider[0]_i_2_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.951 r  divider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.951    divider_reg[0]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  divider_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   divider_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   divider_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   divider_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           597 Endpoints
Min Delay           597 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 1.413ns (15.274%)  route 7.838ns (84.726%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  i_reg[3]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[3]/Q
                         net (fo=88, routed)          3.632     4.088    i_reg_n_0_[3]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124     4.212 r  SCAN_OUT_REG[5]_i_2/O
                         net (fo=37, routed)          1.001     5.213    SCAN_OUT_REG[5]_i_2_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.150     5.363 r  cntr[31]_i_10/O
                         net (fo=2, routed)           0.436     5.799    cntr[31]_i_10_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I1_O)        0.351     6.150 r  cntr[31]_i_9/O
                         net (fo=31, routed)          2.769     8.919    cntr[31]_i_9_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.332     9.251 r  cntr[31]_i_3/O
                         net (fo=1, routed)           0.000     9.251    cntr[31]_i_3_n_0
    SLICE_X6Y51          FDRE                                         r  cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SCAN_OUT_REG_reg[104]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 1.955ns (21.300%)  route 7.223ns (78.700%))
  Logic Levels:           7  (CARRY4=3 FDSE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE                         0.000     0.000 r  cntr_reg[3]/C
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  cntr_reg[3]/Q
                         net (fo=4, routed)           1.263     1.781    cntr_reg_n_0_[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  i[31]_i_27/O
                         net (fo=1, routed)           0.000     1.905    i[31]_i_27_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.438 r  i_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.438    i_reg[31]_i_20_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.555 r  i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.555    i_reg[31]_i_9_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.784 r  i_reg[31]_i_4/CO[2]
                         net (fo=19, routed)          1.672     4.456    SU1
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.310     4.766 r  SCAN_OUT_REG[125]_i_3/O
                         net (fo=64, routed)          3.653     8.419    SCAN_OUT_REG[125]_i_3_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.543 r  SCAN_OUT_REG[104]_i_1/O
                         net (fo=1, routed)           0.635     9.178    SCAN_OUT_REG[104]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  SCAN_OUT_REG_reg[104]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.112ns  (logic 1.413ns (15.507%)  route 7.699ns (84.493%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  i_reg[3]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[3]/Q
                         net (fo=88, routed)          3.632     4.088    i_reg_n_0_[3]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124     4.212 r  SCAN_OUT_REG[5]_i_2/O
                         net (fo=37, routed)          1.001     5.213    SCAN_OUT_REG[5]_i_2_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.150     5.363 r  cntr[31]_i_10/O
                         net (fo=2, routed)           0.436     5.799    cntr[31]_i_10_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I1_O)        0.351     6.150 r  cntr[31]_i_9/O
                         net (fo=31, routed)          2.630     8.780    cntr[31]_i_9_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.332     9.112 r  cntr[30]_i_1/O
                         net (fo=1, routed)           0.000     9.112    cntr[30]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  cntr_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.993ns  (logic 1.413ns (15.712%)  route 7.580ns (84.288%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  i_reg[3]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[3]/Q
                         net (fo=88, routed)          3.632     4.088    i_reg_n_0_[3]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124     4.212 r  SCAN_OUT_REG[5]_i_2/O
                         net (fo=37, routed)          1.001     5.213    SCAN_OUT_REG[5]_i_2_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.150     5.363 r  cntr[31]_i_10/O
                         net (fo=2, routed)           0.436     5.799    cntr[31]_i_10_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I1_O)        0.351     6.150 r  cntr[31]_i_9/O
                         net (fo=31, routed)          2.511     8.661    cntr[31]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.332     8.993 r  cntr[27]_i_1/O
                         net (fo=1, routed)           0.000     8.993    cntr[27]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  cntr_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.986ns  (logic 3.981ns (44.298%)  route 5.006ns (55.702%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE                         0.000     0.000 r  EN_reg_lopt_replica/C
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EN_reg_lopt_replica/Q
                         net (fo=1, routed)           5.006     5.462    EN_reg_lopt_replica_1
    B15                  OBUF (Prop_obuf_I_O)         3.525     8.986 r  EN_OBUF_inst/O
                         net (fo=0)                   0.000     8.986    EN
    B15                                                               r  EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cntr_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.919ns  (logic 1.413ns (15.842%)  route 7.506ns (84.158%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  i_reg[3]/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[3]/Q
                         net (fo=88, routed)          3.632     4.088    i_reg_n_0_[3]
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.124     4.212 r  SCAN_OUT_REG[5]_i_2/O
                         net (fo=37, routed)          1.001     5.213    SCAN_OUT_REG[5]_i_2_n_0
    SLICE_X5Y40          LUT4 (Prop_lut4_I0_O)        0.150     5.363 r  cntr[31]_i_10/O
                         net (fo=2, routed)           0.436     5.799    cntr[31]_i_10_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I1_O)        0.351     6.150 r  cntr[31]_i_9/O
                         net (fo=31, routed)          2.437     8.587    cntr[31]_i_9_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.332     8.919 r  cntr[25]_i_1/O
                         net (fo=1, routed)           0.000     8.919    cntr[25]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SCAN_OUT_REG_reg[125]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.783ns  (logic 1.955ns (22.260%)  route 6.828ns (77.740%))
  Logic Levels:           7  (CARRY4=3 FDSE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE                         0.000     0.000 r  cntr_reg[3]/C
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  cntr_reg[3]/Q
                         net (fo=4, routed)           1.263     1.781    cntr_reg_n_0_[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  i[31]_i_27/O
                         net (fo=1, routed)           0.000     1.905    i[31]_i_27_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.438 r  i_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.438    i_reg[31]_i_20_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.555 r  i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.555    i_reg[31]_i_9_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.784 r  i_reg[31]_i_4/CO[2]
                         net (fo=19, routed)          1.672     4.456    SU1
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.310     4.766 r  SCAN_OUT_REG[125]_i_3/O
                         net (fo=64, routed)          3.112     7.879    SCAN_OUT_REG[125]_i_3_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  SCAN_OUT_REG[125]_i_1/O
                         net (fo=1, routed)           0.780     8.783    SCAN_OUT_REG[125]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  SCAN_OUT_REG_reg[125]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SCAN_OUT_REG_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.766ns  (logic 1.955ns (22.303%)  route 6.811ns (77.697%))
  Logic Levels:           7  (CARRY4=3 FDSE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE                         0.000     0.000 r  cntr_reg[3]/C
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  cntr_reg[3]/Q
                         net (fo=4, routed)           1.263     1.781    cntr_reg_n_0_[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  i[31]_i_27/O
                         net (fo=1, routed)           0.000     1.905    i[31]_i_27_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.438 r  i_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.438    i_reg[31]_i_20_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.555 r  i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.555    i_reg[31]_i_9_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.784 r  i_reg[31]_i_4/CO[2]
                         net (fo=19, routed)          1.539     4.323    SU1
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.310     4.633 r  SCAN_OUT_REG[126]_i_2/O
                         net (fo=32, routed)          3.460     8.094    SCAN_OUT_REG[126]_i_2_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I5_O)        0.124     8.218 r  SCAN_OUT_REG[26]_i_1/O
                         net (fo=1, routed)           0.548     8.766    SCAN_OUT_REG[26]_i_1_n_0
    SLICE_X8Y53          FDRE                                         r  SCAN_OUT_REG_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SCAN_OUT_REG_reg[65]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.762ns  (logic 1.955ns (22.311%)  route 6.807ns (77.689%))
  Logic Levels:           7  (CARRY4=3 FDSE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE                         0.000     0.000 r  cntr_reg[3]/C
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  cntr_reg[3]/Q
                         net (fo=4, routed)           1.263     1.781    cntr_reg_n_0_[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  i[31]_i_27/O
                         net (fo=1, routed)           0.000     1.905    i[31]_i_27_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.438 r  i_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.438    i_reg[31]_i_20_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.555 r  i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.555    i_reg[31]_i_9_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.784 r  i_reg[31]_i_4/CO[2]
                         net (fo=19, routed)          1.672     4.456    SU1
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.310     4.766 r  SCAN_OUT_REG[125]_i_3/O
                         net (fo=64, routed)          3.276     8.043    SCAN_OUT_REG[125]_i_3_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.167 r  SCAN_OUT_REG[65]_i_1/O
                         net (fo=1, routed)           0.596     8.762    SCAN_OUT_REG[65]_i_1_n_0
    SLICE_X10Y47         FDRE                                         r  SCAN_OUT_REG_reg[65]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            SCAN_OUT_REG_reg[54]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.732ns  (logic 1.955ns (22.388%)  route 6.777ns (77.612%))
  Logic Levels:           7  (CARRY4=3 FDSE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDSE                         0.000     0.000 r  cntr_reg[3]/C
    SLICE_X6Y44          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  cntr_reg[3]/Q
                         net (fo=4, routed)           1.263     1.781    cntr_reg_n_0_[3]
    SLICE_X2Y47          LUT6 (Prop_lut6_I5_O)        0.124     1.905 r  i[31]_i_27/O
                         net (fo=1, routed)           0.000     1.905    i[31]_i_27_n_0
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.438 r  i_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.438    i_reg[31]_i_20_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.555 r  i_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.555    i_reg[31]_i_9_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.784 r  i_reg[31]_i_4/CO[2]
                         net (fo=19, routed)          1.539     4.323    SU1
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.310     4.633 r  SCAN_OUT_REG[126]_i_2/O
                         net (fo=32, routed)          3.455     8.089    SCAN_OUT_REG[126]_i_2_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I2_O)        0.124     8.213 r  SCAN_OUT_REG[54]_i_1/O
                         net (fo=1, routed)           0.519     8.732    SCAN_OUT_REG[54]_i_1_n_0
    SLICE_X9Y52          FDRE                                         r  SCAN_OUT_REG_reg[54]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.169     0.310    timer0
    SLICE_X0Y47          FDRE                                         r  timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.169     0.310    timer0
    SLICE_X0Y47          FDRE                                         r  timer_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[14]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.169     0.310    timer0
    SLICE_X0Y47          FDRE                                         r  timer_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[15]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.169     0.310    timer0
    SLICE_X0Y47          FDRE                                         r  timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[16]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.169     0.310    timer0
    SLICE_X0Y47          FDRE                                         r  timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[17]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.169     0.310    timer0
    SLICE_X0Y47          FDRE                                         r  timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_csbutton_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.097%)  route 0.092ns (28.903%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[2]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_csbutton_reg[2]/Q
                         net (fo=36, routed)          0.092     0.220    FSM_onehot_csbutton_reg_n_0_[2]
    SLICE_X0Y48          LUT5 (Prop_lut5_I1_O)        0.099     0.319 r  FSM_onehot_csbutton[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    FSM_onehot_csbutton[0]_i_1_n_0
    SLICE_X0Y48          FDRE                                         r  FSM_onehot_csbutton_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[18]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.141%)  route 0.210ns (59.859%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.210     0.351    timer0
    SLICE_X0Y49          FDRE                                         r  timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[19]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.141%)  route 0.210ns (59.859%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.210     0.351    timer0
    SLICE_X0Y49          FDRE                                         r  timer_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[20]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.141%)  route 0.210ns (59.859%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.210     0.351    timer0
    SLICE_X0Y49          FDRE                                         r  timer_reg[20]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.907ns  (logic 4.072ns (51.498%)  route 3.835ns (48.502%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.725     6.267    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  CLK_OBUF_BUFG_inst/O
                         net (fo=245, routed)         3.110     9.473    CLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.993 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.993    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 4.060ns (51.536%)  route 3.818ns (48.464%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.725     6.267    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.363 r  CLK_OBUF_BUFG_inst/O
                         net (fo=245, routed)         3.093     9.456    CLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.964 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.964    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.376ns (55.876%)  route 1.087ns (44.124%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.270     1.857    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.883 r  CLK_OBUF_BUFG_inst/O
                         net (fo=245, routed)         0.817     2.700    CLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.909 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.909    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.388ns (55.839%)  route 1.098ns (44.161%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.270     1.857    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.883 r  CLK_OBUF_BUFG_inst/O
                         net (fo=245, routed)         0.828     2.711    CLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.932 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.932    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------





