{
  "name": "ostd::task::scheduler::info::AtomicCpuId::set_to_none",
  "span": "ostd/src/task/scheduler/info.rs:58:5: 58:30",
  "mir": "fn ostd::task::scheduler::info::AtomicCpuId::set_to_none(_1: &task::scheduler::info::AtomicCpuId) -> () {\n    let mut _0: ();\n    let  _2: ();\n    let mut _3: &core::sync::atomic::AtomicU32;\n    let mut _4: core::sync::atomic::Ordering;\n    debug self => _1;\n    bb0: {\n        StorageLive(_3);\n        _3 = &((*_1).0: core::sync::atomic::AtomicU32);\n        StorageLive(_4);\n        _4 = core::sync::atomic::Ordering::Relaxed;\n        _2 = core::sync::atomic::AtomicU32::store(move _3, task::scheduler::info::AtomicCpuId::NONE, move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        StorageDead(_3);\n        return;\n    }\n}\n"
}