Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May 12 20:28:42 2024
| Host         : KaiirosChronos running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file cva6_zybo_z7_20_timing_summary_routed.rpt -pb cva6_zybo_z7_20_timing_summary_routed.pb -rpx cva6_zybo_z7_20_timing_summary_routed.rpx -warn_on_violation
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (544)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (544)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/id_q_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.467        0.000                      0                46278        0.023        0.000                      0                46242        2.000        0.000                       0                 16172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_sys                  {0.000 4.000}        8.000           125.000         
  clk_out1_xlnx_clk_gen  {0.000 10.000}       20.000          50.000          
  clkfbout_xlnx_clk_gen  {0.000 4.000}        8.000           125.000         
tck                      {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_xlnx_clk_gen        0.467        0.000                      0                33957        0.023        0.000                      0                33957        8.750        0.000                       0                 15909  
  clkfbout_xlnx_clk_gen                                                                                                                                                    5.845        0.000                       0                     3  
tck                            1.420        0.000                      0                  453        0.111        0.000                      0                  453       49.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tck                    clk_out1_xlnx_clk_gen        9.321        0.000                      0                   43        2.821        0.000                      0                   43  
clk_out1_xlnx_clk_gen  tck                         18.423        0.000                      0                   36                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen       16.647        0.000                      0                11789        0.543        0.000                      0                11789  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.229ns  (logic 4.018ns (20.895%)  route 15.211ns (79.105%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 18.402 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.716    -0.976    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.757     0.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_18[1]
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=189, routed)         1.151     1.538    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12138
    SLICE_X71Y28         LUT6 (Prop_lut6_I4_O)        0.332     1.870 f  i_ariane/i_cva6/issue_stage_i/i___220/O
                         net (fo=9, routed)           0.483     2.353    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[21][1]
    SLICE_X72Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.477 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11/O
                         net (fo=3, routed)           0.662     3.139    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22/O
                         net (fo=1, routed)           0.665     3.928    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.052 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_6/O
                         net (fo=2, routed)           0.323     4.375    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X74Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___188_i_2/O
                         net (fo=68, routed)          0.672     5.171    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X74Y27         LUT4 (Prop_lut4_I1_O)        0.150     5.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.631     5.952    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.278 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6/O
                         net (fo=2, routed)           0.452     6.731    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6_n_11938
    SLICE_X69Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_9/O
                         net (fo=4, routed)           0.723     7.577    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_4/O
                         net (fo=5, routed)           0.842     8.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=151, routed)         0.372     9.040    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.164 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___329_i_3/O
                         net (fo=3, routed)           0.306     9.470    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.594 r  i_ariane/i_cva6/ex_stage_i/i___19_i_3/O
                         net (fo=34, routed)          0.210     9.804    i_ariane/i_cva6/ex_stage_i/i___19_i_3_n_11938
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  i_ariane/i_cva6/ex_stage_i/i___19_i_2/O
                         net (fo=14, routed)          0.647    10.575    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65/O
                         net (fo=2, routed)           0.547    11.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65_n_11938
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.370 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.427    11.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11938
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.440    12.361    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.485 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.211    12.696    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11938
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.820 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.500    13.320    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.444 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.151    13.596    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11938
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.737    14.456    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.580 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5/O
                         net (fo=5, routed)           0.986    15.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5_n_11938
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.690 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7/O
                         net (fo=4, routed)           0.776    16.466    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7_n_11938
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.590 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_3/O
                         net (fo=6, routed)           0.878    17.469    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_3_n_11938
    SLICE_X66Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.593 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.661    18.253    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_11938
    SLICE_X69Y29         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.547    18.402    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X69Y29         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/C
                         clock pessimism              0.602    19.005    
                         clock uncertainty           -0.079    18.925    
    SLICE_X69Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.720    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.229ns  (logic 4.018ns (20.895%)  route 15.211ns (79.105%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 18.402 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.716    -0.976    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.757     0.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_18[1]
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=189, routed)         1.151     1.538    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12138
    SLICE_X71Y28         LUT6 (Prop_lut6_I4_O)        0.332     1.870 f  i_ariane/i_cva6/issue_stage_i/i___220/O
                         net (fo=9, routed)           0.483     2.353    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[21][1]
    SLICE_X72Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.477 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11/O
                         net (fo=3, routed)           0.662     3.139    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22/O
                         net (fo=1, routed)           0.665     3.928    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.052 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_6/O
                         net (fo=2, routed)           0.323     4.375    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X74Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___188_i_2/O
                         net (fo=68, routed)          0.672     5.171    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X74Y27         LUT4 (Prop_lut4_I1_O)        0.150     5.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.631     5.952    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.278 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6/O
                         net (fo=2, routed)           0.452     6.731    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6_n_11938
    SLICE_X69Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_9/O
                         net (fo=4, routed)           0.723     7.577    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_4/O
                         net (fo=5, routed)           0.842     8.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=151, routed)         0.372     9.040    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.164 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___329_i_3/O
                         net (fo=3, routed)           0.306     9.470    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.594 r  i_ariane/i_cva6/ex_stage_i/i___19_i_3/O
                         net (fo=34, routed)          0.210     9.804    i_ariane/i_cva6/ex_stage_i/i___19_i_3_n_11938
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  i_ariane/i_cva6/ex_stage_i/i___19_i_2/O
                         net (fo=14, routed)          0.647    10.575    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65/O
                         net (fo=2, routed)           0.547    11.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65_n_11938
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.370 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.427    11.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11938
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.440    12.361    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.485 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.211    12.696    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11938
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.820 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.500    13.320    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.444 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.151    13.596    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11938
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.737    14.456    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.580 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5/O
                         net (fo=5, routed)           0.986    15.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5_n_11938
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.690 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7/O
                         net (fo=4, routed)           0.776    16.466    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7_n_11938
    SLICE_X66Y29         LUT5 (Prop_lut5_I2_O)        0.124    16.590 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_3/O
                         net (fo=6, routed)           0.878    17.469    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_3_n_11938
    SLICE_X66Y29         LUT6 (Prop_lut6_I1_O)        0.124    17.593 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.661    18.253    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_11938
    SLICE_X69Y29         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.547    18.402    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X69Y29         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][4]/C
                         clock pessimism              0.602    19.005    
                         clock uncertainty           -0.079    18.925    
    SLICE_X69Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.720    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][4]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 4.018ns (21.077%)  route 15.045ns (78.923%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 18.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.716    -0.976    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.757     0.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_18[1]
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=189, routed)         1.151     1.538    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12138
    SLICE_X71Y28         LUT6 (Prop_lut6_I4_O)        0.332     1.870 f  i_ariane/i_cva6/issue_stage_i/i___220/O
                         net (fo=9, routed)           0.483     2.353    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[21][1]
    SLICE_X72Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.477 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11/O
                         net (fo=3, routed)           0.662     3.139    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22/O
                         net (fo=1, routed)           0.665     3.928    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.052 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_6/O
                         net (fo=2, routed)           0.323     4.375    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X74Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___188_i_2/O
                         net (fo=68, routed)          0.672     5.171    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X74Y27         LUT4 (Prop_lut4_I1_O)        0.150     5.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.631     5.952    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.278 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6/O
                         net (fo=2, routed)           0.452     6.731    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6_n_11938
    SLICE_X69Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_9/O
                         net (fo=4, routed)           0.723     7.577    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_4/O
                         net (fo=5, routed)           0.842     8.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=151, routed)         0.372     9.040    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.164 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___329_i_3/O
                         net (fo=3, routed)           0.306     9.470    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.594 r  i_ariane/i_cva6/ex_stage_i/i___19_i_3/O
                         net (fo=34, routed)          0.210     9.804    i_ariane/i_cva6/ex_stage_i/i___19_i_3_n_11938
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  i_ariane/i_cva6/ex_stage_i/i___19_i_2/O
                         net (fo=14, routed)          0.647    10.575    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65/O
                         net (fo=2, routed)           0.547    11.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65_n_11938
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.370 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.427    11.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11938
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.440    12.361    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.485 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.211    12.696    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11938
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.820 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.500    13.320    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.444 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.151    13.596    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11938
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.737    14.456    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.580 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5/O
                         net (fo=5, routed)           0.986    15.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5_n_11938
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.690 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7/O
                         net (fo=4, routed)           0.804    16.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7_n_11938
    SLICE_X68Y28         LUT5 (Prop_lut5_I2_O)        0.124    16.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3/O
                         net (fo=6, routed)           0.857    17.476    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3_n_11938
    SLICE_X71Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.600 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.487    18.087    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1_n_11938
    SLICE_X69Y28         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.546    18.401    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X69Y28         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][0]/C
                         clock pessimism              0.602    19.004    
                         clock uncertainty           -0.079    18.924    
    SLICE_X69Y28         FDCE (Setup_fdce_C_CE)      -0.205    18.719    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -18.087    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 4.018ns (21.077%)  route 15.045ns (78.923%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 18.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.716    -0.976    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.757     0.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_18[1]
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=189, routed)         1.151     1.538    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12138
    SLICE_X71Y28         LUT6 (Prop_lut6_I4_O)        0.332     1.870 f  i_ariane/i_cva6/issue_stage_i/i___220/O
                         net (fo=9, routed)           0.483     2.353    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[21][1]
    SLICE_X72Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.477 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11/O
                         net (fo=3, routed)           0.662     3.139    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22/O
                         net (fo=1, routed)           0.665     3.928    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.052 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_6/O
                         net (fo=2, routed)           0.323     4.375    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X74Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___188_i_2/O
                         net (fo=68, routed)          0.672     5.171    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X74Y27         LUT4 (Prop_lut4_I1_O)        0.150     5.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.631     5.952    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.278 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6/O
                         net (fo=2, routed)           0.452     6.731    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6_n_11938
    SLICE_X69Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_9/O
                         net (fo=4, routed)           0.723     7.577    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_4/O
                         net (fo=5, routed)           0.842     8.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=151, routed)         0.372     9.040    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.164 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___329_i_3/O
                         net (fo=3, routed)           0.306     9.470    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.594 r  i_ariane/i_cva6/ex_stage_i/i___19_i_3/O
                         net (fo=34, routed)          0.210     9.804    i_ariane/i_cva6/ex_stage_i/i___19_i_3_n_11938
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  i_ariane/i_cva6/ex_stage_i/i___19_i_2/O
                         net (fo=14, routed)          0.647    10.575    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65/O
                         net (fo=2, routed)           0.547    11.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65_n_11938
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.370 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.427    11.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11938
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.440    12.361    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.485 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.211    12.696    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11938
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.820 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.500    13.320    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.444 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.151    13.596    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11938
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.737    14.456    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.580 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5/O
                         net (fo=5, routed)           0.986    15.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5_n_11938
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.690 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7/O
                         net (fo=4, routed)           0.804    16.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7_n_11938
    SLICE_X68Y28         LUT5 (Prop_lut5_I2_O)        0.124    16.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3/O
                         net (fo=6, routed)           0.857    17.476    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3_n_11938
    SLICE_X71Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.600 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.487    18.087    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1_n_11938
    SLICE_X69Y28         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.546    18.401    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X69Y28         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][1]/C
                         clock pessimism              0.602    19.004    
                         clock uncertainty           -0.079    18.924    
    SLICE_X69Y28         FDCE (Setup_fdce_C_CE)      -0.205    18.719    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][1]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -18.087    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 4.018ns (21.077%)  route 15.045ns (78.923%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 18.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.716    -0.976    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.757     0.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_18[1]
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=189, routed)         1.151     1.538    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12138
    SLICE_X71Y28         LUT6 (Prop_lut6_I4_O)        0.332     1.870 f  i_ariane/i_cva6/issue_stage_i/i___220/O
                         net (fo=9, routed)           0.483     2.353    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[21][1]
    SLICE_X72Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.477 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11/O
                         net (fo=3, routed)           0.662     3.139    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22/O
                         net (fo=1, routed)           0.665     3.928    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.052 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_6/O
                         net (fo=2, routed)           0.323     4.375    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X74Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___188_i_2/O
                         net (fo=68, routed)          0.672     5.171    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X74Y27         LUT4 (Prop_lut4_I1_O)        0.150     5.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.631     5.952    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.278 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6/O
                         net (fo=2, routed)           0.452     6.731    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6_n_11938
    SLICE_X69Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_9/O
                         net (fo=4, routed)           0.723     7.577    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_4/O
                         net (fo=5, routed)           0.842     8.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=151, routed)         0.372     9.040    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.164 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___329_i_3/O
                         net (fo=3, routed)           0.306     9.470    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.594 r  i_ariane/i_cva6/ex_stage_i/i___19_i_3/O
                         net (fo=34, routed)          0.210     9.804    i_ariane/i_cva6/ex_stage_i/i___19_i_3_n_11938
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  i_ariane/i_cva6/ex_stage_i/i___19_i_2/O
                         net (fo=14, routed)          0.647    10.575    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65/O
                         net (fo=2, routed)           0.547    11.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65_n_11938
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.370 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.427    11.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11938
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.440    12.361    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.485 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.211    12.696    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11938
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.820 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.500    13.320    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.444 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.151    13.596    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11938
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.737    14.456    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.580 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5/O
                         net (fo=5, routed)           0.986    15.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5_n_11938
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.690 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7/O
                         net (fo=4, routed)           0.804    16.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7_n_11938
    SLICE_X68Y28         LUT5 (Prop_lut5_I2_O)        0.124    16.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3/O
                         net (fo=6, routed)           0.857    17.476    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3_n_11938
    SLICE_X71Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.600 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.487    18.087    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1_n_11938
    SLICE_X68Y28         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.546    18.401    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X68Y28         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][2]/C
                         clock pessimism              0.602    19.004    
                         clock uncertainty           -0.079    18.924    
    SLICE_X68Y28         FDCE (Setup_fdce_C_CE)      -0.205    18.719    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][2]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -18.087    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 4.018ns (21.077%)  route 15.045ns (78.923%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 18.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.716    -0.976    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.757     0.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_18[1]
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=189, routed)         1.151     1.538    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12138
    SLICE_X71Y28         LUT6 (Prop_lut6_I4_O)        0.332     1.870 f  i_ariane/i_cva6/issue_stage_i/i___220/O
                         net (fo=9, routed)           0.483     2.353    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[21][1]
    SLICE_X72Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.477 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11/O
                         net (fo=3, routed)           0.662     3.139    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22/O
                         net (fo=1, routed)           0.665     3.928    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.052 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_6/O
                         net (fo=2, routed)           0.323     4.375    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X74Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___188_i_2/O
                         net (fo=68, routed)          0.672     5.171    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X74Y27         LUT4 (Prop_lut4_I1_O)        0.150     5.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.631     5.952    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.278 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6/O
                         net (fo=2, routed)           0.452     6.731    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6_n_11938
    SLICE_X69Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_9/O
                         net (fo=4, routed)           0.723     7.577    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_4/O
                         net (fo=5, routed)           0.842     8.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=151, routed)         0.372     9.040    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.164 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___329_i_3/O
                         net (fo=3, routed)           0.306     9.470    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.594 r  i_ariane/i_cva6/ex_stage_i/i___19_i_3/O
                         net (fo=34, routed)          0.210     9.804    i_ariane/i_cva6/ex_stage_i/i___19_i_3_n_11938
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  i_ariane/i_cva6/ex_stage_i/i___19_i_2/O
                         net (fo=14, routed)          0.647    10.575    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65/O
                         net (fo=2, routed)           0.547    11.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65_n_11938
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.370 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.427    11.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11938
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.440    12.361    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.485 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.211    12.696    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11938
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.820 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.500    13.320    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.444 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.151    13.596    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11938
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.737    14.456    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.580 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5/O
                         net (fo=5, routed)           0.986    15.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5_n_11938
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.690 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7/O
                         net (fo=4, routed)           0.804    16.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7_n_11938
    SLICE_X68Y28         LUT5 (Prop_lut5_I2_O)        0.124    16.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3/O
                         net (fo=6, routed)           0.857    17.476    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3_n_11938
    SLICE_X71Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.600 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.487    18.087    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1_n_11938
    SLICE_X69Y28         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.546    18.401    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X69Y28         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][3]/C
                         clock pessimism              0.602    19.004    
                         clock uncertainty           -0.079    18.924    
    SLICE_X69Y28         FDCE (Setup_fdce_C_CE)      -0.205    18.719    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][3]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -18.087    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.063ns  (logic 4.018ns (21.077%)  route 15.045ns (78.923%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 18.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.716    -0.976    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.757     0.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_18[1]
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=189, routed)         1.151     1.538    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12138
    SLICE_X71Y28         LUT6 (Prop_lut6_I4_O)        0.332     1.870 f  i_ariane/i_cva6/issue_stage_i/i___220/O
                         net (fo=9, routed)           0.483     2.353    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[21][1]
    SLICE_X72Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.477 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11/O
                         net (fo=3, routed)           0.662     3.139    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22/O
                         net (fo=1, routed)           0.665     3.928    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.052 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_6/O
                         net (fo=2, routed)           0.323     4.375    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X74Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___188_i_2/O
                         net (fo=68, routed)          0.672     5.171    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X74Y27         LUT4 (Prop_lut4_I1_O)        0.150     5.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.631     5.952    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.278 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6/O
                         net (fo=2, routed)           0.452     6.731    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6_n_11938
    SLICE_X69Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_9/O
                         net (fo=4, routed)           0.723     7.577    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_4/O
                         net (fo=5, routed)           0.842     8.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=151, routed)         0.372     9.040    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.164 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___329_i_3/O
                         net (fo=3, routed)           0.306     9.470    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.594 r  i_ariane/i_cva6/ex_stage_i/i___19_i_3/O
                         net (fo=34, routed)          0.210     9.804    i_ariane/i_cva6/ex_stage_i/i___19_i_3_n_11938
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  i_ariane/i_cva6/ex_stage_i/i___19_i_2/O
                         net (fo=14, routed)          0.647    10.575    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65/O
                         net (fo=2, routed)           0.547    11.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65_n_11938
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.370 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.427    11.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11938
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.440    12.361    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.485 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.211    12.696    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11938
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.820 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.500    13.320    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.444 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.151    13.596    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11938
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.737    14.456    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.580 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5/O
                         net (fo=5, routed)           0.986    15.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5_n_11938
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.690 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7/O
                         net (fo=4, routed)           0.804    16.495    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7_n_11938
    SLICE_X68Y28         LUT5 (Prop_lut5_I2_O)        0.124    16.619 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3/O
                         net (fo=6, routed)           0.857    17.476    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_3_n_11938
    SLICE_X71Y28         LUT6 (Prop_lut6_I1_O)        0.124    17.600 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.487    18.087    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1_n_11938
    SLICE_X69Y28         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.546    18.401    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X69Y28         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][4]/C
                         clock pessimism              0.602    19.004    
                         clock uncertainty           -0.079    18.924    
    SLICE_X69Y28         FDCE (Setup_fdce_C_CE)      -0.205    18.719    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][rd][4]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -18.087    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 4.018ns (21.147%)  route 14.982ns (78.853%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 18.404 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.716    -0.976    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.757     0.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_18[1]
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=189, routed)         1.151     1.538    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12138
    SLICE_X71Y28         LUT6 (Prop_lut6_I4_O)        0.332     1.870 f  i_ariane/i_cva6/issue_stage_i/i___220/O
                         net (fo=9, routed)           0.483     2.353    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[21][1]
    SLICE_X72Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.477 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11/O
                         net (fo=3, routed)           0.662     3.139    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22/O
                         net (fo=1, routed)           0.665     3.928    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.052 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_6/O
                         net (fo=2, routed)           0.323     4.375    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X74Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___188_i_2/O
                         net (fo=68, routed)          0.672     5.171    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X74Y27         LUT4 (Prop_lut4_I1_O)        0.150     5.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.631     5.952    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.278 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6/O
                         net (fo=2, routed)           0.452     6.731    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6_n_11938
    SLICE_X69Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_9/O
                         net (fo=4, routed)           0.723     7.577    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_4/O
                         net (fo=5, routed)           0.842     8.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=151, routed)         0.372     9.040    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.164 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___329_i_3/O
                         net (fo=3, routed)           0.306     9.470    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.594 r  i_ariane/i_cva6/ex_stage_i/i___19_i_3/O
                         net (fo=34, routed)          0.210     9.804    i_ariane/i_cva6/ex_stage_i/i___19_i_3_n_11938
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  i_ariane/i_cva6/ex_stage_i/i___19_i_2/O
                         net (fo=14, routed)          0.647    10.575    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65/O
                         net (fo=2, routed)           0.547    11.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65_n_11938
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.370 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.427    11.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11938
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.440    12.361    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.485 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.211    12.696    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11938
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.820 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.500    13.320    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.444 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.151    13.596    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11938
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.895    14.614    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X64Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.738 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=6, routed)           0.681    15.419    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[3][sbe][fu][2]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.543 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_2/O
                         net (fo=4, routed)           0.831    16.375    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12134
    SLICE_X66Y30         LUT5 (Prop_lut5_I2_O)        0.124    16.499 r  i_ariane/i_cva6/issue_stage_i/i___9/O
                         net (fo=6, routed)           0.897    17.395    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]_1
    SLICE_X66Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.505    18.024    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1_n_11938
    SLICE_X65Y32         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.549    18.404    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y32         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]/C
                         clock pessimism              0.567    18.972    
                         clock uncertainty           -0.079    18.892    
    SLICE_X65Y32         FDCE (Setup_fdce_C_CE)      -0.205    18.687    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         18.687    
                         arrival time                         -18.024    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.984ns  (logic 4.018ns (21.165%)  route 14.966ns (78.835%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 18.398 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.716    -0.976    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.757     0.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_18[1]
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=189, routed)         1.151     1.538    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12138
    SLICE_X71Y28         LUT6 (Prop_lut6_I4_O)        0.332     1.870 f  i_ariane/i_cva6/issue_stage_i/i___220/O
                         net (fo=9, routed)           0.483     2.353    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[21][1]
    SLICE_X72Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.477 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11/O
                         net (fo=3, routed)           0.662     3.139    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22/O
                         net (fo=1, routed)           0.665     3.928    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.052 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_6/O
                         net (fo=2, routed)           0.323     4.375    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X74Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___188_i_2/O
                         net (fo=68, routed)          0.672     5.171    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X74Y27         LUT4 (Prop_lut4_I1_O)        0.150     5.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.631     5.952    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.278 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6/O
                         net (fo=2, routed)           0.452     6.731    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6_n_11938
    SLICE_X69Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_9/O
                         net (fo=4, routed)           0.723     7.577    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_4/O
                         net (fo=5, routed)           0.842     8.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=151, routed)         0.372     9.040    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.164 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___329_i_3/O
                         net (fo=3, routed)           0.306     9.470    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.594 r  i_ariane/i_cva6/ex_stage_i/i___19_i_3/O
                         net (fo=34, routed)          0.210     9.804    i_ariane/i_cva6/ex_stage_i/i___19_i_3_n_11938
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  i_ariane/i_cva6/ex_stage_i/i___19_i_2/O
                         net (fo=14, routed)          0.647    10.575    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65/O
                         net (fo=2, routed)           0.547    11.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65_n_11938
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.370 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.427    11.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11938
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.440    12.361    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.485 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.211    12.696    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11938
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.820 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.500    13.320    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.444 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.151    13.596    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11938
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.737    14.456    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.580 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5/O
                         net (fo=5, routed)           0.986    15.566    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_5_n_11938
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.690 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7/O
                         net (fo=4, routed)           0.799    16.490    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_7_n_11938
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.124    16.614 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][rd][4]_i_3/O
                         net (fo=6, routed)           0.879    17.493    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][rd][4]_i_3_n_11938
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.124    17.617 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.391    18.008    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[2][sbe][rd][4]_i_1_n_11938
    SLICE_X64Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.543    18.398    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X64Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][3]/C
                         clock pessimism              0.567    18.966    
                         clock uncertainty           -0.079    18.886    
    SLICE_X64Y27         FDCE (Setup_fdce_C_CE)      -0.205    18.681    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[2][sbe][rd][3]
  -------------------------------------------------------------------
                         required time                         18.681    
                         arrival time                         -18.008    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.983ns  (logic 4.018ns (21.166%)  route 14.965ns (78.834%))
  Logic Levels:           25  (LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=14)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 18.401 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.716    -0.976    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y27         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.520 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=192, routed)         0.757     0.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_18[1]
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.150     0.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___38_i_1__0/O
                         net (fo=189, routed)         1.151     1.538    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12138
    SLICE_X71Y28         LUT6 (Prop_lut6_I4_O)        0.332     1.870 f  i_ariane/i_cva6/issue_stage_i/i___220/O
                         net (fo=9, routed)           0.483     2.353    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[21][1]
    SLICE_X72Y27         LUT4 (Prop_lut4_I3_O)        0.124     2.477 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11/O
                         net (fo=3, routed)           0.662     3.139    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_11_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.263 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22/O
                         net (fo=1, routed)           0.665     3.928    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_22_n_11938
    SLICE_X73Y26         LUT6 (Prop_lut6_I2_O)        0.124     4.052 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___188_i_6/O
                         net (fo=2, routed)           0.323     4.375    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/mtval_q_reg[0]
    SLICE_X74Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.499 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___188_i_2/O
                         net (fo=68, routed)          0.672     5.171    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X74Y27         LUT4 (Prop_lut4_I1_O)        0.150     5.321 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.631     5.952    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X75Y26         LUT6 (Prop_lut6_I1_O)        0.326     6.278 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6/O
                         net (fo=2, routed)           0.452     6.731    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_6_n_11938
    SLICE_X69Y27         LUT5 (Prop_lut5_I2_O)        0.124     6.855 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_9/O
                         net (fo=4, routed)           0.723     7.577    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_4
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.701 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_4/O
                         net (fo=5, routed)           0.842     8.543    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X63Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.667 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___6_i_1/O
                         net (fo=151, routed)         0.372     9.040    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X61Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.164 f  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___329_i_3/O
                         net (fo=3, routed)           0.306     9.470    i_ariane/i_cva6/ex_stage_i/mult_valid_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.124     9.594 r  i_ariane/i_cva6/ex_stage_i/i___19_i_3/O
                         net (fo=34, routed)          0.210     9.804    i_ariane/i_cva6/ex_stage_i/i___19_i_3_n_11938
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.928 r  i_ariane/i_cva6/ex_stage_i/i___19_i_2/O
                         net (fo=14, routed)          0.647    10.575    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124    10.699 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65/O
                         net (fo=2, routed)           0.547    11.246    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_b_q[31]_i_65_n_11938
    SLICE_X61Y28         LUT6 (Prop_lut6_I3_O)        0.124    11.370 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24/O
                         net (fo=2, routed)           0.427    11.797    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_24_n_11938
    SLICE_X60Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_13/O
                         net (fo=1, routed)           0.440    12.361    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs1_fwd_req[5]
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.485 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6/O
                         net (fo=33, routed)          0.211    12.696    i_ariane/i_cva6/issue_stage_i/i_scoreboard/operand_a_q[31]_i_6_n_11938
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.124    12.820 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___341_i_7/O
                         net (fo=2, routed)           0.500    13.320    i_ariane/i_cva6/issue_stage_i/rs1_valid_sb_iro
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124    13.444 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.151    13.596    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_11938
    SLICE_X61Y30         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_3/O
                         net (fo=26, routed)          0.895    14.614    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X64Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.738 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=6, routed)           0.681    15.419    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_n[3][sbe][fu][2]
    SLICE_X65Y29         LUT6 (Prop_lut6_I3_O)        0.124    15.543 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___7_i_2/O
                         net (fo=4, routed)           0.831    16.375    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_12134
    SLICE_X66Y30         LUT5 (Prop_lut5_I2_O)        0.124    16.499 r  i_ariane/i_cva6/issue_stage_i/i___9/O
                         net (fo=6, routed)           0.897    17.395    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][0]_1
    SLICE_X66Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.519 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.487    18.007    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1_n_11938
    SLICE_X65Y29         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.546    18.401    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y29         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][1]/C
                         clock pessimism              0.567    18.969    
                         clock uncertainty           -0.079    18.889    
    SLICE_X65Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.684    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][1]
  -------------------------------------------------------------------
                         required time                         18.684    
                         arrival time                         -18.007    
  -------------------------------------------------------------------
                         slack                                  0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.659    -0.548    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X59Y105        FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.205    -0.202    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/ADDRD0
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.933    -0.782    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/WCLK
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMA/CLK
                         clock pessimism              0.247    -0.535    
    SLICE_X58Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.225    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.659    -0.548    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X59Y105        FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.205    -0.202    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/ADDRD0
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.933    -0.782    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/WCLK
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism              0.247    -0.535    
    SLICE_X58Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.225    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.659    -0.548    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X59Y105        FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.205    -0.202    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/ADDRD0
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.933    -0.782    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/WCLK
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMB/CLK
                         clock pessimism              0.247    -0.535    
    SLICE_X58Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.225    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.659    -0.548    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X59Y105        FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.205    -0.202    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/ADDRD0
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.933    -0.782    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/WCLK
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism              0.247    -0.535    
    SLICE_X58Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.225    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.659    -0.548    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X59Y105        FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.205    -0.202    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/ADDRD0
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.933    -0.782    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/WCLK
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMC/CLK
                         clock pessimism              0.247    -0.535    
    SLICE_X58Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.225    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.659    -0.548    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X59Y105        FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.205    -0.202    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/ADDRD0
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.933    -0.782    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/WCLK
    SLICE_X58Y105        RAMD32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism              0.247    -0.535    
    SLICE_X58Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.225    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.659    -0.548    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X59Y105        FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.205    -0.202    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/ADDRD0
    SLICE_X58Y105        RAMS32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.933    -0.782    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/WCLK
    SLICE_X58Y105        RAMS32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMD/CLK
                         clock pessimism              0.247    -0.535    
    SLICE_X58Y105        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.225    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMD
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.659    -0.548    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X59Y105        FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.205    -0.202    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/ADDRD0
    SLICE_X58Y105        RAMS32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.933    -0.782    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/WCLK
    SLICE_X58Y105        RAMS32                                       r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMD_D1/CLK
                         clock pessimism              0.247    -0.535    
    SLICE_X58Y105        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.225    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.261%)  route 0.172ns (53.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.539    -0.669    i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X50Y75         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDCE (Prop_fdce_C_Q)         0.148    -0.521 r  i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id][3]/Q
                         net (fo=2, routed)           0.172    -0.349    i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[id_n_11938_][3]
    SLICE_X48Y75         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.808    -0.907    i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X48Y75         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][3]/C
                         clock pessimism              0.503    -0.404    
    SLICE_X48Y75         FDCE (Hold_fdce_C_D)         0.017    -0.387    i_axi_xbar/i_xbar/gen_mst_port_mux[4].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[id][3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[ar_chan][addr][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[ar_chan][addr][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.485%)  route 0.235ns (62.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.554    -0.654    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X48Y90         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[ar_chan][addr][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[ar_chan][addr][27]/Q
                         net (fo=3, routed)           0.235    -0.277    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[ar_chan][addr][27]
    SLICE_X51Y88         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[ar_chan][addr][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.818    -0.897    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X51Y88         FDCE                                         r  i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[ar_chan][addr][27]/C
                         clock pessimism              0.503    -0.394    
    SLICE_X51Y88         FDCE (Hold_fdce_C_D)         0.070    -0.324    i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[ar_chan][addr][27]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xlnx_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y11     i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y11     i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y21     i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y21     i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y10     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y12     i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y12     i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y2      i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y2      i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y35     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y35     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y35     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y35     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y35     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y35     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y35     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y35     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y105    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y105    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X86Y52     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_rtrn_id_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X86Y52     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_rtrn_id_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X86Y52     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_rtrn_id_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X86Y52     i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_rtrn_id_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y33     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y33     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y33     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y33     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y33     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y33     i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/gen_fpga_regfile.i_ariane_regfile_fpga/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_24_29/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  clkfbout_xlnx_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlnx_clk_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   i_xlnx_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        1.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.757ns  (logic 4.080ns (70.872%)  route 1.677ns (29.128%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.061     7.321    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X112Y101       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.524     7.845 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.677     9.523    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.079 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.079    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.079    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             15.058ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.871ns  (logic 0.517ns (27.653%)  route 1.354ns (72.347%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    W16                                               0.000     5.000 r  tdi (IN)
                         net (fo=0)                   0.000     5.000    tdi
    W16                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  tdi_IBUF_inst/O
                         net (fo=5, routed)           1.088     6.543    i_dmi_jtag/i_dmi_jtag_tap/tdi_IBUF
    SLICE_X111Y103       LUT2 (Prop_lut2_I0_O)        0.063     6.606 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.265     6.871    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d[zero1][31]
    SLICE_X111Y104       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.720    22.530    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X111Y104       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/C
                         clock pessimism              0.000    22.530    
                         clock uncertainty           -0.501    22.029    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)       -0.100    21.929    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                         21.929    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                 15.058    

Slack (MET) :             15.405ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.638ns  (logic 0.510ns (31.159%)  route 1.128ns (68.841%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    W16                                               0.000     5.000 r  tdi (IN)
                         net (fo=0)                   0.000     5.000    tdi
    W16                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  tdi_IBUF_inst/O
                         net (fo=5, routed)           1.128     6.582    i_dmi_jtag/i_dmi_jtag_tap/tdi_IBUF
    SLICE_X111Y101       LUT6 (Prop_lut6_I0_O)        0.056     6.638 r  i_dmi_jtag/i_dmi_jtag_tap/bypass_q_i_1/O
                         net (fo=1, routed)           0.000     6.638    i_dmi_jtag/i_dmi_jtag_tap/bypass_q_i_1_n_11938
    SLICE_X111Y101       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.721    22.531    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X111Y101       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg/C
                         clock pessimism              0.000    22.531    
                         clock uncertainty           -0.501    22.030    
    SLICE_X111Y101       FDCE (Setup_fdce_C_D)        0.013    22.043    i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg
  -------------------------------------------------------------------
                         required time                         22.043    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                 15.405    

Slack (MET) :             15.444ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/dr_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.599ns  (logic 0.510ns (31.923%)  route 1.088ns (68.077%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    W16                                               0.000     5.000 r  tdi (IN)
                         net (fo=0)                   0.000     5.000    tdi
    W16                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  tdi_IBUF_inst/O
                         net (fo=5, routed)           1.088     6.543    i_dmi_jtag/i_dmi_jtag_tap/tdi_IBUF
    SLICE_X111Y103       LUT4 (Prop_lut4_I2_O)        0.056     6.599 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_2/O
                         net (fo=1, routed)           0.000     6.599    i_dmi_jtag/dr_d[40]
    SLICE_X111Y103       FDCE                                         r  i_dmi_jtag/dr_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.720    22.530    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X111Y103       FDCE                                         r  i_dmi_jtag/dr_q_reg[40]/C
                         clock pessimism              0.000    22.530    
                         clock uncertainty           -0.501    22.029    
    SLICE_X111Y103       FDCE (Setup_fdce_C_D)        0.014    22.043    i_dmi_jtag/dr_q_reg[40]
  -------------------------------------------------------------------
                         required time                         22.043    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 15.444    

Slack (MET) :             15.505ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.559ns  (logic 0.510ns (32.747%)  route 1.048ns (67.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    W16                                               0.000     5.000 r  tdi (IN)
                         net (fo=0)                   0.000     5.000    tdi
    W16                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  tdi_IBUF_inst/O
                         net (fo=5, routed)           1.048     6.503    i_dmi_jtag/i_dmi_jtag_tap/tdi_IBUF
    SLICE_X112Y104       LUT6 (Prop_lut6_I5_O)        0.056     6.559 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_2/O
                         net (fo=1, routed)           0.000     6.559    i_dmi_jtag/i_dmi_jtag_tap/idcode_d[31]
    SLICE_X112Y104       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.720    22.530    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X112Y104       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]/C
                         clock pessimism              0.000    22.530    
                         clock uncertainty           -0.501    22.029    
    SLICE_X112Y104       FDCE (Setup_fdce_C_D)        0.035    22.064    i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]
  -------------------------------------------------------------------
                         required time                         22.064    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                 15.505    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.442ns  (logic 0.558ns (38.691%)  route 0.884ns (61.308%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          0.884     6.386    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X110Y99        LUT4 (Prop_lut4_I1_O)        0.056     6.442 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000     6.442    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_11938
    SLICE_X110Y99        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639    22.449    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X110Y99        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                         clock pessimism              0.000    22.449    
                         clock uncertainty           -0.501    21.948    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.013    21.961    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         21.961    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.541ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.525ns  (logic 0.506ns (33.208%)  route 1.019ns (66.792%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    W16                                               0.000     5.000 r  tdi (IN)
                         net (fo=0)                   0.000     5.000    tdi
    W16                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  tdi_IBUF_inst/O
                         net (fo=5, routed)           1.019     6.473    i_dmi_jtag/i_dmi_jtag_tap/tdi_IBUF
    SLICE_X111Y100       LUT3 (Prop_lut3_I2_O)        0.052     6.525 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_2/O
                         net (fo=1, routed)           0.000     6.525    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_d[4]
    SLICE_X111Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.721    22.531    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/C
                         clock pessimism              0.000    22.531    
                         clock uncertainty           -0.501    22.030    
    SLICE_X111Y100       FDCE (Setup_fdce_C_D)        0.036    22.066    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                          -6.525    
  -------------------------------------------------------------------
                         slack                                 15.541    

Slack (MET) :             15.542ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.441ns  (logic 0.557ns (38.649%)  route 0.884ns (61.351%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          0.884     6.386    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X110Y99        LUT3 (Prop_lut3_I2_O)        0.055     6.441 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1/O
                         net (fo=1, routed)           0.000     6.441    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1_n_11938
    SLICE_X110Y99        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639    22.449    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X110Y99        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C
                         clock pessimism              0.000    22.449    
                         clock uncertainty           -0.501    21.948    
    SLICE_X110Y99        FDCE (Setup_fdce_C_D)        0.036    21.984    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         21.984    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 15.542    

Slack (MET) :             15.630ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.435ns  (logic 0.558ns (38.879%)  route 0.877ns (61.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          0.877     6.379    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X112Y100       LUT2 (Prop_lut2_I1_O)        0.056     6.435 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[8]_i_1/O
                         net (fo=1, routed)           0.000     6.435    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[8]_i_1_n_11938
    SLICE_X112Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.721    22.531    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X112Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/C
                         clock pessimism              0.000    22.531    
                         clock uncertainty           -0.501    22.030    
    SLICE_X112Y100       FDCE (Setup_fdce_C_D)        0.035    22.065    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]
  -------------------------------------------------------------------
                         required time                         22.065    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                 15.630    

Slack (MET) :             15.648ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.416ns  (logic 0.558ns (39.402%)  route 0.858ns (60.598%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          0.858     6.360    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.056     6.416 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1/O
                         net (fo=1, routed)           0.000     6.416    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1_n_11938
    SLICE_X112Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.721    22.531    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X112Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/C
                         clock pessimism              0.000    22.531    
                         clock uncertainty           -0.501    22.030    
    SLICE_X112Y100       FDCE (Setup_fdce_C_D)        0.034    22.064    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         22.064    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                 15.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.412%)  route 0.371ns (66.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.639     2.449    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X111Y99        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     2.590 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/Q
                         net (fo=51, routed)          0.371     2.961    i_dmi_jtag/i_dmi_jtag_tap/test_logic_reset
    SLICE_X111Y100       LUT3 (Prop_lut3_I1_O)        0.045     3.006 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.006    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_d[0]
    SLICE_X111Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.997     3.244    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X111Y100       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[0]/C
                         clock pessimism             -0.442     2.802    
    SLICE_X111Y100       FDCE (Hold_fdce_C_D)         0.092     2.894    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.720     2.530    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X109Y102       FDCE                                         r  i_dmi_jtag/dr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.141     2.671 r  i_dmi_jtag/dr_q_reg[3]/Q
                         net (fo=2, routed)           0.065     2.736    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][1]
    SLICE_X108Y102       LUT4 (Prop_lut4_I0_O)        0.045     2.781 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.781    i_dmi_jtag/data_d[1]
    SLICE_X108Y102       FDCE                                         r  i_dmi_jtag/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.994     3.241    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X108Y102       FDCE                                         r  i_dmi_jtag/data_q_reg[1]/C
                         clock pessimism             -0.698     2.543    
    SLICE_X108Y102       FDCE (Hold_fdce_C_D)         0.121     2.664    i_dmi_jtag/data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.718     2.528    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X113Y111       FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y111       FDPE (Prop_fdpe_C_Q)         0.141     2.669 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[20]/Q
                         net (fo=1, routed)           0.091     2.760    i_dmi_jtag/i_dmi_jtag_tap/idcode_q[20]
    SLICE_X112Y111       LUT6 (Prop_lut6_I5_O)        0.045     2.805 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.805    i_dmi_jtag/i_dmi_jtag_tap/idcode_d[19]
    SLICE_X112Y111       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.994     3.241    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X112Y111       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[19]/C
                         clock pessimism             -0.700     2.541    
    SLICE_X112Y111       FDCE (Hold_fdce_C_D)         0.121     2.662    i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/address_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.240ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.719     2.529    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X109Y105       FDCE                                         r  i_dmi_jtag/dr_q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y105       FDCE (Prop_fdce_C_Q)         0.141     2.670 r  i_dmi_jtag/dr_q_reg[35]/Q
                         net (fo=2, routed)           0.103     2.773    i_dmi_jtag/dmi[address][1]
    SLICE_X108Y105       FDCE                                         r  i_dmi_jtag/address_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.993     3.240    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X108Y105       FDCE                                         r  i_dmi_jtag/address_q_reg[1]/C
                         clock pessimism             -0.698     2.542    
    SLICE_X108Y105       FDCE (Hold_fdce_C_D)         0.085     2.627    i_dmi_jtag/address_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.718     2.528    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X111Y111       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y111       FDCE (Prop_fdce_C_Q)         0.141     2.669 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[11]/Q
                         net (fo=1, routed)           0.098     2.767    i_dmi_jtag/i_dmi_jtag_tap/idcode_q[11]
    SLICE_X112Y111       LUT6 (Prop_lut6_I5_O)        0.045     2.812 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q[10]_i_1/O
                         net (fo=1, routed)           0.000     2.812    i_dmi_jtag/i_dmi_jtag_tap/idcode_d[10]
    SLICE_X112Y111       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.994     3.241    i_dmi_jtag/i_dmi_jtag_tap/tck_IBUF_BUFG
    SLICE_X112Y111       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[10]/C
                         clock pessimism             -0.697     2.544    
    SLICE_X112Y111       FDCE (Hold_fdce_C_D)         0.121     2.665    i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/dr_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.997%)  route 0.124ns (40.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.692     2.502    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X103Y105       FDCE                                         r  i_dmi_jtag/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y105       FDCE (Prop_fdce_C_Q)         0.141     2.643 r  i_dmi_jtag/data_q_reg[7]/Q
                         net (fo=2, routed)           0.124     2.767    i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[33][7]
    SLICE_X104Y105       LUT4 (Prop_lut4_I1_O)        0.045     2.812 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     2.812    i_dmi_jtag/dr_d[9]
    SLICE_X104Y105       FDCE                                         r  i_dmi_jtag/dr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.967     3.214    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X104Y105       FDCE                                         r  i_dmi_jtag/dr_q_reg[9]/C
                         clock pessimism             -0.675     2.539    
    SLICE_X104Y105       FDCE (Hold_fdce_C_D)         0.121     2.660    i_dmi_jtag/dr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.241ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.720     2.530    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X109Y102       FDCE                                         r  i_dmi_jtag/dr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.141     2.671 r  i_dmi_jtag/dr_q_reg[16]/Q
                         net (fo=2, routed)           0.099     2.770    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][14]
    SLICE_X108Y102       LUT4 (Prop_lut4_I0_O)        0.045     2.815 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     2.815    i_dmi_jtag/data_d[14]
    SLICE_X108Y102       FDCE                                         r  i_dmi_jtag/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.994     3.241    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X108Y102       FDCE                                         r  i_dmi_jtag/data_q_reg[14]/C
                         clock pessimism             -0.698     2.543    
    SLICE_X108Y102       FDCE (Hold_fdce_C_D)         0.120     2.663    i_dmi_jtag/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.045%)  route 0.125ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.692     2.502    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X105Y105       FDCE                                         r  i_dmi_jtag/data_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDCE (Prop_fdce_C_Q)         0.141     2.643 r  i_dmi_jtag/data_q_reg[25]/Q
                         net (fo=2, routed)           0.125     2.768    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[25]
    SLICE_X102Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.966     3.213    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                         clock pessimism             -0.675     2.538    
    SLICE_X102Y105       FDCE (Hold_fdce_C_D)         0.076     2.614    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.691     2.501    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X104Y107       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y107       FDCE (Prop_fdce_C_Q)         0.164     2.665 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/Q
                         net (fo=1, routed)           0.050     2.715    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][27]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.045     2.760 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[27]_i_1/O
                         net (fo=1, routed)           0.000     2.760    i_dmi_jtag/data_d[27]
    SLICE_X105Y107       FDCE                                         r  i_dmi_jtag/data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.966     3.213    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X105Y107       FDCE                                         r  i_dmi_jtag/data_q_reg[27]/C
                         clock pessimism             -0.699     2.514    
    SLICE_X105Y107       FDCE (Hold_fdce_C_D)         0.092     2.606    i_dmi_jtag/data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.645%)  route 0.127ns (47.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.692     2.502    i_dmi_jtag/tck_IBUF_BUFG
    SLICE_X105Y105       FDCE                                         r  i_dmi_jtag/data_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDCE (Prop_fdce_C_Q)         0.141     2.643 r  i_dmi_jtag/data_q_reg[24]/Q
                         net (fo=2, routed)           0.127     2.770    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[24]
    SLICE_X102Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.966     3.213    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                         clock pessimism             -0.675     2.538    
    SLICE_X102Y105       FDCE (Hold_fdce_C_D)         0.076     2.614    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X109Y103  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X109Y103  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X109Y103  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X108Y105  i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X108Y105  i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X108Y105  i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X108Y105  i_dmi_jtag/address_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X108Y105  i_dmi_jtag/address_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X108Y105  i_dmi_jtag/address_q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X112Y100  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X112Y100  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X112Y100  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X112Y100  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X112Y100  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X111Y101  i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X110Y102  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X110Y100  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X110Y100  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X110Y100  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X112Y101  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X112Y103  i_dmi_jtag/address_q_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X105Y105  i_dmi_jtag/data_q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X105Y105  i_dmi_jtag/data_q_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X105Y105  i_dmi_jtag/data_q_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X105Y105  i_dmi_jtag/data_q_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X103Y105  i_dmi_jtag/data_q_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X103Y105  i_dmi_jtag/data_q_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X103Y105  i_dmi_jtag/data_q_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X111Y103  i_dmi_jtag/dr_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        9.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.478ns (38.235%)  route 0.772ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 18.637 - 20.000 ) 
    Source Clock Delay      (SCD):    7.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.980     7.240    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y105       FDCE (Prop_fdce_C_Q)         0.478     7.718 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.772     8.491    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[7]
    SLICE_X102Y108       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.782    18.637    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X102Y108       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000    18.637    
                         clock uncertainty           -0.603    18.034    
    SLICE_X102Y108       FDCE (Setup_fdce_C_D)       -0.222    17.812    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                         17.812    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.343ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.419ns (35.573%)  route 0.759ns (64.427%))
  Logic Levels:           0  
  Clock Path Skew:        -8.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 18.712 - 20.000 ) 
    Source Clock Delay      (SCD):    7.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.058     7.318    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDCE (Prop_fdce_C_Q)         0.419     7.737 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.759     8.496    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[0]
    SLICE_X106Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.857    18.712    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000    18.712    
                         clock uncertainty           -0.603    18.109    
    SLICE_X106Y105       FDCE (Setup_fdce_C_D)       -0.270    17.839    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                         17.839    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  9.343    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.478ns (42.480%)  route 0.647ns (57.520%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    7.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.980     7.240    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X102Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y105       FDCE (Prop_fdce_C_Q)         0.478     7.718 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.647     8.366    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[6]
    SLICE_X103Y106       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.783    18.638    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y106       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000    18.638    
                         clock uncertainty           -0.603    18.035    
    SLICE_X103Y106       FDCE (Setup_fdce_C_D)       -0.233    17.802    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                         17.802    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.453ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.456ns (37.473%)  route 0.761ns (62.527%))
  Logic Levels:           0  
  Clock Path Skew:        -8.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.059     7.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.456     7.775 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.761     8.536    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[17]
    SLICE_X105Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.784    18.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000    18.639    
                         clock uncertainty           -0.603    18.036    
    SLICE_X105Y100       FDCE (Setup_fdce_C_D)       -0.047    17.989    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  9.453    

Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.456ns (37.569%)  route 0.758ns (62.431%))
  Logic Levels:           0  
  Clock Path Skew:        -8.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    7.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.058     7.318    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y104       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.456     7.774 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.758     8.532    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[31]
    SLICE_X104Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.784    18.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000    18.639    
                         clock uncertainty           -0.603    18.036    
    SLICE_X104Y102       FDCE (Setup_fdce_C_D)       -0.030    18.006    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                         18.006    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             9.480ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.920%)  route 0.581ns (58.080%))
  Logic Levels:           0  
  Clock Path Skew:        -8.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.059     7.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.419     7.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.581     8.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[19]
    SLICE_X105Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.784    18.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000    18.639    
                         clock uncertainty           -0.603    18.036    
    SLICE_X105Y100       FDCE (Setup_fdce_C_D)       -0.237    17.799    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                         17.799    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  9.480    

Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.361%)  route 0.594ns (58.639%))
  Logic Levels:           0  
  Clock Path Skew:        -8.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.059     7.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.419     7.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.594     8.333    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[20]
    SLICE_X104Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.784    18.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000    18.639    
                         clock uncertainty           -0.603    18.036    
    SLICE_X104Y102       FDCE (Setup_fdce_C_D)       -0.217    17.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                         17.819    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  9.486    

Slack (MET) :             9.492ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.518%)  route 0.590ns (58.482%))
  Logic Levels:           0  
  Clock Path Skew:        -8.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.059     7.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDCE (Prop_fdce_C_Q)         0.419     7.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.590     8.329    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[23]
    SLICE_X105Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.784    18.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000    18.639    
                         clock uncertainty           -0.603    18.036    
    SLICE_X105Y100       FDCE (Setup_fdce_C_D)       -0.215    17.821    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                         17.821    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  9.492    

Slack (MET) :             9.514ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.419ns (42.625%)  route 0.564ns (57.375%))
  Logic Levels:           0  
  Clock Path Skew:        -8.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 18.639 - 20.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.059     7.319    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.419     7.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.564     8.302    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[22]
    SLICE_X104Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.784    18.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000    18.639    
                         clock uncertainty           -0.603    18.036    
    SLICE_X104Y102       FDCE (Setup_fdce_C_D)       -0.220    17.816    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                         17.816    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  9.514    

Slack (MET) :             9.530ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - tck rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.064%)  route 0.627ns (59.936%))
  Logic Levels:           0  
  Clock Path Skew:        -8.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 18.712 - 20.000 ) 
    Source Clock Delay      (SCD):    7.318ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.058     7.318    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDCE (Prop_fdce_C_Q)         0.419     7.737 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.627     8.364    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X106Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.857    18.712    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000    18.712    
                         clock uncertainty           -0.603    18.109    
    SLICE_X106Y105       FDCE (Setup_fdce_C_D)       -0.215    17.894    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                         17.894    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  9.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.821ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        -3.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.719     2.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDCE (Prop_fdce_C_Q)         0.128     2.657 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.065     2.722    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X106Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.991    -0.724    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.603    -0.121    
    SLICE_X106Y105       FDCE (Hold_fdce_C_D)         0.022    -0.099    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  2.821    

Slack (MET) :             2.826ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -3.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.719     2.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDCE (Prop_fdce_C_Q)         0.141     2.670 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.110     2.780    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X106Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.991    -0.724    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.603    -0.121    
    SLICE_X106Y105       FDCE (Hold_fdce_C_D)         0.076    -0.045    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.846ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        -3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.693     2.503    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.164     2.667 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.110     2.777    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[3]
    SLICE_X105Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.966    -0.749    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X105Y100       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000    -0.749    
                         clock uncertainty            0.603    -0.146    
    SLICE_X105Y100       FDCE (Hold_fdce_C_D)         0.078    -0.068    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.862ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.816%)  route 0.116ns (45.184%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.720     2.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.141     2.671 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.116     2.787    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[0]
    SLICE_X106Y103       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.991    -0.724    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y103       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.603    -0.121    
    SLICE_X106Y103       FDCE (Hold_fdce_C_D)         0.047    -0.074    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  2.862    

Slack (MET) :             2.864ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.073%)  route 0.120ns (45.927%))
  Logic Levels:           0  
  Clock Path Skew:        -3.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.719     2.529    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDCE (Prop_fdce_C_Q)         0.141     2.670 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][3]/Q
                         net (fo=1, routed)           0.120     2.790    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[3]
    SLICE_X106Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.991    -0.724    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y105       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.603    -0.121    
    SLICE_X106Y105       FDCE (Hold_fdce_C_D)         0.047    -0.074    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][3]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.871ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.299%)  route 0.151ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.720     2.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.141     2.671 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.151     2.822    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[13]
    SLICE_X106Y103       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.991    -0.724    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y103       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.603    -0.121    
    SLICE_X106Y103       FDCE (Hold_fdce_C_D)         0.072    -0.049    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.878ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.720     2.530    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X106Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.128     2.658 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.119     2.778    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[18]
    SLICE_X106Y103       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.991    -0.724    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y103       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000    -0.724    
                         clock uncertainty            0.603    -0.121    
    SLICE_X106Y103       FDCE (Hold_fdce_C_D)         0.021    -0.100    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.879ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.483%)  route 0.112ns (40.517%))
  Logic Levels:           0  
  Clock Path Skew:        -3.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.692     2.502    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y106       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y106       FDCE (Prop_fdce_C_Q)         0.164     2.666 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.112     2.778    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[29]
    SLICE_X103Y106       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.964    -0.751    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y106       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000    -0.751    
                         clock uncertainty            0.603    -0.148    
    SLICE_X103Y106       FDCE (Hold_fdce_C_D)         0.047    -0.101    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.902ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           0  
  Clock Path Skew:        -3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.693     2.503    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.148     2.651 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.115     2.767    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[4]
    SLICE_X104Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.966    -0.749    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000    -0.749    
                         clock uncertainty            0.603    -0.146    
    SLICE_X104Y102       FDCE (Hold_fdce_C_D)         0.011    -0.135    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.904ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        -3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.603ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.693     2.503    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y101       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y101       FDCE (Prop_fdce_C_Q)         0.148     2.651 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.116     2.767    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[5]
    SLICE_X104Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.966    -0.749    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X104Y102       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000    -0.749    
                         clock uncertainty            0.603    -0.146    
    SLICE_X104Y102       FDCE (Hold_fdce_C_D)         0.010    -0.136    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  2.904    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       18.423ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.423ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.302ns  (logic 0.478ns (36.714%)  route 0.824ns (63.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
    SLICE_X102Y107       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.824     1.302    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[10]
    SLICE_X105Y103       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X105Y103       FDCE (Setup_fdce_C_D)       -0.275    19.725    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                         19.725    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 18.423    

Slack (MET) :             18.521ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.214ns  (logic 0.478ns (39.359%)  route 0.736ns (60.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y103                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
    SLICE_X102Y103       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.736     1.214    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[16]
    SLICE_X106Y104       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X106Y104       FDCE (Setup_fdce_C_D)       -0.265    19.735    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                 18.521    

Slack (MET) :             18.571ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.191ns  (logic 0.478ns (40.120%)  route 0.713ns (59.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y106                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
    SLICE_X102Y106       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.713     1.191    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[24]
    SLICE_X107Y106       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X107Y106       FDCE (Setup_fdce_C_D)       -0.238    19.762    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                         19.762    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                 18.571    

Slack (MET) :             18.580ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.186ns  (logic 0.478ns (40.314%)  route 0.708ns (59.686%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.708     1.186    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[22]
    SLICE_X107Y103       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X107Y103       FDCE (Setup_fdce_C_D)       -0.234    19.766    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                         19.766    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 18.580    

Slack (MET) :             18.705ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.234ns  (logic 0.518ns (41.969%)  route 0.716ns (58.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y103                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
    SLICE_X102Y103       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.716     1.234    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[17]
    SLICE_X107Y103       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X107Y103       FDCE (Setup_fdce_C_D)       -0.061    19.939    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 18.705    

Slack (MET) :             18.705ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.236ns  (logic 0.456ns (36.891%)  route 0.780ns (63.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
    SLICE_X107Y108       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=6, routed)           0.780     1.236    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg_0
    SLICE_X108Y106       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X108Y106       FDCE (Setup_fdce_C_D)       -0.059    19.941    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                         19.941    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                 18.705    

Slack (MET) :             18.708ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.231ns  (logic 0.518ns (42.074%)  route 0.713ns (57.926%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
    SLICE_X102Y107       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.713     1.231    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[7]
    SLICE_X107Y106       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X107Y106       FDCE (Setup_fdce_C_D)       -0.061    19.939    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                 18.708    

Slack (MET) :             18.721ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.007ns  (logic 0.478ns (47.476%)  route 0.529ns (52.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y103                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
    SLICE_X102Y103       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.529     1.007    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[14]
    SLICE_X107Y103       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X107Y103       FDCE (Setup_fdce_C_D)       -0.272    19.728    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                         19.728    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 18.721    

Slack (MET) :             18.724ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.043ns  (logic 0.478ns (45.826%)  route 0.565ns (54.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y104                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/C
    SLICE_X102Y104       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.565     1.043    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[30]
    SLICE_X106Y104       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X106Y104       FDCE (Setup_fdce_C_D)       -0.233    19.767    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                         19.767    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                 18.724    

Slack (MET) :             18.724ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.012ns  (logic 0.478ns (47.243%)  route 0.534ns (52.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y103                                    0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
    SLICE_X104Y103       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.534     1.012    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[18]
    SLICE_X106Y104       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X106Y104       FDCE (Setup_fdce_C_D)       -0.264    19.736    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 18.724    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       16.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.580ns (20.046%)  route 2.313ns (79.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.976    -0.716    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X103Y107       FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDCE (Prop_fdce_C_Q)         0.456    -0.260 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.095     0.835    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X103Y103       LUT2 (Prop_lut2_I0_O)        0.124     0.959 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           1.218     2.177    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X94Y100        FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.783    18.638    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X94Y100        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/C
                         clock pessimism              0.585    19.223    
                         clock uncertainty           -0.079    19.143    
    SLICE_X94Y100        FDCE (Recov_fdce_C_CLR)     -0.319    18.824    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -2.177    
  -------------------------------------------------------------------
                         slack                                 16.647    

Slack (MET) :             16.647ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.580ns (20.046%)  route 2.313ns (79.954%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.976    -0.716    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X103Y107       FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDCE (Prop_fdce_C_Q)         0.456    -0.260 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.095     0.835    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X103Y103       LUT2 (Prop_lut2_I0_O)        0.124     0.959 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           1.218     2.177    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X94Y100        FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.783    18.638    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X94Y100        FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.585    19.223    
                         clock uncertainty           -0.079    19.143    
    SLICE_X94Y100        FDCE (Recov_fdce_C_CLR)     -0.319    18.824    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.824    
                         arrival time                          -2.177    
  -------------------------------------------------------------------
                         slack                                 16.647    

Slack (MET) :             16.752ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.580ns (24.062%)  route 1.830ns (75.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.976    -0.716    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X103Y107       FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDCE (Prop_fdce_C_Q)         0.456    -0.260 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.095     0.835    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X103Y103       LUT2 (Prop_lut2_I0_O)        0.124     0.959 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           0.735     1.694    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X99Y98         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.609    18.464    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X99Y98         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]/C
                         clock pessimism              0.467    18.931    
                         clock uncertainty           -0.079    18.851    
    SLICE_X99Y98         FDCE (Recov_fdce_C_CLR)     -0.405    18.446    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.446    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 16.752    

Slack (MET) :             16.752ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.580ns (24.062%)  route 1.830ns (75.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.716ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.976    -0.716    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X103Y107       FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDCE (Prop_fdce_C_Q)         0.456    -0.260 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.095     0.835    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X103Y103       LUT2 (Prop_lut2_I0_O)        0.124     0.959 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           0.735     1.694    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X99Y98         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.609    18.464    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X99Y98         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]/C
                         clock pessimism              0.467    18.931    
                         clock uncertainty           -0.079    18.851    
    SLICE_X99Y98         FDCE (Recov_fdce_C_CLR)     -0.405    18.446    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[1]
  -------------------------------------------------------------------
                         required time                         18.446    
                         arrival time                          -1.694    
  -------------------------------------------------------------------
                         slack                                 16.752    

Slack (MET) :             16.802ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.580ns (21.505%)  route 2.117ns (78.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.915    -0.777    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y102        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.825     0.504    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X87Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.628 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.292     1.920    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X83Y105        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.720    18.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X83Y105        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.585    19.160    
                         clock uncertainty           -0.079    19.080    
    SLICE_X83Y105        FDPE (Recov_fdpe_C_PRE)     -0.359    18.721    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 16.802    

Slack (MET) :             16.802ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.580ns (21.505%)  route 2.117ns (78.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.915    -0.777    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y102        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.825     0.504    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X87Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.628 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.292     1.920    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X83Y105        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.720    18.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X83Y105        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.585    19.160    
                         clock uncertainty           -0.079    19.080    
    SLICE_X83Y105        FDPE (Recov_fdpe_C_PRE)     -0.359    18.721    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 16.802    

Slack (MET) :             16.925ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.580ns (22.944%)  route 1.948ns (77.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.915    -0.777    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y102        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.825     0.504    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X87Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.628 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.123     1.751    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X84Y106        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.720    18.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y106        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.585    19.160    
                         clock uncertainty           -0.079    19.080    
    SLICE_X84Y106        FDCE (Recov_fdce_C_CLR)     -0.405    18.675    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                          -1.751    
  -------------------------------------------------------------------
                         slack                                 16.925    

Slack (MET) :             16.925ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.580ns (22.944%)  route 1.948ns (77.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.915    -0.777    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y102        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.825     0.504    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X87Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.628 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.123     1.751    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X84Y106        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.720    18.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X84Y106        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.585    19.160    
                         clock uncertainty           -0.079    19.080    
    SLICE_X84Y106        FDCE (Recov_fdce_C_CLR)     -0.405    18.675    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                          -1.751    
  -------------------------------------------------------------------
                         slack                                 16.925    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.580ns (22.984%)  route 1.944ns (77.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.915    -0.777    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y102        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.825     0.504    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X87Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.628 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.118     1.746    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X85Y106        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.720    18.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X85Y106        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.585    19.160    
                         clock uncertainty           -0.079    19.080    
    SLICE_X85Y106        FDCE (Recov_fdce_C_CLR)     -0.405    18.675    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                 16.929    

Slack (MET) :             16.929ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.580ns (22.984%)  route 1.944ns (77.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 18.575 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.915    -0.777    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X88Y102        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.321 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.825     0.504    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X87Y103        LUT3 (Prop_lut3_I0_O)        0.124     0.628 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.118     1.746    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X85Y106        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       1.720    18.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X85Y106        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.585    19.160    
                         clock uncertainty           -0.079    19.080    
    SLICE_X85Y106        FDCE (Recov_fdce_C_CLR)     -0.405    18.675    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                          -1.746    
  -------------------------------------------------------------------
                         slack                                 16.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.665    -0.542    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y106        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.277    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X80Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.232 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.200    -0.032    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X82Y108        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.937    -0.778    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y108        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X82Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.665    -0.542    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y106        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.277    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X80Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.232 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.200    -0.032    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X82Y108        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.937    -0.778    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y108        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X82Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.665    -0.542    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y106        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.277    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X80Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.232 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.200    -0.032    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X82Y108        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.937    -0.778    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y108        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X82Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.665    -0.542    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y106        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.277    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X80Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.232 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.200    -0.032    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X82Y108        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.937    -0.778    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y108        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X82Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.665    -0.542    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y106        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.277    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X80Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.232 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.200    -0.032    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X82Y108        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.937    -0.778    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y108        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X82Y108        FDCE (Remov_fdce_C_CLR)     -0.067    -0.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.665    -0.542    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y106        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.277    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X80Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.232 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.200    -0.032    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y108        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.937    -0.778    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y108        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X83Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.665    -0.542    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y106        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.277    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X80Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.232 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.200    -0.032    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y108        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.937    -0.778    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y108        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X83Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.665    -0.542    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y106        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.277    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X80Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.232 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.200    -0.032    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y108        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.937    -0.778    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y108        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X83Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.665    -0.542    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y106        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.277    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X80Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.232 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.200    -0.032    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y108        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.937    -0.778    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y108        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X83Y108        FDCE (Remov_fdce_C_CLR)     -0.092    -0.600    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.665    -0.542    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y106        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.125    -0.277    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X80Y107        LUT3 (Prop_lut3_I0_O)        0.045    -0.232 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.200    -0.032    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y108        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=15907, routed)       0.937    -0.778    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X83Y108        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.270    -0.508    
    SLICE_X83Y108        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.603    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.571    





