$date
	Tue Oct  8 10:32:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tff_tb $end
$var wire 3 ! Q [2:0] $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 3 $ Q [2:0] $end
$scope module FF0 $end
$var wire 1 % T $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 1 & Q $end
$upscope $end
$scope module FF1 $end
$var wire 1 ' T $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 1 ( Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 ) T $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 1 * Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
1%
b0 $
1#
0"
b0 !
$end
#10
0#
#12
1"
#20
1'
b1 !
b1 $
1&
1#
#30
0#
#40
0'
0&
b10 !
b10 $
1(
1#
#50
0#
#60
1)
1'
b11 !
b11 $
1&
1#
#70
0#
#80
0)
0'
0&
0(
b100 !
b100 $
1*
1#
#90
0#
#100
1'
b101 !
b101 $
1&
1#
#110
0#
#120
0'
0&
b110 !
b110 $
1(
1#
#130
0#
#140
1)
1'
b111 !
b111 $
1&
1#
#150
0#
#160
0)
0'
0&
0(
b0 !
b0 $
0*
1#
#162
