#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon May 23 12:29:00 2022
# Process ID: 101944
# Current directory: W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.runs/synth_1/CPU.vds
# Journal file: W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 146896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1018.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAM' [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.runs/synth_1/.Xil/Vivado-101944-thinkbook/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (1#1) [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.runs/synth_1/.Xil/Vivado-101944-thinkbook/realtime/RAM_stub.v:6]
WARNING: [Synth 8-7071] port 'wea' of module 'RAM' is unconnected for instance 'ram' [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/PC.v:27]
WARNING: [Synth 8-7071] port 'dina' of module 'RAM' is unconnected for instance 'ram' [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/PC.v:27]
WARNING: [Synth 8-7023] instance 'ram' of module 'RAM' has 5 connections declared, but only 3 given [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/PC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_NEW' [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/ALU_NEW.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_NEW' (3#1) [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/ALU_NEW.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED' [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/LED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED' (4#1) [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/LED.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/Register.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Register' (5#1) [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/Register.v:22]
WARNING: [Synth 8-7071] port 'clk' of module 'Register' is unconnected for instance 'register' [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:40]
WARNING: [Synth 8-7023] instance 'register' of module 'Register' has 9 connections declared, but only 8 given [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:40]
WARNING: [Synth 8-6090] variable 'OP' is written by both blocking and non-blocking assignments, entire logic could be removed [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:50]
WARNING: [Synth 8-6090] variable 'OP' is written by both blocking and non-blocking assignments, entire logic could be removed [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-6090] variable 'OP' is written by both blocking and non-blocking assignments, entire logic could be removed [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:52]
WARNING: [Synth 8-6090] variable 'OP' is written by both blocking and non-blocking assignments, entire logic could be removed [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:53]
WARNING: [Synth 8-6090] variable 'OP' is written by both blocking and non-blocking assignments, entire logic could be removed [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:54]
WARNING: [Synth 8-6090] variable 'OP' is written by both blocking and non-blocking assignments, entire logic could be removed [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:55]
WARNING: [Synth 8-6090] variable 'OP' is written by both blocking and non-blocking assignments, entire logic could be removed [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:56]
WARNING: [Synth 8-6090] variable 'OP' is written by both blocking and non-blocking assignments, entire logic could be removed [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (6#1) [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/CPU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1018.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.375 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1018.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [w:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/ip/RAM/RAM/RAM_in_context.xdc] for cell 'pc/ram'
Finished Parsing XDC File [w:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/ip/RAM/RAM/RAM_in_context.xdc] for cell 'pc/ram'
Parsing XDC File [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/constrs_1/new/CPU.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/constrs_1/new/CPU.xdc:1]
Finished Parsing XDC File [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/constrs_1/new/CPU.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/constrs_1/new/CPU.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/constrs_1/new/CPU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1027.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.121 ; gain = 8.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.121 ; gain = 8.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pc/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.121 ; gain = 8.746
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'OUT_reg' [W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.srcs/sources_1/new/ALU_NEW.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1027.121 ; gain = 8.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1027.121 ; gain = 8.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1027.121 ; gain = 8.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1027.121 ; gain = 8.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1027.121 ; gain = 8.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \pc/ram  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.320 ; gain = 10.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.320 ; gain = 10.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.320 ; gain = 10.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.320 ; gain = 10.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.320 ; gain = 10.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1029.320 ; gain = 10.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |RAM  |     1|
|2     |BUFG |     1|
|3     |LUT1 |     2|
|4     |LUT2 |     1|
|5     |LUT3 |     1|
|6     |LUT4 |     1|
|7     |LUT5 |     1|
|8     |LUT6 |     1|
|9     |FDCE |     6|
|10    |IBUF |     3|
|11    |OBUF |    32|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1029.320 ; gain = 10.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 33 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1029.320 ; gain = 2.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1029.320 ; gain = 10.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1029.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 16 Warnings, 33 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1041.668 ; gain = 23.293
INFO: [Common 17-1381] The checkpoint 'W:/home/wujunyi/ISE_wordplace/FinalWork/FinalWork.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 23 12:29:41 2022...
