vlog processor
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:56 on Nov 18,2019
# vlog -reportprogress 300 processor 
# ** Error: (vlog-7) Failed to open design unit file "processor" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 13:42:56 on Nov 18,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/sreethyan/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
vlog processor.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:58 on Nov 18,2019
# vlog -reportprogress 300 processor.sv 
# -- Compiling module ALU
# -- Compiling module ALU_advanced
# -- Compiling module multiplexer
# -- Compiling module register
# -- Compiling module register_file
# -- Compiling module flags_register
# -- Compiling module jump_logic
# -- Compiling module datapath
# -- Compiling module control_unit
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 13:42:58 on Nov 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog processor_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:00 on Nov 18,2019
# vlog -reportprogress 300 processor_tb.sv 
# -- Compiling module instruction_memory
# -- Compiling module data_memory
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 13:43:00 on Nov 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.processor_tb
# vsim work.processor_tb 
# Start time: 13:43:17 on Nov 18,2019
# Loading sv_std.std
# Loading work.processor_tb
# Loading work.processor
# Loading work.datapath
# Loading work.multiplexer
# Loading work.register
# Loading work.ALU
# Loading work.register_file
# Loading work.ALU_advanced
# Loading work.flags_register
# Loading work.jump_logic
# Loading work.control_unit
# Loading work.instruction_memory
# Loading work.data_memory
add wave -position insertpoint  \
sim:/processor_tb/clk \
sim:/processor_tb/rst \
sim:/processor_tb/address_1 \
sim:/processor_tb/address_2 \
sim:/processor_tb/read_address_1 \
sim:/processor_tb/read_address_2
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100

add wave -position insertpoint  \
sim:/processor_tb/processor_test/datapath_processor/ALU_out
restart 
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100

run 100
run 100
run 100
run 100
exit
# End time: 13:44:10 on Nov 18,2019, Elapsed time: 0:00:53
# Errors: 0, Warnings: 2
