-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Mon Oct 21 17:58:27 2019
-- Host        : DESKTOP-8B1C8TT running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/Users/Nathan/Documents/INF1500/Labo/project_2/project_2.srcs/sources_1/bd/mini_UAL/ip/mini_UAL_MUX_5B_1_0/mini_UAL_MUX_5B_1_0_sim_netlist.vhdl
-- Design      : mini_UAL_MUX_5B_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0 : entity is "MUX_1B_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0 : entity is "MUX_1B_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0 : entity is "xup_inv,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__5\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__5\ : entity is "MUX_1B_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__5\ : entity is "MUX_1B_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__5\ : entity is "xup_inv,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__5\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__5\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__6\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__6\ : entity is "MUX_1B_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__6\ : entity is "MUX_1B_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__6\ : entity is "xup_inv,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__6\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__6\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__7\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__7\ : entity is "MUX_1B_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__7\ : entity is "MUX_1B_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__7\ : entity is "xup_inv,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__7\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__7\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__8\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__8\ : entity is "MUX_1B_xup_inv_0_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__8\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__8\ : entity is "MUX_1B_xup_inv_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__8\ : entity is "xup_inv,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__8\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__8\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0 is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0 : entity is "MUX_1B_xup_inv_1_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0 : entity is "MUX_1B_xup_inv_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0 : entity is "xup_inv,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0 is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__5\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__5\ : entity is "MUX_1B_xup_inv_1_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__5\ : entity is "MUX_1B_xup_inv_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__5\ : entity is "xup_inv,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__5\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__5\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__6\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__6\ : entity is "MUX_1B_xup_inv_1_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__6\ : entity is "MUX_1B_xup_inv_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__6\ : entity is "xup_inv,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__6\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__6\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__7\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__7\ : entity is "MUX_1B_xup_inv_1_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__7\ : entity is "MUX_1B_xup_inv_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__7\ : entity is "xup_inv,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__7\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__7\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__8\ is
  port (
    a : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__8\ : entity is "MUX_1B_xup_inv_1_0,xup_inv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__8\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__8\ : entity is "MUX_1B_xup_inv_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__8\ : entity is "xup_inv,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__8\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__8\ is
begin
y_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_2_0_1 is
  port (
    VIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    VOUT0 : out STD_LOGIC;
    VOUT1 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_2_0_1 : entity is "MUX_5B_ATAD_SPLIT_2_0_1,ATAD_SPLIT_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_2_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_2_0_1 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_2_0_1 : entity is "MUX_5B_ATAD_SPLIT_2_0_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_2_0_1 : entity is "ATAD_SPLIT_2,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_2_0_1;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_2_0_1 is
  signal \^vin\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  VOUT0 <= \^vin\(0);
  VOUT1 <= \^vin\(1);
  \^vin\(1 downto 0) <= VIN(1 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_4 is
  port (
    VIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    VOUT0 : out STD_LOGIC;
    VOUT1 : out STD_LOGIC;
    VOUT2 : out STD_LOGIC;
    VOUT3 : out STD_LOGIC;
    VOUT4 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_4 : entity is "MUX_5B_ATAD_SPLIT_5_0_4,ATAD_SPLIT_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_4 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_4 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_4 : entity is "MUX_5B_ATAD_SPLIT_5_0_4";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_4 : entity is "ATAD_SPLIT_5,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_4;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_4 is
  signal \^vin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  VOUT0 <= \^vin\(0);
  VOUT1 <= \^vin\(1);
  VOUT2 <= \^vin\(2);
  VOUT3 <= \^vin\(3);
  VOUT4 <= \^vin\(4);
  \^vin\(4 downto 0) <= VIN(4 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_5 is
  port (
    VIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    VOUT0 : out STD_LOGIC;
    VOUT1 : out STD_LOGIC;
    VOUT2 : out STD_LOGIC;
    VOUT3 : out STD_LOGIC;
    VOUT4 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_5 : entity is "MUX_5B_ATAD_SPLIT_5_0_5,ATAD_SPLIT_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_5 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_5 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_5 : entity is "MUX_5B_ATAD_SPLIT_5_0_5";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_5 : entity is "ATAD_SPLIT_5,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_5;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_5 is
  signal \^vin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  VOUT0 <= \^vin\(0);
  VOUT1 <= \^vin\(1);
  VOUT2 <= \^vin\(2);
  VOUT3 <= \^vin\(3);
  VOUT4 <= \^vin\(4);
  \^vin\(4 downto 0) <= VIN(4 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_6 is
  port (
    VIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    VOUT0 : out STD_LOGIC;
    VOUT1 : out STD_LOGIC;
    VOUT2 : out STD_LOGIC;
    VOUT3 : out STD_LOGIC;
    VOUT4 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_6 : entity is "MUX_5B_ATAD_SPLIT_5_0_6,ATAD_SPLIT_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_6 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_6 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_6 : entity is "MUX_5B_ATAD_SPLIT_5_0_6";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_6 : entity is "ATAD_SPLIT_5,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_6;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_6 is
  signal \^vin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  VOUT0 <= \^vin\(0);
  VOUT1 <= \^vin\(1);
  VOUT2 <= \^vin\(2);
  VOUT3 <= \^vin\(3);
  VOUT4 <= \^vin\(4);
  \^vin\(4 downto 0) <= VIN(4 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_7 is
  port (
    VIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    VOUT0 : out STD_LOGIC;
    VOUT1 : out STD_LOGIC;
    VOUT2 : out STD_LOGIC;
    VOUT3 : out STD_LOGIC;
    VOUT4 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_7 : entity is "MUX_5B_ATAD_SPLIT_5_0_7,ATAD_SPLIT_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_7 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_7 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_7 : entity is "MUX_5B_ATAD_SPLIT_5_0_7";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_7 : entity is "ATAD_SPLIT_5,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_7;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_7 is
  signal \^vin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  VOUT0 <= \^vin\(0);
  VOUT1 <= \^vin\(1);
  VOUT2 <= \^vin\(2);
  VOUT3 <= \^vin\(3);
  VOUT4 <= \^vin\(4);
  \^vin\(4 downto 0) <= VIN(4 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_xlconcat_0_1 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_xlconcat_0_1 : entity is "MUX_5B_xlconcat_0_1,xlconcat_v2_1_3_xlconcat,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_xlconcat_0_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_xlconcat_0_1 : entity is "MUX_5B_xlconcat_0_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_xlconcat_0_1 : entity is "xlconcat_v2_1_3_xlconcat,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_xlconcat_0_1;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_xlconcat_0_1 is
  signal \^in0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^in4\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \^in0\(0) <= In0(0);
  \^in1\(0) <= In1(0);
  \^in2\(0) <= In2(0);
  \^in3\(0) <= In3(0);
  \^in4\(0) <= In4(0);
  dout(4) <= \^in4\(0);
  dout(3) <= \^in3\(0);
  dout(2) <= \^in2\(0);
  dout(1) <= \^in1\(0);
  dout(0) <= \^in0\(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_0 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_0 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_0;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_0 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_1 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_1 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_1;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_1 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_10 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_10 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_10;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_10 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_11 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_11 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_11;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_11 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_12 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_12 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_12;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_12 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_14 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_14 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_14;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_14 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_15 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_15 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_15;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_15 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_16 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_16 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_16;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_16 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_17 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_17 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_17;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_17 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_19 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_19 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_19;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_19 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_2 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_2 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_2;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_2 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_20 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_20 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_20;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_20 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_21 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_21 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_21;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_21 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_22 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_22 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_22;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_22 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_4 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_4 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_4;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_4 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_5 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_5 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_5;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_5 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_6 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_6 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_6;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_6 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_7 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_7 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_7;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_7 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_and3_9 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_and3_9 : entity is "xup_and3";
end mini_UAL_MUX_5B_1_0_xup_and3_9;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_and3_9 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_or4 is
  port (
    y : out STD_LOGIC;
    d : in STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_or4 : entity is "xup_or4";
end mini_UAL_MUX_5B_1_0_xup_or4;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_or4 is
begin
\y__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => d,
      I1 => a,
      I2 => b,
      I3 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_or4_13 is
  port (
    y : out STD_LOGIC;
    d : in STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_or4_13 : entity is "xup_or4";
end mini_UAL_MUX_5B_1_0_xup_or4_13;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_or4_13 is
begin
\y__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => d,
      I1 => a,
      I2 => b,
      I3 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_or4_18 is
  port (
    y : out STD_LOGIC;
    d : in STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_or4_18 : entity is "xup_or4";
end mini_UAL_MUX_5B_1_0_xup_or4_18;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_or4_18 is
begin
\y__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => d,
      I1 => a,
      I2 => b,
      I3 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_or4_3 is
  port (
    y : out STD_LOGIC;
    d : in STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_or4_3 : entity is "xup_or4";
end mini_UAL_MUX_5B_1_0_xup_or4_3;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_or4_3 is
begin
\y__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => d,
      I1 => a,
      I2 => b,
      I3 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_xup_or4_8 is
  port (
    y : out STD_LOGIC;
    d : in STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_xup_or4_8 : entity is "xup_or4";
end mini_UAL_MUX_5B_1_0_xup_or4_8;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_xup_or4_8 is
begin
\y__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => d,
      I1 => a,
      I2 => b,
      I3 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0 : entity is "MUX_1B_xup_and3_0_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0 : entity is "MUX_1B_xup_and3_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0 : entity is "xup_and3,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0 is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_2
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__5\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__5\ : entity is "MUX_1B_xup_and3_0_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__5\ : entity is "MUX_1B_xup_and3_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__5\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__5\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__5\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_22
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__6\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__6\ : entity is "MUX_1B_xup_and3_0_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__6\ : entity is "MUX_1B_xup_and3_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__6\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__6\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__6\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_17
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__7\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__7\ : entity is "MUX_1B_xup_and3_0_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__7\ : entity is "MUX_1B_xup_and3_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__7\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__7\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__7\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_12
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__8\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__8\ : entity is "MUX_1B_xup_and3_0_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__8\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__8\ : entity is "MUX_1B_xup_and3_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__8\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__8\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__8\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_7
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0 : entity is "MUX_1B_xup_and3_1_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0 : entity is "MUX_1B_xup_and3_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0 : entity is "xup_and3,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0 is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_1
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__5\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__5\ : entity is "MUX_1B_xup_and3_1_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__5\ : entity is "MUX_1B_xup_and3_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__5\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__5\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__5\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_21
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__6\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__6\ : entity is "MUX_1B_xup_and3_1_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__6\ : entity is "MUX_1B_xup_and3_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__6\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__6\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__6\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_16
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__7\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__7\ : entity is "MUX_1B_xup_and3_1_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__7\ : entity is "MUX_1B_xup_and3_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__7\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__7\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__7\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_11
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__8\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__8\ : entity is "MUX_1B_xup_and3_1_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__8\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__8\ : entity is "MUX_1B_xup_and3_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__8\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__8\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__8\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_6
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0 : entity is "MUX_1B_xup_and3_2_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0 : entity is "MUX_1B_xup_and3_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0 : entity is "xup_and3,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0 is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_0
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__5\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__5\ : entity is "MUX_1B_xup_and3_2_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__5\ : entity is "MUX_1B_xup_and3_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__5\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__5\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__5\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_20
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__6\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__6\ : entity is "MUX_1B_xup_and3_2_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__6\ : entity is "MUX_1B_xup_and3_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__6\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__6\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__6\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_15
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__7\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__7\ : entity is "MUX_1B_xup_and3_2_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__7\ : entity is "MUX_1B_xup_and3_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__7\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__7\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__7\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_10
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__8\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__8\ : entity is "MUX_1B_xup_and3_2_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__8\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__8\ : entity is "MUX_1B_xup_and3_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__8\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__8\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__8\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_5
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0 : entity is "MUX_1B_xup_and3_3_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0 : entity is "MUX_1B_xup_and3_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0 : entity is "xup_and3,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0 is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__5\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__5\ : entity is "MUX_1B_xup_and3_3_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__5\ : entity is "MUX_1B_xup_and3_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__5\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__5\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__5\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_19
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__6\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__6\ : entity is "MUX_1B_xup_and3_3_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__6\ : entity is "MUX_1B_xup_and3_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__6\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__6\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__6\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_14
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__7\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__7\ : entity is "MUX_1B_xup_and3_3_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__7\ : entity is "MUX_1B_xup_and3_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__7\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__7\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__7\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_9
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__8\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__8\ : entity is "MUX_1B_xup_and3_3_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__8\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__8\ : entity is "MUX_1B_xup_and3_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__8\ : entity is "xup_and3,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__8\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__8\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_and3_4
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    d : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0 : entity is "MUX_1B_xup_or4_0_0,xup_or4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0 : entity is "MUX_1B_xup_or4_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0 : entity is "xup_or4,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0 is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_or4
     port map (
      a => a,
      b => b,
      c => c,
      d => d,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__5\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    d : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__5\ : entity is "MUX_1B_xup_or4_0_0,xup_or4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__5\ : entity is "MUX_1B_xup_or4_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__5\ : entity is "xup_or4,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__5\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__5\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_or4_18
     port map (
      a => a,
      b => b,
      c => c,
      d => d,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__6\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    d : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__6\ : entity is "MUX_1B_xup_or4_0_0,xup_or4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__6\ : entity is "MUX_1B_xup_or4_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__6\ : entity is "xup_or4,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__6\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__6\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_or4_13
     port map (
      a => a,
      b => b,
      c => c,
      d => d,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__7\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    d : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__7\ : entity is "MUX_1B_xup_or4_0_0,xup_or4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__7\ : entity is "MUX_1B_xup_or4_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__7\ : entity is "xup_or4,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__7\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__7\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_or4_8
     port map (
      a => a,
      b => b,
      c => c,
      d => d,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__8\ is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    d : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__8\ : entity is "MUX_1B_xup_or4_0_0,xup_or4,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__8\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__8\ : entity is "MUX_1B_xup_or4_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__8\ : entity is "xup_or4,Vivado 2019.1";
end \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__8\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__8\ is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_xup_or4_3
     port map (
      a => a,
      b => b,
      c => c,
      d => d,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_1B is
  port (
    S : out STD_LOGIC;
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    R1 : in STD_LOGIC;
    A3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_1B : entity is "MUX_1B";
end mini_UAL_MUX_5B_1_0_MUX_1B;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_1B is
  signal xup_and3_0_y : STD_LOGIC;
  signal xup_and3_1_y : STD_LOGIC;
  signal xup_and3_2_y : STD_LOGIC;
  signal xup_and3_3_y : STD_LOGIC;
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_inv_1_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_and3_0 : label is "MUX_1B_xup_and3_0_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xup_and3_0 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of xup_and3_0 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_1 : label is "MUX_1B_xup_and3_1_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_1 : label is "yes";
  attribute x_core_info of xup_and3_1 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_2 : label is "MUX_1B_xup_and3_2_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_2 : label is "yes";
  attribute x_core_info of xup_and3_2 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_3 : label is "MUX_1B_xup_and3_3_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_3 : label is "yes";
  attribute x_core_info of xup_and3_3 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "MUX_1B_xup_inv_0_0,xup_inv,{}";
  attribute downgradeipidentifiedwarnings of xup_inv_0 : label is "yes";
  attribute x_core_info of xup_inv_0 : label is "xup_inv,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_inv_1 : label is "MUX_1B_xup_inv_1_0,xup_inv,{}";
  attribute downgradeipidentifiedwarnings of xup_inv_1 : label is "yes";
  attribute x_core_info of xup_inv_1 : label is "xup_inv,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_or4_0 : label is "MUX_1B_xup_or4_0_0,xup_or4,{}";
  attribute downgradeipidentifiedwarnings of xup_or4_0 : label is "yes";
  attribute x_core_info of xup_or4_0 : label is "xup_or4,Vivado 2019.1";
begin
xup_and3_0: entity work.mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0
     port map (
      a => A0,
      b => xup_inv_0_y,
      c => xup_inv_1_y,
      y => xup_and3_0_y
    );
xup_and3_1: entity work.mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0
     port map (
      a => A1,
      b => R0,
      c => xup_inv_1_y,
      y => xup_and3_1_y
    );
xup_and3_2: entity work.mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0
     port map (
      a => A2,
      b => xup_inv_0_y,
      c => R1,
      y => xup_and3_2_y
    );
xup_and3_3: entity work.mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0
     port map (
      a => A3,
      b => R0,
      c => R1,
      y => xup_and3_3_y
    );
xup_inv_0: entity work.mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0
     port map (
      a => R0,
      y => xup_inv_0_y
    );
xup_inv_1: entity work.mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0
     port map (
      a => R1,
      y => xup_inv_1_y
    );
xup_or4_0: entity work.mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0
     port map (
      a => xup_and3_0_y,
      b => xup_and3_1_y,
      c => xup_and3_2_y,
      d => xup_and3_3_y,
      y => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__1\ is
  port (
    S : out STD_LOGIC;
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    R1 : in STD_LOGIC;
    A3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__1\ : entity is "MUX_1B";
end \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__1\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__1\ is
  signal xup_and3_0_y : STD_LOGIC;
  signal xup_and3_1_y : STD_LOGIC;
  signal xup_and3_2_y : STD_LOGIC;
  signal xup_and3_3_y : STD_LOGIC;
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_inv_1_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_and3_0 : label is "MUX_1B_xup_and3_0_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xup_and3_0 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of xup_and3_0 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_1 : label is "MUX_1B_xup_and3_1_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_1 : label is "yes";
  attribute x_core_info of xup_and3_1 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_2 : label is "MUX_1B_xup_and3_2_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_2 : label is "yes";
  attribute x_core_info of xup_and3_2 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_3 : label is "MUX_1B_xup_and3_3_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_3 : label is "yes";
  attribute x_core_info of xup_and3_3 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "MUX_1B_xup_inv_0_0,xup_inv,{}";
  attribute downgradeipidentifiedwarnings of xup_inv_0 : label is "yes";
  attribute x_core_info of xup_inv_0 : label is "xup_inv,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_inv_1 : label is "MUX_1B_xup_inv_1_0,xup_inv,{}";
  attribute downgradeipidentifiedwarnings of xup_inv_1 : label is "yes";
  attribute x_core_info of xup_inv_1 : label is "xup_inv,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_or4_0 : label is "MUX_1B_xup_or4_0_0,xup_or4,{}";
  attribute downgradeipidentifiedwarnings of xup_or4_0 : label is "yes";
  attribute x_core_info of xup_or4_0 : label is "xup_or4,Vivado 2019.1";
begin
xup_and3_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__5\
     port map (
      a => A0,
      b => xup_inv_0_y,
      c => xup_inv_1_y,
      y => xup_and3_0_y
    );
xup_and3_1: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__5\
     port map (
      a => A1,
      b => R0,
      c => xup_inv_1_y,
      y => xup_and3_1_y
    );
xup_and3_2: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__5\
     port map (
      a => A2,
      b => xup_inv_0_y,
      c => R1,
      y => xup_and3_2_y
    );
xup_and3_3: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__5\
     port map (
      a => A3,
      b => R0,
      c => R1,
      y => xup_and3_3_y
    );
xup_inv_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__5\
     port map (
      a => R0,
      y => xup_inv_0_y
    );
xup_inv_1: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__5\
     port map (
      a => R1,
      y => xup_inv_1_y
    );
xup_or4_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__5\
     port map (
      a => xup_and3_0_y,
      b => xup_and3_1_y,
      c => xup_and3_2_y,
      d => xup_and3_3_y,
      y => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__2\ is
  port (
    S : out STD_LOGIC;
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    R1 : in STD_LOGIC;
    A3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__2\ : entity is "MUX_1B";
end \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__2\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__2\ is
  signal xup_and3_0_y : STD_LOGIC;
  signal xup_and3_1_y : STD_LOGIC;
  signal xup_and3_2_y : STD_LOGIC;
  signal xup_and3_3_y : STD_LOGIC;
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_inv_1_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_and3_0 : label is "MUX_1B_xup_and3_0_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xup_and3_0 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of xup_and3_0 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_1 : label is "MUX_1B_xup_and3_1_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_1 : label is "yes";
  attribute x_core_info of xup_and3_1 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_2 : label is "MUX_1B_xup_and3_2_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_2 : label is "yes";
  attribute x_core_info of xup_and3_2 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_3 : label is "MUX_1B_xup_and3_3_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_3 : label is "yes";
  attribute x_core_info of xup_and3_3 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "MUX_1B_xup_inv_0_0,xup_inv,{}";
  attribute downgradeipidentifiedwarnings of xup_inv_0 : label is "yes";
  attribute x_core_info of xup_inv_0 : label is "xup_inv,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_inv_1 : label is "MUX_1B_xup_inv_1_0,xup_inv,{}";
  attribute downgradeipidentifiedwarnings of xup_inv_1 : label is "yes";
  attribute x_core_info of xup_inv_1 : label is "xup_inv,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_or4_0 : label is "MUX_1B_xup_or4_0_0,xup_or4,{}";
  attribute downgradeipidentifiedwarnings of xup_or4_0 : label is "yes";
  attribute x_core_info of xup_or4_0 : label is "xup_or4,Vivado 2019.1";
begin
xup_and3_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__6\
     port map (
      a => A0,
      b => xup_inv_0_y,
      c => xup_inv_1_y,
      y => xup_and3_0_y
    );
xup_and3_1: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__6\
     port map (
      a => A1,
      b => R0,
      c => xup_inv_1_y,
      y => xup_and3_1_y
    );
xup_and3_2: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__6\
     port map (
      a => A2,
      b => xup_inv_0_y,
      c => R1,
      y => xup_and3_2_y
    );
xup_and3_3: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__6\
     port map (
      a => A3,
      b => R0,
      c => R1,
      y => xup_and3_3_y
    );
xup_inv_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__6\
     port map (
      a => R0,
      y => xup_inv_0_y
    );
xup_inv_1: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__6\
     port map (
      a => R1,
      y => xup_inv_1_y
    );
xup_or4_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__6\
     port map (
      a => xup_and3_0_y,
      b => xup_and3_1_y,
      c => xup_and3_2_y,
      d => xup_and3_3_y,
      y => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__3\ is
  port (
    S : out STD_LOGIC;
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    R1 : in STD_LOGIC;
    A3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__3\ : entity is "MUX_1B";
end \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__3\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__3\ is
  signal xup_and3_0_y : STD_LOGIC;
  signal xup_and3_1_y : STD_LOGIC;
  signal xup_and3_2_y : STD_LOGIC;
  signal xup_and3_3_y : STD_LOGIC;
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_inv_1_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_and3_0 : label is "MUX_1B_xup_and3_0_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xup_and3_0 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of xup_and3_0 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_1 : label is "MUX_1B_xup_and3_1_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_1 : label is "yes";
  attribute x_core_info of xup_and3_1 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_2 : label is "MUX_1B_xup_and3_2_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_2 : label is "yes";
  attribute x_core_info of xup_and3_2 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_3 : label is "MUX_1B_xup_and3_3_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_3 : label is "yes";
  attribute x_core_info of xup_and3_3 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "MUX_1B_xup_inv_0_0,xup_inv,{}";
  attribute downgradeipidentifiedwarnings of xup_inv_0 : label is "yes";
  attribute x_core_info of xup_inv_0 : label is "xup_inv,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_inv_1 : label is "MUX_1B_xup_inv_1_0,xup_inv,{}";
  attribute downgradeipidentifiedwarnings of xup_inv_1 : label is "yes";
  attribute x_core_info of xup_inv_1 : label is "xup_inv,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_or4_0 : label is "MUX_1B_xup_or4_0_0,xup_or4,{}";
  attribute downgradeipidentifiedwarnings of xup_or4_0 : label is "yes";
  attribute x_core_info of xup_or4_0 : label is "xup_or4,Vivado 2019.1";
begin
xup_and3_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__7\
     port map (
      a => A0,
      b => xup_inv_0_y,
      c => xup_inv_1_y,
      y => xup_and3_0_y
    );
xup_and3_1: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__7\
     port map (
      a => A1,
      b => R0,
      c => xup_inv_1_y,
      y => xup_and3_1_y
    );
xup_and3_2: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__7\
     port map (
      a => A2,
      b => xup_inv_0_y,
      c => R1,
      y => xup_and3_2_y
    );
xup_and3_3: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__7\
     port map (
      a => A3,
      b => R0,
      c => R1,
      y => xup_and3_3_y
    );
xup_inv_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__7\
     port map (
      a => R0,
      y => xup_inv_0_y
    );
xup_inv_1: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__7\
     port map (
      a => R1,
      y => xup_inv_1_y
    );
xup_or4_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__7\
     port map (
      a => xup_and3_0_y,
      b => xup_and3_1_y,
      c => xup_and3_2_y,
      d => xup_and3_3_y,
      y => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__4\ is
  port (
    S : out STD_LOGIC;
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    R1 : in STD_LOGIC;
    A3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__4\ : entity is "MUX_1B";
end \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__4\;

architecture STRUCTURE of \mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__4\ is
  signal xup_and3_0_y : STD_LOGIC;
  signal xup_and3_1_y : STD_LOGIC;
  signal xup_and3_2_y : STD_LOGIC;
  signal xup_and3_3_y : STD_LOGIC;
  signal xup_inv_0_y : STD_LOGIC;
  signal xup_inv_1_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_and3_0 : label is "MUX_1B_xup_and3_0_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xup_and3_0 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of xup_and3_0 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_1 : label is "MUX_1B_xup_and3_1_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_1 : label is "yes";
  attribute x_core_info of xup_and3_1 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_2 : label is "MUX_1B_xup_and3_2_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_2 : label is "yes";
  attribute x_core_info of xup_and3_2 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_and3_3 : label is "MUX_1B_xup_and3_3_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings of xup_and3_3 : label is "yes";
  attribute x_core_info of xup_and3_3 : label is "xup_and3,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_inv_0 : label is "MUX_1B_xup_inv_0_0,xup_inv,{}";
  attribute downgradeipidentifiedwarnings of xup_inv_0 : label is "yes";
  attribute x_core_info of xup_inv_0 : label is "xup_inv,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_inv_1 : label is "MUX_1B_xup_inv_1_0,xup_inv,{}";
  attribute downgradeipidentifiedwarnings of xup_inv_1 : label is "yes";
  attribute x_core_info of xup_inv_1 : label is "xup_inv,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xup_or4_0 : label is "MUX_1B_xup_or4_0_0,xup_or4,{}";
  attribute downgradeipidentifiedwarnings of xup_or4_0 : label is "yes";
  attribute x_core_info of xup_or4_0 : label is "xup_or4,Vivado 2019.1";
begin
xup_and3_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_0_0__8\
     port map (
      a => A0,
      b => xup_inv_0_y,
      c => xup_inv_1_y,
      y => xup_and3_0_y
    );
xup_and3_1: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_1_0__8\
     port map (
      a => A1,
      b => R0,
      c => xup_inv_1_y,
      y => xup_and3_1_y
    );
xup_and3_2: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_2_0__8\
     port map (
      a => A2,
      b => xup_inv_0_y,
      c => R1,
      y => xup_and3_2_y
    );
xup_and3_3: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_and3_3_0__8\
     port map (
      a => A3,
      b => R0,
      c => R1,
      y => xup_and3_3_y
    );
xup_inv_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_0_0__8\
     port map (
      a => R0,
      y => xup_inv_0_y
    );
xup_inv_1: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_inv_1_0__8\
     port map (
      a => R1,
      y => xup_inv_1_y
    );
xup_or4_0: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B_xup_or4_0_0__8\
     port map (
      a => xup_and3_0_y,
      b => xup_and3_1_y,
      c => xup_and3_2_y,
      d => xup_and3_3_y,
      y => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_5 is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    R1 : in STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_5 : entity is "MUX_5B_MUX_1B_0_5,MUX_1B,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_5 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_5 : entity is "IPI";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_5 : entity is "MUX_5B_MUX_1B_0_5";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_5 : entity is "MUX_1B,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_5;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_5 is
begin
inst: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__1\
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      R0 => R0,
      R1 => R1,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_6 is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    R1 : in STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_6 : entity is "MUX_5B_MUX_1B_0_6,MUX_1B,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_6 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_6 : entity is "IPI";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_6 : entity is "MUX_5B_MUX_1B_0_6";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_6 : entity is "MUX_1B,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_6;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_6 is
begin
inst: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__2\
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      R0 => R0,
      R1 => R1,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_7 is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    R1 : in STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_7 : entity is "MUX_5B_MUX_1B_0_7,MUX_1B,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_7 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_7 : entity is "IPI";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_7 : entity is "MUX_5B_MUX_1B_0_7";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_7 : entity is "MUX_1B,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_7;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_7 is
begin
inst: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__3\
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      R0 => R0,
      R1 => R1,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_8 is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    R1 : in STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_8 : entity is "MUX_5B_MUX_1B_0_8,MUX_1B,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_8 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_8 : entity is "IPI";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_8 : entity is "MUX_5B_MUX_1B_0_8";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_8 : entity is "MUX_1B,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_8;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_8 is
begin
inst: entity work.\mini_UAL_MUX_5B_1_0_MUX_1B__xdcDup__4\
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      R0 => R0,
      R1 => R1,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_3_0 is
  port (
    A0 : in STD_LOGIC;
    A1 : in STD_LOGIC;
    A2 : in STD_LOGIC;
    A3 : in STD_LOGIC;
    R0 : in STD_LOGIC;
    R1 : in STD_LOGIC;
    S : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_3_0 : entity is "MUX_5B_MUX_1B_3_0,MUX_1B,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_3_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_3_0 : entity is "IPI";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_3_0 : entity is "MUX_5B_MUX_1B_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_3_0 : entity is "MUX_1B,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_3_0;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_3_0 is
begin
inst: entity work.mini_UAL_MUX_5B_1_0_MUX_1B
     port map (
      A0 => A0,
      A1 => A1,
      A2 => A2,
      A3 => A3,
      R0 => R0,
      R1 => R1,
      S => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0_MUX_5B is
  port (
    ADD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIV : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MIROIR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    R1R0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SOUS : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of mini_UAL_MUX_5B_1_0_MUX_5B : entity is "MUX_5B.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mini_UAL_MUX_5B_1_0_MUX_5B : entity is "MUX_5B";
end mini_UAL_MUX_5B_1_0_MUX_5B;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0_MUX_5B is
  signal ATAD_SPLIT_2_0_VOUT0 : STD_LOGIC;
  signal ATAD_SPLIT_2_0_VOUT1 : STD_LOGIC;
  signal ATAD_SPLIT_5_0_VOUT0 : STD_LOGIC;
  signal ATAD_SPLIT_5_0_VOUT1 : STD_LOGIC;
  signal ATAD_SPLIT_5_0_VOUT2 : STD_LOGIC;
  signal ATAD_SPLIT_5_0_VOUT3 : STD_LOGIC;
  signal ATAD_SPLIT_5_0_VOUT4 : STD_LOGIC;
  signal ATAD_SPLIT_5_1_VOUT0 : STD_LOGIC;
  signal ATAD_SPLIT_5_1_VOUT1 : STD_LOGIC;
  signal ATAD_SPLIT_5_1_VOUT2 : STD_LOGIC;
  signal ATAD_SPLIT_5_1_VOUT3 : STD_LOGIC;
  signal ATAD_SPLIT_5_1_VOUT4 : STD_LOGIC;
  signal ATAD_SPLIT_5_2_VOUT0 : STD_LOGIC;
  signal ATAD_SPLIT_5_2_VOUT1 : STD_LOGIC;
  signal ATAD_SPLIT_5_2_VOUT2 : STD_LOGIC;
  signal ATAD_SPLIT_5_2_VOUT3 : STD_LOGIC;
  signal ATAD_SPLIT_5_2_VOUT4 : STD_LOGIC;
  signal ATAD_SPLIT_5_3_VOUT0 : STD_LOGIC;
  signal ATAD_SPLIT_5_3_VOUT1 : STD_LOGIC;
  signal ATAD_SPLIT_5_3_VOUT2 : STD_LOGIC;
  signal ATAD_SPLIT_5_3_VOUT3 : STD_LOGIC;
  signal ATAD_SPLIT_5_3_VOUT4 : STD_LOGIC;
  signal MUX_1B_0_S : STD_LOGIC;
  signal MUX_1B_1_S : STD_LOGIC;
  signal MUX_1B_2_S : STD_LOGIC;
  signal MUX_1B_3_S : STD_LOGIC;
  signal MUX_1B_4_S : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ATAD_SPLIT_2_0 : label is "MUX_5B_ATAD_SPLIT_2_0_1,ATAD_SPLIT_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ATAD_SPLIT_2_0 : label is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of ATAD_SPLIT_2_0 : label is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of ATAD_SPLIT_2_0 : label is "ATAD_SPLIT_2,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of ATAD_SPLIT_5_0 : label is "MUX_5B_ATAD_SPLIT_5_0_4,ATAD_SPLIT_5,{}";
  attribute downgradeipidentifiedwarnings of ATAD_SPLIT_5_0 : label is "yes";
  attribute ip_definition_source of ATAD_SPLIT_5_0 : label is "package_project";
  attribute x_core_info of ATAD_SPLIT_5_0 : label is "ATAD_SPLIT_5,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of ATAD_SPLIT_5_1 : label is "MUX_5B_ATAD_SPLIT_5_0_5,ATAD_SPLIT_5,{}";
  attribute downgradeipidentifiedwarnings of ATAD_SPLIT_5_1 : label is "yes";
  attribute ip_definition_source of ATAD_SPLIT_5_1 : label is "package_project";
  attribute x_core_info of ATAD_SPLIT_5_1 : label is "ATAD_SPLIT_5,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of ATAD_SPLIT_5_2 : label is "MUX_5B_ATAD_SPLIT_5_0_6,ATAD_SPLIT_5,{}";
  attribute downgradeipidentifiedwarnings of ATAD_SPLIT_5_2 : label is "yes";
  attribute ip_definition_source of ATAD_SPLIT_5_2 : label is "package_project";
  attribute x_core_info of ATAD_SPLIT_5_2 : label is "ATAD_SPLIT_5,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of ATAD_SPLIT_5_3 : label is "MUX_5B_ATAD_SPLIT_5_0_7,ATAD_SPLIT_5,{}";
  attribute downgradeipidentifiedwarnings of ATAD_SPLIT_5_3 : label is "yes";
  attribute ip_definition_source of ATAD_SPLIT_5_3 : label is "package_project";
  attribute x_core_info of ATAD_SPLIT_5_3 : label is "ATAD_SPLIT_5,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of MUX_1B_0 : label is "MUX_5B_MUX_1B_0_5,MUX_1B,{}";
  attribute downgradeipidentifiedwarnings of MUX_1B_0 : label is "yes";
  attribute ip_definition_source of MUX_1B_0 : label is "IPI";
  attribute x_core_info of MUX_1B_0 : label is "MUX_1B,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of MUX_1B_1 : label is "MUX_5B_MUX_1B_0_6,MUX_1B,{}";
  attribute downgradeipidentifiedwarnings of MUX_1B_1 : label is "yes";
  attribute ip_definition_source of MUX_1B_1 : label is "IPI";
  attribute x_core_info of MUX_1B_1 : label is "MUX_1B,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of MUX_1B_2 : label is "MUX_5B_MUX_1B_0_7,MUX_1B,{}";
  attribute downgradeipidentifiedwarnings of MUX_1B_2 : label is "yes";
  attribute ip_definition_source of MUX_1B_2 : label is "IPI";
  attribute x_core_info of MUX_1B_2 : label is "MUX_1B,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of MUX_1B_3 : label is "MUX_5B_MUX_1B_0_8,MUX_1B,{}";
  attribute downgradeipidentifiedwarnings of MUX_1B_3 : label is "yes";
  attribute ip_definition_source of MUX_1B_3 : label is "IPI";
  attribute x_core_info of MUX_1B_3 : label is "MUX_1B,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of MUX_1B_4 : label is "MUX_5B_MUX_1B_3_0,MUX_1B,{}";
  attribute downgradeipidentifiedwarnings of MUX_1B_4 : label is "yes";
  attribute ip_definition_source of MUX_1B_4 : label is "IPI";
  attribute x_core_info of MUX_1B_4 : label is "MUX_1B,Vivado 2019.1";
  attribute CHECK_LICENSE_TYPE of xlconcat_0 : label is "MUX_5B_xlconcat_0_1,xlconcat_v2_1_3_xlconcat,{}";
  attribute downgradeipidentifiedwarnings of xlconcat_0 : label is "yes";
  attribute x_core_info of xlconcat_0 : label is "xlconcat_v2_1_3_xlconcat,Vivado 2019.1";
begin
ATAD_SPLIT_2_0: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_2_0_1
     port map (
      VIN(1 downto 0) => R1R0(1 downto 0),
      VOUT0 => ATAD_SPLIT_2_0_VOUT0,
      VOUT1 => ATAD_SPLIT_2_0_VOUT1
    );
ATAD_SPLIT_5_0: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_4
     port map (
      VIN(4 downto 0) => ADD(4 downto 0),
      VOUT0 => ATAD_SPLIT_5_0_VOUT0,
      VOUT1 => ATAD_SPLIT_5_0_VOUT1,
      VOUT2 => ATAD_SPLIT_5_0_VOUT2,
      VOUT3 => ATAD_SPLIT_5_0_VOUT3,
      VOUT4 => ATAD_SPLIT_5_0_VOUT4
    );
ATAD_SPLIT_5_1: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_5
     port map (
      VIN(4 downto 0) => SOUS(4 downto 0),
      VOUT0 => ATAD_SPLIT_5_1_VOUT0,
      VOUT1 => ATAD_SPLIT_5_1_VOUT1,
      VOUT2 => ATAD_SPLIT_5_1_VOUT2,
      VOUT3 => ATAD_SPLIT_5_1_VOUT3,
      VOUT4 => ATAD_SPLIT_5_1_VOUT4
    );
ATAD_SPLIT_5_2: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_6
     port map (
      VIN(4 downto 0) => DIV(4 downto 0),
      VOUT0 => ATAD_SPLIT_5_2_VOUT0,
      VOUT1 => ATAD_SPLIT_5_2_VOUT1,
      VOUT2 => ATAD_SPLIT_5_2_VOUT2,
      VOUT3 => ATAD_SPLIT_5_2_VOUT3,
      VOUT4 => ATAD_SPLIT_5_2_VOUT4
    );
ATAD_SPLIT_5_3: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_ATAD_SPLIT_5_0_7
     port map (
      VIN(4 downto 0) => MIROIR(4 downto 0),
      VOUT0 => ATAD_SPLIT_5_3_VOUT0,
      VOUT1 => ATAD_SPLIT_5_3_VOUT1,
      VOUT2 => ATAD_SPLIT_5_3_VOUT2,
      VOUT3 => ATAD_SPLIT_5_3_VOUT3,
      VOUT4 => ATAD_SPLIT_5_3_VOUT4
    );
MUX_1B_0: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_5
     port map (
      A0 => ATAD_SPLIT_5_0_VOUT0,
      A1 => ATAD_SPLIT_5_1_VOUT0,
      A2 => ATAD_SPLIT_5_2_VOUT0,
      A3 => ATAD_SPLIT_5_3_VOUT0,
      R0 => ATAD_SPLIT_2_0_VOUT0,
      R1 => ATAD_SPLIT_2_0_VOUT1,
      S => MUX_1B_0_S
    );
MUX_1B_1: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_6
     port map (
      A0 => ATAD_SPLIT_5_0_VOUT1,
      A1 => ATAD_SPLIT_5_1_VOUT1,
      A2 => ATAD_SPLIT_5_2_VOUT1,
      A3 => ATAD_SPLIT_5_3_VOUT1,
      R0 => ATAD_SPLIT_2_0_VOUT0,
      R1 => ATAD_SPLIT_2_0_VOUT1,
      S => MUX_1B_1_S
    );
MUX_1B_2: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_7
     port map (
      A0 => ATAD_SPLIT_5_0_VOUT2,
      A1 => ATAD_SPLIT_5_1_VOUT2,
      A2 => ATAD_SPLIT_5_2_VOUT2,
      A3 => ATAD_SPLIT_5_3_VOUT2,
      R0 => ATAD_SPLIT_2_0_VOUT0,
      R1 => ATAD_SPLIT_2_0_VOUT1,
      S => MUX_1B_2_S
    );
MUX_1B_3: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_0_8
     port map (
      A0 => ATAD_SPLIT_5_0_VOUT3,
      A1 => ATAD_SPLIT_5_1_VOUT3,
      A2 => ATAD_SPLIT_5_2_VOUT3,
      A3 => ATAD_SPLIT_5_3_VOUT3,
      R0 => ATAD_SPLIT_2_0_VOUT0,
      R1 => ATAD_SPLIT_2_0_VOUT1,
      S => MUX_1B_3_S
    );
MUX_1B_4: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_MUX_1B_3_0
     port map (
      A0 => ATAD_SPLIT_5_0_VOUT4,
      A1 => ATAD_SPLIT_5_1_VOUT4,
      A2 => ATAD_SPLIT_5_2_VOUT4,
      A3 => ATAD_SPLIT_5_3_VOUT4,
      R0 => ATAD_SPLIT_2_0_VOUT0,
      R1 => ATAD_SPLIT_2_0_VOUT1,
      S => MUX_1B_4_S
    );
xlconcat_0: entity work.mini_UAL_MUX_5B_1_0_MUX_5B_xlconcat_0_1
     port map (
      In0(0) => MUX_1B_0_S,
      In1(0) => MUX_1B_1_S,
      In2(0) => MUX_1B_2_S,
      In3(0) => MUX_1B_3_S,
      In4(0) => MUX_1B_4_S,
      dout(4 downto 0) => S(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mini_UAL_MUX_5B_1_0 is
  port (
    ADD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIV : in STD_LOGIC_VECTOR ( 4 downto 0 );
    MIROIR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    R1R0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SOUS : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mini_UAL_MUX_5B_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mini_UAL_MUX_5B_1_0 : entity is "mini_UAL_MUX_5B_1_0,MUX_5B,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mini_UAL_MUX_5B_1_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of mini_UAL_MUX_5B_1_0 : entity is "IPI";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mini_UAL_MUX_5B_1_0 : entity is "MUX_5B,Vivado 2019.1";
end mini_UAL_MUX_5B_1_0;

architecture STRUCTURE of mini_UAL_MUX_5B_1_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "MUX_5B.hwdef";
begin
inst: entity work.mini_UAL_MUX_5B_1_0_MUX_5B
     port map (
      ADD(4 downto 0) => ADD(4 downto 0),
      DIV(4 downto 0) => DIV(4 downto 0),
      MIROIR(4 downto 0) => MIROIR(4 downto 0),
      R1R0(1 downto 0) => R1R0(1 downto 0),
      S(4 downto 0) => S(4 downto 0),
      SOUS(4 downto 0) => SOUS(4 downto 0)
    );
end STRUCTURE;
