

*** CYCLE 0
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000004
ifid:
	instr	L.S F0 (88)R0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	MULT.S F0 F0 F0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, L.S F0 (88)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 3
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x00000008
ifid:
	instr	MULT.S F0 F0 F0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F0 (88)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 4
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=0         	F31=0         
pc:
	pc	0x0000000C
ifid:
	instr	LW R1 (84)R0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, MULT.S F0 F0 F0
DIV fu:
wb:
		L.S F0 (88)R0


*** CYCLE 5
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000010
ifid:
	instr	L.S F2 (100)R0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, LW R1 (84)R0
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, MULT.S F0 F0 F0
DIV fu:
wb:



*** CYCLE 6
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000014
ifid:
	instr	L.S F4 (92)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, LW R1 (84)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F2 (100)R0
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, MULT.S F0 F0 F0
DIV fu:
wb:



*** CYCLE 7
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00000000	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000018
ifid:
	instr	L.S F6 (100)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F2 (100)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F4 (92)R0
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, MULT.S F0 F0 F0
DIV fu:
wb:
		LW R1 (84)R0


*** CYCLE 8
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00648C01	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x0000001C
ifid:
	instr	L.S F8 (96)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F4 (92)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F6 (100)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F2 (100)R0		MULT.S F0 F0 F0


*** CYCLE 9
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00648C01	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000020
ifid:
	instr	L.S F10 (100)R0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F6 (100)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F8 (96)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F4 (92)R0


*** CYCLE 10
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00648C01	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F8 (96)R0
		name 'INT', stage 1 (from end), cycle 0/1, L.S F10 (100)R0
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F6 (100)R0


*** CYCLE 11
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00648C01	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, L.S F10 (100)R0
		name 'INT', stage 1 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F8 (96)R0


*** CYCLE 12
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00648C01	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, BEQZ R1 #36
ADD fu:
MULT fu:
DIV fu:
wb:
		L.S F10 (100)R0


*** CYCLE 13
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00648C01	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000024
ifid:
	instr	BEQZ R1 #36
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		BEQZ R1 #36


*** CYCLE 14
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00648C01	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	HALT
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, S.S F6 (80)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 15
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00648C01	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	HALT
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, S.S F6 (80)R0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 16
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00648C01	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	HALT
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		S.S F6 (80)R0


*** CYCLE 17
Memory
	Address		Data
	0x00000000	58 00 00 98 02 00 00 04 54 00 01 8C 64 00 02 98
	0x00000010	5C 00 04 98 64 00 06 98 60 00 08 98 64 00 0A 98
	0x00000020	24 00 20 10 00 20 8A 04 03 10 44 04 00 20 8A 04
	0x00000030	03 10 44 04 02 10 40 04 02 10 48 04 00 30 C2 04
	0x00000040	01 00 21 28 D8 FF FF 0B 50 00 06 B8 00 00 00 FC
	0x00000050	00 00 00 00 0A 00 00 00 00 00 80 3F 00 00 00 00
	0x00000060	00 00 80 BF 00 00 80 3F
Registers (integer):
	R0=0x00000000	R1=0x00000000	R2=0x00000000	R3=0x00000000
	R4=0x00000000	R5=0x00000000	R6=0x00000000	R7=0x00000000
	R8=0x00000000	R9=0x00000000	R10=0x00000000	R11=0x00000000
	R12=0x00000000	R13=0x00000000	R14=0x00000000	R15=0x00000000
	R16=0x00000000	R17=0x00000000	R18=0x00000000	R19=0x00000000
	R20=0x00000000	R21=0x00000000	R22=0x00000000	R23=0x00000000
	R24=0x00000000	R25=0x00000000	R26=0x00000000	R27=0x00000000
	R28=0x00000000	R29=0x00000000	R30=0x00648C01	R31=0x00000000
Registers (floating point):
	F0=0         	F1=0         	F2=0         	F3=0         
	F4=0         	F5=0         	F6=0         	F7=0         
	F8=0         	F9=0         	F10=0         	F11=0         
	F12=0         	F13=0         	F14=0         	F15=0         
	F16=0         	F17=0         	F18=0         	F19=0         
	F20=0         	F21=0         	F22=0         	F23=0         
	F24=0         	F25=0         	F26=0         	F27=0         
	F28=0         	F29=0         	F30=9.43281e-38	F31=0         
pc:
	pc	0x00000050
ifid:
	instr	HALT
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:

SIMULATION COMPLETE!
EXECUTED 10 INSTRUCTIONS IN 17 CYCLES
CPI:  2.00
