<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.h' l='145' type='RegisterBankInfo::InstructionMappings llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='334' ll='372' type='RegisterBankInfo::InstructionMappings llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='652' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE'/>
