Partition Merge report for modem_rx
Tue Jun 11 16:06:24 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge DSP Block Usage Summary
 12. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Jun 11 16:06:23 2019           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; modem_rx                                        ;
; Top-level Entity Name           ; modem_rx                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 27,455 / 41,910 ( 66 % )                        ;
; Total registers                 ; 40326                                           ;
; Total pins                      ; 20 / 499 ( 4 % )                                ;
; Total virtual pins              ; 34                                              ;
; Total block memory bits         ; 3,108,081 / 5,662,720 ( 55 % )                  ;
; Total DSP Blocks                ; 120 / 112 ( 107 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 1 / 15 ( 7 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File              ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File              ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                                                                                   ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Top                            ; Disengaged             ; 66.49% (48086 / 72316)         ; 0.00% (0 / 72316)             ; Rapid Recompile disengaged: Design change is too large for Rapid Recompile, full compilation performed instead ;
; sld_hub:auto_hub               ; Engaged                ; 95.86% (301 / 314)             ; 65.61% (206 / 314)            ;                                                                                                                ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 93.25% (9165 / 9828)           ; 80.23% (7885 / 9828)          ;                                                                                                                ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                ; Number of Changed Nodes ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |modem_rx|demod:demod1                                                                                                                                                                                                                                                                                                ; 24228                   ;
; |modem_rx                                                                                                                                                                                                                                                                                                             ; 2                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub              ; 30                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4l84:auto_generated                                                                                                                                            ; 718                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; 143                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; 139                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; 54                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; 52                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6bi:auto_generated                                                        ; 40                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; 36                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; 34                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; 16                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                        ; 14                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_k9i:auto_generated                                                                       ; 12                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; 8                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; 6                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                              ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; 2                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                    ;
+---------------------------------+--------------------------+----------------+--------------------+
; Modified Assignments            ; Target                   ; Previous Value ; Current Value      ;
+---------------------------------+--------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; demod:demod1|d_reg[0]    ; --             ; acq_trigger_in[0]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; demod:demod1|d_reg[0]    ; --             ; acq_data_in[0]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; demod:demod1|d_reg[1]    ; --             ; acq_trigger_in[1]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; demod:demod1|d_reg[1]    ; --             ; acq_data_in[1]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; demod:demod1|data[0]     ; --             ; acq_trigger_in[2]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; demod:demod1|data[0]     ; --             ; acq_data_in[2]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; demod:demod1|data[1]     ; --             ; acq_trigger_in[3]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; demod:demod1|data[1]     ; --             ; acq_data_in[3]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; demod:demod1|index       ; --             ; acq_trigger_in[4]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; demod:demod1|index       ; --             ; acq_data_in[4]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[0]  ; --             ; acq_trigger_in[5]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[0]  ; --             ; acq_data_in[5]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[10] ; --             ; acq_trigger_in[6]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[10] ; --             ; acq_data_in[6]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[11] ; --             ; acq_trigger_in[7]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[11] ; --             ; acq_data_in[7]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[12] ; --             ; acq_trigger_in[8]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[12] ; --             ; acq_data_in[8]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[13] ; --             ; acq_trigger_in[9]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[13] ; --             ; acq_data_in[9]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[14] ; --             ; acq_trigger_in[10] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[14] ; --             ; acq_data_in[10]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[15] ; --             ; acq_trigger_in[11] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[15] ; --             ; acq_data_in[11]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[16] ; --             ; acq_trigger_in[12] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[16] ; --             ; acq_data_in[12]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[17] ; --             ; acq_trigger_in[13] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[17] ; --             ; acq_data_in[13]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[18] ; --             ; acq_trigger_in[14] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[18] ; --             ; acq_data_in[14]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[19] ; --             ; acq_trigger_in[15] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[19] ; --             ; acq_data_in[15]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[1]  ; --             ; acq_trigger_in[16] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[1]  ; --             ; acq_data_in[16]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[20] ; --             ; acq_trigger_in[17] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[20] ; --             ; acq_data_in[17]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[21] ; --             ; acq_trigger_in[18] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[21] ; --             ; acq_data_in[18]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[22] ; --             ; acq_trigger_in[19] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[22] ; --             ; acq_data_in[19]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[23] ; --             ; acq_trigger_in[20] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[23] ; --             ; acq_data_in[20]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[24] ; --             ; acq_trigger_in[21] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[24] ; --             ; acq_data_in[21]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[25] ; --             ; acq_trigger_in[22] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[25] ; --             ; acq_data_in[22]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[26] ; --             ; acq_trigger_in[23] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[26] ; --             ; acq_data_in[23]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[27] ; --             ; acq_trigger_in[24] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; equal:equal1|DENUM_I[27] ; --             ; acq_data_in[24]    ;
+---------------------------------+--------------------------+----------------+--------------------+
This list only includes the top 50 out of 1482 changed assignments


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                           ; Details                                                                                                                                                        ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; demod:demod1|d_reg[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demod:demod1|d_reg[0]                                                                                                                                       ; N/A                                                                                                                                                            ;
; demod:demod1|d_reg[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demod:demod1|d_reg[0]                                                                                                                                       ; N/A                                                                                                                                                            ;
; demod:demod1|d_reg[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demod:demod1|d_reg[1]                                                                                                                                       ; N/A                                                                                                                                                            ;
; demod:demod1|d_reg[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demod:demod1|d_reg[1]                                                                                                                                       ; N/A                                                                                                                                                            ;
; demod:demod1|data[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demod:demod1|data[0]                                                                                                                                        ; N/A                                                                                                                                                            ;
; demod:demod1|data[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demod:demod1|data[0]                                                                                                                                        ; N/A                                                                                                                                                            ;
; demod:demod1|data[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demod:demod1|data[1]                                                                                                                                        ; N/A                                                                                                                                                            ;
; demod:demod1|data[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demod:demod1|data[1]                                                                                                                                        ; N/A                                                                                                                                                            ;
; demod:demod1|index                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demod:demod1|index~4                                                                                                                                        ; N/A                                                                                                                                                            ;
; demod:demod1|index                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; demod:demod1|index~4                                                                                                                                        ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[0]                                                                                                                                     ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[0]                                                                                                                                     ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[11]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[11]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[16]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[17]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[18]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[19]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[20]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[21]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[22]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[23]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[24]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[25]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[26]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[27]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[28]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[29]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[30]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[31]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DENUM_I[12]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DENUM_I[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[0]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[0]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[10]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[10]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[11]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[11]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[12]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[12]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[13]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[13]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[14]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[14]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[15]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[15]                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[16]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[16]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[17]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[17]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[18]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[18]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[19]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[19]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[1]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[1]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[20]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[20]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[21]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[21]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[22]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[22]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[23]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[23]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[24]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[24]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[25]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[25]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[26]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[26]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[27]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[27]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[28]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[28]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[29]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[29]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[2]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[2]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[30]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[30]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[31]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|DIV_I[31]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|DIV_I[3]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[3]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[4]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[4]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[5]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[5]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[6]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[6]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[7]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[7]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[8]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[8]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[9]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|DIV_I[9]                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; equal:equal1|NUM_I[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[15]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[15]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[16]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[16]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[16]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[17]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[17]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[17]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[18]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[18]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[18]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[19]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[19]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[19]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[20]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[20]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[20]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[21]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[21]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[21]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[22]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[22]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[22]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[23]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[23]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[23]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[24]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[24]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[24]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[25]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[25]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[25]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[26]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[26]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[26]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[27]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[27]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[27]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[28]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[28]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[28]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[29]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[29]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[29]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[30]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[30]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[30]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[30]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[31]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|NUM_I[30]                                                                                                                                      ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|NUM_I[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|pre_quot[0]~0_wirecell ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|pre_quot[0]~0_wirecell ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[10]~0         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[10]~0         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[11]~1         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[11]~1         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[12]~2         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[12]~2         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[13]~3         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[13]~3         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[14]~4         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[14]~4         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[15]~5         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[15]~5         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[16]~6         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[16]~6         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[17]~7         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[17]~7         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[18]~8         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[18]~8         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[19]~9         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[19]~9         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[1]~10         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[1]~10         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[20]~11        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[20]~11        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[21]~12        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[21]~12        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[22]~13        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[22]~13        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[23]~14        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[23]~14        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[24]~15        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[24]~15        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[25]~16        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[25]~16        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[26]~17        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[26]~17        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[27]~18        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[27]~18        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[28]~19        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[28]~19        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[29]~20        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[29]~20        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[2]~21         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[2]~21         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[30]~22        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[30]~22        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[31]~23        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[31]~23        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[32]~24        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[32] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[32]~24        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[33]~25        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[33] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[33]~25        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[34]~26        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[34] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[34]~26        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[35]~27        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[35] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[35]~27        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[36]~28        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[36] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[36]~28        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[37]~29        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[37] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[37]~29        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[38]~30        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[38] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[38]~30        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[39]~31        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[39] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[39]~31        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[3]~32         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[3]~32         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[40]~33        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[40] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[40]~33        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[41]~34        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[41] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[41]~34        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[42]~35        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[42] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[42]~35        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[43]~36        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[43] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[43]~36        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[44]~37        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[44] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[44]~37        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[45]~38        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[45] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[45]~38        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[46]~39        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[46] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[46]~39        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[47]~40        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[47] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[47]~40        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[48]~41        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[48] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[48]~41        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[49]~42        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[49] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[49]~42        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[4]~43         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[4]~43         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[50]~44        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[50] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[50]~44        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[51]~45        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[51] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[51]~45        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[52]~46        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[52] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[52]~46        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[53]~47        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[53] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[53]~47        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[54]~48        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[54] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[54]~48        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[55]~49        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[55] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[55]~49        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[56]~50        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[56] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[56]~50        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[57]~51        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[57] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[57]~51        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[58]~52        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[58] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[58]~52        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[59]~53        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[59] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[59]~53        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[5]~54         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[5]~54         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[60]~55        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[60] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[60]~55        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[61]~56        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[61] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[61]~56        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[62]~57        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[62] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[62]~57        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[63]~58        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[63] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[63]~58        ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[6]~59         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[6]~59         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[7]~60         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[7]~60         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[8]~61         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[8]~61         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[9]~62         ; N/A                                                                                                                                                            ;
; equal:equal1|comp_div:comp_div1|eq_I[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|comp_div:comp_div1|div65:div1|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|quotient[9]~62         ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|pre_quot[0]~0_wirecell                      ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|pre_quot[0]~0_wirecell                      ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[10]~0                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[10]~0                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[11]~1                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[11]~1                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[12]~2                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[12]~2                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[13]~3                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[13]~3                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[14]~4                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[14]~4                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[15]~5                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[15]~5                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[16]~6                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[16]~6                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[17]~7                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[17]~7                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[18]~8                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[18]~8                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[19]~9                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[19]~9                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[1]~10                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[1]~10                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[20]~11                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[20]~11                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[21]~12                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[21]~12                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[22]~13                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[22]~13                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[23]~14                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[23]~14                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[24]~15                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[24]~15                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[25]~16                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[25]~16                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[26]~17                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[26]~17                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[27]~18                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[27]~18                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[28]~19                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[28]~19                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[29]~20                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[29]~20                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[2]~21                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[2]~21                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[30]~22                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[30]~22                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[31]~23                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[31]~23                             ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[3]~24                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[3]~24                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[4]~25                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[4]~25                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[5]~26                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[5]~26                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[6]~27                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[6]~27                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[7]~28                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[7]~28                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[8]~29                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[8]~29                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[9]~30                              ; N/A                                                                                                                                                            ;
; equal:equal1|div:divI|quotient[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|div:divI|lpm_divide:LPM_DIVIDE_component|lpm_divide_i3t:auto_generated|sign_div_unsign_oqh:divider|quotient[9]~30                              ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[0]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[0]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[10]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[10]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[11]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[11]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[12]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[12]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[13]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[13]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[14]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[14]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[15]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[15]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[16]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[16]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[17]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[17]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[18]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[18]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[19]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[19]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[1]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[1]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[20]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[20]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[21]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[21]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[22]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[22]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[23]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[23]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[24]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[24]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[25]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[25]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[26]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[26]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[27]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[27]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[28]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[28]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[29]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[29]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[2]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[2]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[30]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[30]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[30]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[30]                                                                                                                               ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[3]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[3]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[4]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[4]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[5]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[5]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[6]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[6]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[7]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[7]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[8]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[8]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[9]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|mid_ocenka_i[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|mid_ocenka_i[9]                                                                                                                                ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[0]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[0]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[10]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[10]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[11]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[11]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[12]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[12]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[13]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[13]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[14]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[14]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[15]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[15]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[1]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[1]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[2]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[2]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[3]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[3]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[4]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[4]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[5]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[5]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[6]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[6]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[7]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[7]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[8]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[8]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[9]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_i[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_i[9]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[0]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[0]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[10]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[10]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[11]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[11]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[12]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[12]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[13]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[13]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[14]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[14]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[15]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[15]                                                                                                                                   ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[1]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[1]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[2]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[2]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[3]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[3]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[4]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[4]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[5]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[5]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[6]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[6]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[7]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[7]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[8]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[8]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[9]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|o_data_q[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|o_data_q[9]                                                                                                                                    ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[0]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[0]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[10]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[10]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[11]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[11]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[12]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[12]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[13]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[13]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[14]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[14]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[15]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[15]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[16]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[16]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[17]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[17]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[18]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[18]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[19]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[19]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[1]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[1]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[20]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[20]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[21]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[21]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[22]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[22]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[23]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[23]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[24]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[24]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[25]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[25]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[26]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[26]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[27]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[27]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[28]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[28]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[29]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[29]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[2]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[2]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[30]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[30]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[31]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[31]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[3]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[3]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[4]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[4]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[5]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[5]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[6]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[6]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[7]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[7]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[8]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[8]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[9]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_1_i[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_1_i[9]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[0]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[0]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[10]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[10]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[11]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[11]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[12]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[12]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[13]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[13]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[14]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[14]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[15]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[15]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[16]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[16]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[17]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[17]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[18]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[18]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[19]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[19]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[1]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[1]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[20]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[20]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[21]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[21]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[22]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[22]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[23]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[23]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[24]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[24]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[25]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[25]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[26]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[26]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[27]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[27]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[28]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[28]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[29]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[29]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[2]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[2]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[30]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[30]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[31]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[31]                                                                                                                                 ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[3]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[3]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[4]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[4]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[5]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[5]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[6]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[6]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[7]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[7]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[8]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[8]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[9]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|ocenka_2_i[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|ocenka_2_i[9]                                                                                                                                  ; N/A                                                                                                                                                            ;
; equal:equal1|out_sop                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|out_sop                                                                                                                                        ; N/A                                                                                                                                                            ;
; equal:equal1|out_sop                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; equal:equal1|out_sop                                                                                                                                        ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[0]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[0]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[10]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[10]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[11]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[11]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[12]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[12]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[13]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[13]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[14]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[14]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[15]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[15]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[1]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[1]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[2]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[2]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[3]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[3]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[4]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[4]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[5]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[5]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[6]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[6]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[7]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[7]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[8]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[8]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[9]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_imag_out[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_imag_out[9]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[0]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[0]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[10]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[10]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[11]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[11]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[12]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[12]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[13]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[13]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[14]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[14]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[15]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[15]                                                                           ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[1]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[1]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[2]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[2]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[3]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[3]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[4]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[4]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[5]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[5]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[6]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[6]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[7]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[7]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[8]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[8]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[9]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|fft_real_out[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|fft_real_out[9]                                                                            ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|master_source_sop ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|master_source_sop                                                                          ; N/A                                                                                                                                                            ;
; fft_1024_16:fft_submod|master_source_sop ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|master_source_sop                                                                          ; N/A                                                                                                                                                            ;
; pll:pll1|outclk_0                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll1|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                           ; N/A                                                                                                                                                            ;
; rst                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                                                                                                                                         ; N/A                                                                                                                                                            ;
; rst                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                         ; N/A                                                                                                                                                            ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                     ;
+-----------------------------------------+-----------+---------------+----------+-------------+
; Name                                    ; Partition ; Type          ; Location ; Status      ;
+-----------------------------------------+-----------+---------------+----------+-------------+
; ABS[0]                                  ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[0]                           ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[0]~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[10]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[10]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[10]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[11]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[11]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[11]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[12]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[12]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[12]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[13]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[13]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[13]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[14]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[14]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[14]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[15]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[15]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[15]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[16]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[16]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[16]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[17]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[17]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[17]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[18]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[18]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[18]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[19]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[19]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[19]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[1]                                  ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[1]                           ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[1]~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[20]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[20]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[20]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[21]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[21]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[21]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[22]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[22]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[22]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[23]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[23]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[23]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[24]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[24]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[24]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[25]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[25]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[25]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[26]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[26]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[26]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[27]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[27]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[27]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[28]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[28]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[28]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[29]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[29]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[29]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[2]                                  ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[2]                           ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[2]~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[30]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[30]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[30]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[31]                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[31]                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[31]~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[3]                                  ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[3]                           ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[3]~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[4]                                  ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[4]                           ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[4]~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[5]                                  ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[5]                           ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[5]~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[6]                                  ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[6]                           ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[6]~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[7]                                  ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[7]                           ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[7]~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[8]                                  ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[8]                           ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[8]~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ABS[9]                                  ; Top       ; Output Port   ; n/a      ;             ;
;     -- ABS[9]                           ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ABS[9]~output                    ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[0]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[0]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[0]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[10]                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[10]                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[10]~input                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[11]                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[11]                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[11]~input                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[12]                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[12]                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[12]~input                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[13]                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[13]                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[13]~input                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[1]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[1]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[1]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[2]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[2]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[2]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[3]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[3]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[3]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[4]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[4]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[4]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[5]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[5]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[5]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[6]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[6]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[6]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[7]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[7]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[7]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[8]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[8]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[8]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_A[9]                                ; Top       ; Input Port    ; n/a      ;             ;
;     -- ADC_A[9]                         ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- ADC_A[9]~input                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_CLK_A                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_CLK_A                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_CLK_A~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_CLK_B                               ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_CLK_B                        ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_CLK_B~output                 ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_OEA                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_OEA                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_OEA~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; ADC_OEB                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- ADC_OEB                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- ADC_OEB~output                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; altera_reserved_tck                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; altera_reserved_tdi                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; altera_reserved_tdo                     ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo              ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output       ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; altera_reserved_tms                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; clk                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- clk                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- clk~input                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; out_range_A                             ; Top       ; Input Port    ; n/a      ;             ;
;     -- out_range_A                      ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- out_range_A~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; out_range_B                             ; Top       ; Input Port    ; n/a      ;             ;
;     -- out_range_B                      ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- out_range_B~input                ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.demod1_d_reg_0_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.demod1_d_reg_1_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.demod1_data_0_               ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.demod1_data_1_               ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.demod1_index                 ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_0_            ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_10_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_11_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_12_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_13_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_14_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_15_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_16_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_17_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_18_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_19_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_1_            ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_20_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_21_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_22_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_23_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_24_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_25_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_26_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_27_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_28_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_29_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_2_            ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_30_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_31_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_3_            ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_4_            ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_5_            ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_6_            ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_7_            ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_8_            ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DENUM_I_9_            ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_16_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_17_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_18_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_19_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_20_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_21_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_22_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_23_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_24_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_25_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_26_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_27_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_28_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_29_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_30_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_DIV_I_31_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_0_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_10_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_11_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_12_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_13_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_14_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_15_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_16_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_17_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_18_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_19_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_1_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_20_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_21_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_22_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_23_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_24_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_25_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_26_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_27_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_28_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_29_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_2_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_30_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_31_             ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_3_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_4_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_5_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_6_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_7_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_8_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_NUM_I_9_              ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_0_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_10_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_11_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_12_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_13_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_14_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_15_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_16_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_17_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_18_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_19_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_1_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_20_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_21_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_22_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_23_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_24_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_25_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_26_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_27_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_28_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_29_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_2_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_30_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_31_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_32_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_33_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_34_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_35_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_36_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_37_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_38_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_39_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_3_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_40_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_41_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_42_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_43_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_44_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_45_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_46_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_47_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_48_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_49_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_4_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_50_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_51_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_52_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_53_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_54_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_55_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_56_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_57_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_58_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_59_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_5_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_60_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_61_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_62_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_63_    ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_6_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_7_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_8_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_comp_div1_eq_I_9_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_0_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_10_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_11_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_12_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_13_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_14_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_15_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_16_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_17_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_18_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_19_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_1_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_20_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_21_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_22_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_23_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_24_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_25_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_26_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_27_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_28_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_29_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_2_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_30_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_31_     ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_3_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_4_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_5_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_6_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_7_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_8_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_divI_quotient_9_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_10_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_11_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_12_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_13_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_14_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_15_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_16_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_17_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_18_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_19_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_20_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_21_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_22_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_23_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_24_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_25_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_26_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_27_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_28_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_29_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_30_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_31_      ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_3_       ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_4_       ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_5_       ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_6_       ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_7_       ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_8_       ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_mid_ocenka_i_9_       ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_0_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_10_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_11_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_12_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_13_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_14_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_15_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_1_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_2_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_3_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_4_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_5_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_6_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_7_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_8_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_i_9_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_0_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_10_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_11_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_12_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_13_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_14_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_15_          ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_1_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_2_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_3_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_4_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_5_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_6_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_7_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_8_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_o_data_q_9_           ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_0_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_10_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_11_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_12_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_13_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_14_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_15_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_16_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_17_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_18_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_19_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_1_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_20_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_21_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_22_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_23_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_24_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_25_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_26_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_27_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_28_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_29_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_2_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_30_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_31_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_3_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_4_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_5_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_6_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_7_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_8_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_1_i_9_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_0_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_10_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_11_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_12_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_13_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_14_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_15_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_16_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_17_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_18_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_19_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_1_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_20_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_21_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_22_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_23_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_24_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_25_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_26_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_27_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_28_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_29_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_2_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_30_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_31_        ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_3_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_4_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_5_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_6_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_7_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_8_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_ocenka_2_i_9_         ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.equal1_out_sop               ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_0_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_10_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_11_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_12_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_13_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_14_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_15_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_1_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_2_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_3_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_4_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_5_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_6_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_7_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_8_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_imag_out_9_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_0_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_10_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_11_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_12_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_13_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_14_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_15_  ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_1_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_2_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_3_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_4_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_5_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_6_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_7_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_8_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_fft_real_out_9_   ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.fft_submod_master_source_sop ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; pre_syn.bp.pll1_outclk_0                ; Top       ; Output Port   ; n/a      ;             ;
;                                         ;           ;               ;          ;             ;
; rst                                     ; Top       ; Input Port    ; n/a      ;             ;
;     -- rst                              ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- rst~input                        ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                         ;           ;               ;          ;             ;
+-----------------------------------------+-----------+---------------+----------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------+
; Resource                                    ; Usage                                                             ;
+---------------------------------------------+-------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 24559                                                             ;
;                                             ;                                                                   ;
; Combinational ALUT usage for logic          ; 36229                                                             ;
;     -- 7 input functions                    ; 53                                                                ;
;     -- 6 input functions                    ; 5193                                                              ;
;     -- 5 input functions                    ; 1678                                                              ;
;     -- 4 input functions                    ; 14951                                                             ;
;     -- <=3 input functions                  ; 14354                                                             ;
;                                             ;                                                                   ;
; Dedicated logic registers                   ; 40326                                                             ;
;                                             ;                                                                   ;
; Virtual pins                                ; 34                                                                ;
; I/O pins                                    ; 20                                                                ;
; Total MLAB memory bits                      ; 0                                                                 ;
; Total block memory bits                     ; 3108081                                                           ;
;                                             ;                                                                   ;
; Total DSP Blocks                            ; 120                                                               ;
;                                             ;                                                                   ;
; Total PLLs                                  ; 2                                                                 ;
;     -- PLLs                                 ; 2                                                                 ;
;                                             ;                                                                   ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )                                                     ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )                                                     ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )                                                     ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )                                                     ;
; Maximum fan-out node                        ; pll:pll1|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 30033                                                             ;
; Total fan-out                               ; 284719                                                            ;
; Average fan-out                             ; 3.55                                                              ;
+---------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+
; Name                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+
; equal:equal1|altshift_taps:shift_i_rtl_0|shift_taps_eev:auto_generated|altsyncram_jic1:altsyncram5|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 13           ; 32           ; 13           ; 32           ; 416     ; None                      ;
; equal:equal1|altshift_taps:shift_i_rtl_1|shift_taps_cgv:auto_generated|altsyncram_5s91:altsyncram5|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 7            ; 32           ; 7            ; 32           ; 224     ; None                      ;
; equal:equal1|comp_div:comp_div1|div65:div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|alt_u_div_fdg:divider|altshift_taps:DFFNumerator_rtl_0|shift_taps_pl21:auto_generated|altsyncram_7s91:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 29           ; 8            ; 29           ; 232     ; None                      ;
; equal:equal1|comp_div:comp_div1|div65:div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|alt_u_div_fdg:divider|altshift_taps:DFFNumerator_rtl_1|shift_taps_ql21:auto_generated|altsyncram_2s91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 7            ; 27           ; 7            ; 27           ; 189     ; None                      ;
; equal:equal1|comp_div:comp_div1|div65:div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|alt_u_div_fdg:divider|altshift_taps:DFFNumerator_rtl_2|shift_taps_rl21:auto_generated|altsyncram_4s91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 6            ; 29           ; 6            ; 29           ; 174     ; None                      ;
; equal:equal1|comp_div:comp_div1|div65:div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|alt_u_div_fdg:divider|altshift_taps:DFFNumerator_rtl_3|shift_taps_sl21:auto_generated|altsyncram_or91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 5            ; 33           ; 5            ; 33           ; 165     ; None                      ;
; equal:equal1|comp_div:comp_div1|div65:div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|alt_u_div_fdg:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_5l21:auto_generated|altsyncram_er91:altsyncram4|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 30           ; 4            ; 30           ; 120     ; None                      ;
; equal:equal1|comp_div:comp_div1|div65:div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|alt_u_div_fdg:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_tl21:auto_generated|altsyncram_br91:altsyncram4|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 3            ; 30           ; 3            ; 30           ; 90      ; None                      ;
; equal:equal1|comp_div:comp_div1|div65:div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_s3t:auto_generated|sign_div_unsign_2rh:divider|altshift_taps:DFF_Num_Sign_rtl_0|shift_taps_ul21:auto_generated|altsyncram_9s91:altsyncram5|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 9            ; 19           ; 9            ; 19           ; 171     ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_22f1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; fft_1024_16_1n1024cos.hex ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_32f1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; fft_1024_16_2n1024cos.hex ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_42f1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; fft_1024_16_3n1024cos.hex ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_72f1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; fft_1024_16_1n1024sin.hex ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_82f1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; fft_1024_16_2n1024sin.hex ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_92f1:auto_generated|ALTSYNCRAM                                                               ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; fft_1024_16_3n1024sin.hex ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:\gen_M4K_Output:dat_D|asj_fft_data_ram:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; fft_1024_16:fft_submod|asj_fft_sglstream:asj_fft_dualstream_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_1544:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                      ;
; korr:koor1|altshift_taps:shift_data_i_rtl_0|shift_taps_2gv:auto_generated|altsyncram_1mc1:altsyncram5|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Simple Dual Port ; 137          ; 10           ; 137          ; 10           ; 1370    ; None                      ;
; korr:koor1|altshift_taps:shift_i_rtl_0|shift_taps_7dv:auto_generated|altsyncram_5gc1:altsyncram5|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 9            ; 18           ; 9            ; 18           ; 162     ; None                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4l84:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 8192         ; 360          ; 8192         ; 360          ; 2949120 ; None                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+


+-------------------------------------------------+
; Partition Merge DSP Block Usage Summary         ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 48          ;
; Sum of two 18x18                  ; 70          ;
; Independent 27x27                 ; 2           ;
; Total number of DSP blocks        ; 120         ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 155         ;
; Fixed Point Unsigned Multiplier   ; 6           ;
; Fixed Point Mixed Sign Multiplier ; 29          ;
+-----------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Jun 11 16:05:35 2019
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off modem_rx -c modem_rx --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 721 of its 753 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 34 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15718): Pin "out_range_A" is virtual input pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 6
    Info (15718): Pin "out_range_B" is virtual input pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 6
    Info (15719): Pin "ABS[0]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[1]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[2]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[3]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[4]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[5]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[6]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[7]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[8]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[9]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[10]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[11]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[12]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[13]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[14]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[15]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[16]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[17]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[18]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[19]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[20]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[21]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[22]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[23]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[24]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[25]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[26]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[27]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[28]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[29]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[30]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
    Info (15719): Pin "ABS[31]" is virtual output pin File: C:/FPGA_Project/modem_rx/modem_rx.v Line: 13
Info (21057): Implemented 56561 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 55157 logic cells
    Info (21064): Implemented 1257 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 120 DSP elements
Warning (20013): Ignored 1 assignments for entity "altsyncram_6m84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_6m84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5775 megabytes
    Info: Processing ended: Tue Jun 11 16:06:27 2019
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:00:33


