
####################################################
# Sites
sites - DSP48_X0Y36 DSP48_X0Y37 DSP48_X0Y38 DSP48_X0Y39 RAMB18_X0Y36 RAMB18_X0Y37 RAMB18_X0Y38 RAMB18_X0Y39 RAMB36_X0Y18 RAMB36_X0Y19 SLICE_X10Y100 SLICE_X10Y101 SLICE_X10Y102 SLICE_X10Y103 SLICE_X10Y89 SLICE_X10Y90 SLICE_X10Y91 SLICE_X10Y92 SLICE_X10Y93 SLICE_X10Y94 SLICE_X10Y95 SLICE_X10Y96 SLICE_X10Y97 SLICE_X10Y98 SLICE_X10Y99 SLICE_X11Y100 SLICE_X11Y101 SLICE_X11Y102 SLICE_X11Y103 SLICE_X11Y89 SLICE_X11Y90 SLICE_X11Y91 SLICE_X11Y92 SLICE_X11Y93 SLICE_X11Y94 SLICE_X11Y95 SLICE_X11Y96 SLICE_X11Y97 SLICE_X11Y98 SLICE_X11Y99 SLICE_X12Y100 SLICE_X12Y101 SLICE_X12Y102 SLICE_X12Y103 SLICE_X12Y89 SLICE_X12Y90 SLICE_X12Y91 SLICE_X12Y92 SLICE_X12Y93 SLICE_X12Y94 SLICE_X12Y95 SLICE_X12Y96 SLICE_X12Y97 SLICE_X12Y98 SLICE_X12Y99 SLICE_X13Y100 SLICE_X13Y101 SLICE_X13Y102 SLICE_X13Y103 SLICE_X13Y89 SLICE_X13Y90 SLICE_X13Y91 SLICE_X13Y92 SLICE_X13Y93 SLICE_X13Y94 SLICE_X13Y95 SLICE_X13Y96 SLICE_X13Y97 SLICE_X13Y98 SLICE_X13Y99 SLICE_X6Y100 SLICE_X6Y101 SLICE_X6Y102 SLICE_X6Y103 SLICE_X6Y89 SLICE_X6Y90 SLICE_X6Y91 SLICE_X6Y92 SLICE_X6Y93 SLICE_X6Y94 SLICE_X6Y95 SLICE_X6Y96 SLICE_X6Y97 SLICE_X6Y98 SLICE_X6Y99 SLICE_X7Y100 SLICE_X7Y101 SLICE_X7Y102 SLICE_X7Y103 SLICE_X7Y89 SLICE_X7Y90 SLICE_X7Y91 SLICE_X7Y92 SLICE_X7Y93 SLICE_X7Y94 SLICE_X7Y95 SLICE_X7Y96 SLICE_X7Y97 SLICE_X7Y98 SLICE_X7Y99 SLICE_X8Y100 SLICE_X8Y101 SLICE_X8Y102 SLICE_X8Y103 SLICE_X8Y89 SLICE_X8Y90 SLICE_X8Y91 SLICE_X8Y92 SLICE_X8Y93 SLICE_X8Y94 SLICE_X8Y95 SLICE_X8Y96 SLICE_X8Y97 SLICE_X8Y98 SLICE_X8Y99 SLICE_X9Y100 SLICE_X9Y101 SLICE_X9Y102 SLICE_X9Y103 SLICE_X9Y89 SLICE_X9Y90 SLICE_X9Y91 SLICE_X9Y92 SLICE_X9Y93 SLICE_X9Y94 SLICE_X9Y95 SLICE_X9Y96 SLICE_X9Y97 SLICE_X9Y98 SLICE_X9Y99

####################################################
# Cells
DC[15]_i_1 - 
nets: {DC DC[15]_i_1/O}, {i_wb_adr[2] DC[15]_i_1/I0}, {i_wb_adr[1] DC[15]_i_1/I1}, {i_wb_stb DC[15]_i_1/I2}, {i_wb_cyc DC[15]_i_1/I3}, {i_wb_we DC[15]_i_1/I4}, {o_wb_data[15]_INST_0_i_1_n_0 DC[15]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X11Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

DC_reg[0] - 
nets: {DC_reg_n_0_[0] DC_reg[0]/Q}, {i_wb_clk DC_reg[0]/C}, {DC DC_reg[0]/CE}, {i_wb_rst DC_reg[0]/CLR}, {i_wb_data[0] DC_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[10] - 
nets: {DC_reg_n_0_[10] DC_reg[10]/Q}, {i_wb_clk DC_reg[10]/C}, {DC DC_reg[10]/CE}, {i_wb_rst DC_reg[10]/CLR}, {i_wb_data[10] DC_reg[10]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[11] - 
nets: {DC_reg_n_0_[11] DC_reg[11]/Q}, {i_wb_clk DC_reg[11]/C}, {DC DC_reg[11]/CE}, {i_wb_rst DC_reg[11]/CLR}, {i_wb_data[11] DC_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[12] - 
nets: {DC_reg_n_0_[12] DC_reg[12]/Q}, {i_wb_clk DC_reg[12]/C}, {DC DC_reg[12]/CE}, {i_wb_rst DC_reg[12]/CLR}, {i_wb_data[12] DC_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[13] - 
nets: {DC_reg_n_0_[13] DC_reg[13]/Q}, {i_wb_clk DC_reg[13]/C}, {DC DC_reg[13]/CE}, {i_wb_rst DC_reg[13]/CLR}, {i_wb_data[13] DC_reg[13]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[14] - 
nets: {DC_reg_n_0_[14] DC_reg[14]/Q}, {i_wb_clk DC_reg[14]/C}, {DC DC_reg[14]/CE}, {i_wb_rst DC_reg[14]/CLR}, {i_wb_data[14] DC_reg[14]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[15] - 
nets: {DC_reg_n_0_[15] DC_reg[15]/Q}, {i_wb_clk DC_reg[15]/C}, {DC DC_reg[15]/CE}, {i_wb_rst DC_reg[15]/CLR}, {i_wb_data[15] DC_reg[15]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[1] - 
nets: {DC_reg_n_0_[1] DC_reg[1]/Q}, {i_wb_clk DC_reg[1]/C}, {DC DC_reg[1]/CE}, {i_wb_rst DC_reg[1]/CLR}, {i_wb_data[1] DC_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[2] - 
nets: {DC_reg_n_0_[2] DC_reg[2]/Q}, {i_wb_clk DC_reg[2]/C}, {DC DC_reg[2]/CE}, {i_wb_rst DC_reg[2]/CLR}, {i_wb_data[2] DC_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[3] - 
nets: {DC_reg_n_0_[3] DC_reg[3]/Q}, {i_wb_clk DC_reg[3]/C}, {DC DC_reg[3]/CE}, {i_wb_rst DC_reg[3]/CLR}, {i_wb_data[3] DC_reg[3]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[4] - 
nets: {DC_reg_n_0_[4] DC_reg[4]/Q}, {i_wb_clk DC_reg[4]/C}, {DC DC_reg[4]/CE}, {i_wb_rst DC_reg[4]/CLR}, {i_wb_data[4] DC_reg[4]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[5] - 
nets: {DC_reg_n_0_[5] DC_reg[5]/Q}, {i_wb_clk DC_reg[5]/C}, {DC DC_reg[5]/CE}, {i_wb_rst DC_reg[5]/CLR}, {i_wb_data[5] DC_reg[5]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[6] - 
nets: {DC_reg_n_0_[6] DC_reg[6]/Q}, {i_wb_clk DC_reg[6]/C}, {DC DC_reg[6]/CE}, {i_wb_rst DC_reg[6]/CLR}, {i_wb_data[6] DC_reg[6]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[7] - 
nets: {DC_reg_n_0_[7] DC_reg[7]/Q}, {i_wb_clk DC_reg[7]/C}, {DC DC_reg[7]/CE}, {i_wb_rst DC_reg[7]/CLR}, {i_wb_data[7] DC_reg[7]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[8] - 
nets: {DC_reg_n_0_[8] DC_reg[8]/Q}, {i_wb_clk DC_reg[8]/C}, {DC DC_reg[8]/CE}, {i_wb_rst DC_reg[8]/CLR}, {i_wb_data[8] DC_reg[8]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

DC_reg[9] - 
nets: {DC_reg_n_0_[9] DC_reg[9]/Q}, {i_wb_clk DC_reg[9]/C}, {DC DC_reg[9]/CE}, {i_wb_rst DC_reg[9]/CLR}, {i_wb_data[9] DC_reg[9]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

a0_carry__0_i_1 - 
nets: {a0_carry__0_i_1_n_0 a0_carry__0_i_1/O}, {down_clocking_even_0/minus_one_0/G_5[13] a0_carry__0_i_1/I0}, {divisor_reg_n_0_[15] a0_carry__0_i_1/I1}, {down_clocking_odd_0/ct_0_reg[14] a0_carry__0_i_1/I2}, {down_clocking_odd_0/ct_0_reg[15] a0_carry__0_i_1/I3}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 16'hDD90, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a0_carry__0_i_2 - 
nets: {a0_carry__0_i_2_n_0 a0_carry__0_i_2/O}, {divisor_reg_n_0_[13] a0_carry__0_i_2/I0}, {down_clocking_even_0/minus_one_0/G_5[11] a0_carry__0_i_2/I1}, {divisor_reg_n_0_[14] a0_carry__0_i_2/I2}, {down_clocking_odd_0/ct_0_reg[12] a0_carry__0_i_2/I3}, {down_clocking_odd_0/ct_0_reg[13] a0_carry__0_i_2/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'hDB4B0900, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a0_carry__0_i_3 - 
nets: {a0_carry__0_i_3_n_0 a0_carry__0_i_3/O}, {down_clocking_odd_0/ct_0_reg[10] a0_carry__0_i_3/I0}, {down_clocking_even_0/divisor[10] a0_carry__0_i_3/I1}, {down_clocking_even_0/divisor[11] a0_carry__0_i_3/I2}, {down_clocking_odd_0/ct_0_reg[11] a0_carry__0_i_3/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h2F02, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a0_carry__0_i_4 - 
nets: {a0_carry__0_i_4_n_0 a0_carry__0_i_4/O}, {divisor_reg_n_0_[9] a0_carry__0_i_4/I0}, {down_clocking_even_0/minus_one_0/G_5[7] a0_carry__0_i_4/I1}, {divisor_reg_n_0_[10] a0_carry__0_i_4/I2}, {down_clocking_odd_0/ct_0_reg[8] a0_carry__0_i_4/I3}, {down_clocking_even_0/divisor[8] a0_carry__0_i_4/I4}, {down_clocking_odd_0/ct_0_reg[9] a0_carry__0_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h4B4BFF4B00004B00, 
LOC: SLICE_X11Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a0_carry__0_i_5 - 
nets: {a0_carry__0_i_5_n_0 a0_carry__0_i_5/O}, {down_clocking_even_0/minus_one_0/G_5[13] a0_carry__0_i_5/I0}, {divisor_reg_n_0_[15] a0_carry__0_i_5/I1}, {down_clocking_odd_0/ct_0_reg[15] a0_carry__0_i_5/I2}, {down_clocking_odd_0/ct_0_reg[14] a0_carry__0_i_5/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h2409, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a0_carry__0_i_6 - 
nets: {a0_carry__0_i_6_n_0 a0_carry__0_i_6/O}, {divisor_reg_n_0_[13] a0_carry__0_i_6/I0}, {down_clocking_even_0/minus_one_0/G_5[11] a0_carry__0_i_6/I1}, {divisor_reg_n_0_[14] a0_carry__0_i_6/I2}, {down_clocking_odd_0/ct_0_reg[13] a0_carry__0_i_6/I3}, {down_clocking_odd_0/ct_0_reg[12] a0_carry__0_i_6/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h24429009, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a0_carry__0_i_7 - 
nets: {a0_carry__0_i_7_n_0 a0_carry__0_i_7/O}, {down_clocking_even_0/divisor[11] a0_carry__0_i_7/I0}, {down_clocking_odd_0/ct_0_reg[11] a0_carry__0_i_7/I1}, {down_clocking_even_0/divisor[10] a0_carry__0_i_7/I2}, {down_clocking_odd_0/ct_0_reg[10] a0_carry__0_i_7/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a0_carry__0_i_8 - 
nets: {a0_carry__0_i_8_n_0 a0_carry__0_i_8/O}, {divisor_reg_n_0_[9] a0_carry__0_i_8/I0}, {down_clocking_even_0/minus_one_0/G_5[7] a0_carry__0_i_8/I1}, {divisor_reg_n_0_[10] a0_carry__0_i_8/I2}, {down_clocking_odd_0/ct_0_reg[9] a0_carry__0_i_8/I3}, {down_clocking_even_0/divisor[8] a0_carry__0_i_8/I4}, {down_clocking_odd_0/ct_0_reg[8] a0_carry__0_i_8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hB44B00000000B44B, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a0_carry_i_1 - 
nets: {a0_carry_i_1_n_0 a0_carry_i_1/O}, {down_clocking_odd_0/ct_0_reg[6] a0_carry_i_1/I0}, {divisor_reg_n_0_[7] a0_carry_i_1/I1}, {ct1_carry_i_9_n_0 a0_carry_i_1/I2}, {divisor_reg_n_0_[8] a0_carry_i_1/I3}, {down_clocking_odd_0/ct_0_reg[7] a0_carry_i_1/I4}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'hB2CF0082, 
LOC: SLICE_X10Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a0_carry_i_2 - 
nets: {a0_carry_i_2_n_0 a0_carry_i_2/O}, {down_clocking_odd_0/ct_0_reg[4] a0_carry_i_2/I0}, {divisor_reg_n_0_[5] a0_carry_i_2/I1}, {ct1_carry_i_10_n_0 a0_carry_i_2/I2}, {divisor_reg_n_0_[6] a0_carry_i_2/I3}, {down_clocking_odd_0/ct_0_reg[5] a0_carry_i_2/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'hB2CF0082, 
LOC: SLICE_X10Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a0_carry_i_3 - 
nets: {a0_carry_i_3_n_0 a0_carry_i_3/O}, {down_clocking_odd_0/ct_0_reg[2] a0_carry_i_3/I0}, {divisor_reg_n_0_[3] a0_carry_i_3/I1}, {divisor_reg_n_0_[2] a0_carry_i_3/I2}, {divisor_reg_n_0_[1] a0_carry_i_3/I3}, {divisor_reg_n_0_[4] a0_carry_i_3/I4}, {down_clocking_odd_0/ct_0_reg[3] a0_carry_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h222BFFFC00002228, 
LOC: SLICE_X10Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a0_carry_i_4 - 
nets: {a0_carry_i_4_n_0 a0_carry_i_4/O}, {down_clocking_odd_0/ct_0_reg[0] a0_carry_i_4/I0}, {divisor_reg_n_0_[1] a0_carry_i_4/I1}, {divisor_reg_n_0_[2] a0_carry_i_4/I2}, {down_clocking_odd_0/ct_0_reg[1] a0_carry_i_4/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBC08, 
LOC: SLICE_X10Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a0_carry_i_5 - 
nets: {a0_carry_i_5_n_0 a0_carry_i_5/O}, {divisor_reg_n_0_[8] a0_carry_i_5/I0}, {ct1_carry_i_9_n_0 a0_carry_i_5/I1}, {divisor_reg_n_0_[7] a0_carry_i_5/I2}, {down_clocking_odd_0/ct_0_reg[7] a0_carry_i_5/I3}, {down_clocking_odd_0/ct_0_reg[6] a0_carry_i_5/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h24188241, 
LOC: SLICE_X10Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a0_carry_i_6 - 
nets: {a0_carry_i_6_n_0 a0_carry_i_6/O}, {divisor_reg_n_0_[6] a0_carry_i_6/I0}, {ct1_carry_i_10_n_0 a0_carry_i_6/I1}, {divisor_reg_n_0_[5] a0_carry_i_6/I2}, {down_clocking_odd_0/ct_0_reg[5] a0_carry_i_6/I3}, {down_clocking_odd_0/ct_0_reg[4] a0_carry_i_6/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h24188241, 
LOC: SLICE_X10Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

a0_carry_i_7 - 
nets: {a0_carry_i_7_n_0 a0_carry_i_7/O}, {divisor_reg_n_0_[4] a0_carry_i_7/I0}, {divisor_reg_n_0_[1] a0_carry_i_7/I1}, {divisor_reg_n_0_[2] a0_carry_i_7/I2}, {divisor_reg_n_0_[3] a0_carry_i_7/I3}, {down_clocking_odd_0/ct_0_reg[3] a0_carry_i_7/I4}, {down_clocking_odd_0/ct_0_reg[2] a0_carry_i_7/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hA801540202A80154, 
LOC: SLICE_X10Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

a0_carry_i_8 - 
nets: {a0_carry_i_8_n_0 a0_carry_i_8/O}, {divisor_reg_n_0_[2] a0_carry_i_8/I0}, {divisor_reg_n_0_[1] a0_carry_i_8/I1}, {down_clocking_odd_0/ct_0_reg[1] a0_carry_i_8/I2}, {down_clocking_odd_0/ct_0_reg[0] a0_carry_i_8/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h1284, 
LOC: SLICE_X10Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

a_i_1 - 
nets: {a_i_1_n_0 a_i_1/O}, {down_clocking_odd_0/a0_carry__0_n_0 a_i_1/I0}, {down_clocking_even_0/go a_i_1/I1}, {down_clocking_odd_0/b a_i_1/I2}, {down_clocking_odd_0/a_reg_n_0 a_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h770C, 
LOC: SLICE_X12Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

b0_carry_i_1 - 
nets: {b0_carry_i_1_n_0 b0_carry_i_1/O}, {down_clocking_odd_0/ct_1_reg[6] b0_carry_i_1/I0}, {divisor_reg_n_0_[7] b0_carry_i_1/I1}, {ct1_carry_i_9_n_0 b0_carry_i_1/I2}, {divisor_reg_n_0_[8] b0_carry_i_1/I3}, {down_clocking_odd_0/ct_1_reg[7] b0_carry_i_1/I4}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 32'hB2CF0082, 
LOC: SLICE_X13Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

b0_carry_i_1__0 - 
nets: {b0_carry_i_1__0_n_0 b0_carry_i_1__0/O}, {down_clocking_even_0/minus_one_0/G_5[13] b0_carry_i_1__0/I0}, {divisor_reg_n_0_[15] b0_carry_i_1__0/I1}, {down_clocking_odd_0/ct_1_reg[14] b0_carry_i_1__0/I2}, {down_clocking_odd_0/ct_1_reg[15] b0_carry_i_1__0/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'hDD90, 
LOC: SLICE_X13Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

b0_carry_i_2 - 
nets: {b0_carry_i_2_n_0 b0_carry_i_2/O}, {down_clocking_odd_0/ct_1_reg[4] b0_carry_i_2/I0}, {divisor_reg_n_0_[5] b0_carry_i_2/I1}, {ct1_carry_i_10_n_0 b0_carry_i_2/I2}, {divisor_reg_n_0_[6] b0_carry_i_2/I3}, {down_clocking_odd_0/ct_1_reg[5] b0_carry_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hB2CF0082, 
LOC: SLICE_X13Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

b0_carry_i_2__0 - 
nets: {b0_carry_i_2__0_n_0 b0_carry_i_2__0/O}, {divisor_reg_n_0_[13] b0_carry_i_2__0/I0}, {down_clocking_even_0/minus_one_0/G_5[11] b0_carry_i_2__0/I1}, {divisor_reg_n_0_[14] b0_carry_i_2__0/I2}, {down_clocking_odd_0/ct_1_reg[12] b0_carry_i_2__0/I3}, {down_clocking_odd_0/ct_1_reg[13] b0_carry_i_2__0/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hDB4B0900, 
LOC: SLICE_X13Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

b0_carry_i_3 - 
nets: {b0_carry_i_3_n_0 b0_carry_i_3/O}, {down_clocking_odd_0/ct_1_reg[10] b0_carry_i_3/I0}, {down_clocking_even_0/divisor[10] b0_carry_i_3/I1}, {down_clocking_even_0/divisor[11] b0_carry_i_3/I2}, {down_clocking_odd_0/ct_1_reg[11] b0_carry_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h2F02, 
LOC: SLICE_X13Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

b0_carry_i_3__0 - 
nets: {b0_carry_i_3__0_n_0 b0_carry_i_3__0/O}, {down_clocking_odd_0/ct_1_reg[2] b0_carry_i_3__0/I0}, {divisor_reg_n_0_[3] b0_carry_i_3__0/I1}, {divisor_reg_n_0_[2] b0_carry_i_3__0/I2}, {divisor_reg_n_0_[1] b0_carry_i_3__0/I3}, {divisor_reg_n_0_[4] b0_carry_i_3__0/I4}, {down_clocking_odd_0/ct_1_reg[3] b0_carry_i_3__0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h222BFFFC00002228, 
LOC: SLICE_X13Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

b0_carry_i_4 - 
nets: {b0_carry_i_4_n_0 b0_carry_i_4/O}, {down_clocking_odd_0/ct_1_reg[0] b0_carry_i_4/I0}, {divisor_reg_n_0_[1] b0_carry_i_4/I1}, {divisor_reg_n_0_[2] b0_carry_i_4/I2}, {down_clocking_odd_0/ct_1_reg[1] b0_carry_i_4/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBC08, 
LOC: SLICE_X13Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

b0_carry_i_4__0 - 
nets: {b0_carry_i_4__0_n_0 b0_carry_i_4__0/O}, {divisor_reg_n_0_[9] b0_carry_i_4__0/I0}, {down_clocking_even_0/minus_one_0/G_5[7] b0_carry_i_4__0/I1}, {divisor_reg_n_0_[10] b0_carry_i_4__0/I2}, {down_clocking_odd_0/ct_1_reg[8] b0_carry_i_4__0/I3}, {down_clocking_even_0/divisor[8] b0_carry_i_4__0/I4}, {down_clocking_odd_0/ct_1_reg[9] b0_carry_i_4__0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h4B4BFF4B00004B00, 
LOC: SLICE_X12Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

b0_carry_i_5 - 
nets: {b0_carry_i_5_n_0 b0_carry_i_5/O}, {divisor_reg_n_0_[8] b0_carry_i_5/I0}, {ct1_carry_i_9_n_0 b0_carry_i_5/I1}, {divisor_reg_n_0_[7] b0_carry_i_5/I2}, {down_clocking_odd_0/ct_1_reg[7] b0_carry_i_5/I3}, {down_clocking_odd_0/ct_1_reg[6] b0_carry_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h24188241, 
LOC: SLICE_X13Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

b0_carry_i_5__0 - 
nets: {b0_carry_i_5__0_n_0 b0_carry_i_5__0/O}, {down_clocking_even_0/minus_one_0/G_5[13] b0_carry_i_5__0/I0}, {divisor_reg_n_0_[15] b0_carry_i_5__0/I1}, {down_clocking_odd_0/ct_1_reg[15] b0_carry_i_5__0/I2}, {down_clocking_odd_0/ct_1_reg[14] b0_carry_i_5__0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h2409, 
LOC: SLICE_X13Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

b0_carry_i_6 - 
nets: {b0_carry_i_6_n_0 b0_carry_i_6/O}, {divisor_reg_n_0_[6] b0_carry_i_6/I0}, {ct1_carry_i_10_n_0 b0_carry_i_6/I1}, {divisor_reg_n_0_[5] b0_carry_i_6/I2}, {down_clocking_odd_0/ct_1_reg[5] b0_carry_i_6/I3}, {down_clocking_odd_0/ct_1_reg[4] b0_carry_i_6/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h24188241, 
LOC: SLICE_X13Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

b0_carry_i_6__0 - 
nets: {b0_carry_i_6__0_n_0 b0_carry_i_6__0/O}, {divisor_reg_n_0_[13] b0_carry_i_6__0/I0}, {down_clocking_even_0/minus_one_0/G_5[11] b0_carry_i_6__0/I1}, {divisor_reg_n_0_[14] b0_carry_i_6__0/I2}, {down_clocking_odd_0/ct_1_reg[13] b0_carry_i_6__0/I3}, {down_clocking_odd_0/ct_1_reg[12] b0_carry_i_6__0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h24429009, 
LOC: SLICE_X13Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

b0_carry_i_7 - 
nets: {b0_carry_i_7_n_0 b0_carry_i_7/O}, {down_clocking_even_0/divisor[11] b0_carry_i_7/I0}, {down_clocking_odd_0/ct_1_reg[11] b0_carry_i_7/I1}, {down_clocking_even_0/divisor[10] b0_carry_i_7/I2}, {down_clocking_odd_0/ct_1_reg[10] b0_carry_i_7/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X13Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

b0_carry_i_7__0 - 
nets: {b0_carry_i_7__0_n_0 b0_carry_i_7__0/O}, {divisor_reg_n_0_[4] b0_carry_i_7__0/I0}, {divisor_reg_n_0_[1] b0_carry_i_7__0/I1}, {divisor_reg_n_0_[2] b0_carry_i_7__0/I2}, {divisor_reg_n_0_[3] b0_carry_i_7__0/I3}, {down_clocking_odd_0/ct_1_reg[3] b0_carry_i_7__0/I4}, {down_clocking_odd_0/ct_1_reg[2] b0_carry_i_7__0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA801540202A80154, 
LOC: SLICE_X13Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

b0_carry_i_8 - 
nets: {b0_carry_i_8_n_0 b0_carry_i_8/O}, {divisor_reg_n_0_[2] b0_carry_i_8/I0}, {divisor_reg_n_0_[1] b0_carry_i_8/I1}, {down_clocking_odd_0/ct_1_reg[1] b0_carry_i_8/I2}, {down_clocking_odd_0/ct_1_reg[0] b0_carry_i_8/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h1284, 
LOC: SLICE_X13Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

b0_carry_i_8__0 - 
nets: {b0_carry_i_8__0_n_0 b0_carry_i_8__0/O}, {divisor_reg_n_0_[9] b0_carry_i_8__0/I0}, {down_clocking_even_0/minus_one_0/G_5[7] b0_carry_i_8__0/I1}, {divisor_reg_n_0_[10] b0_carry_i_8__0/I2}, {down_clocking_odd_0/ct_1_reg[9] b0_carry_i_8__0/I3}, {down_clocking_even_0/divisor[8] b0_carry_i_8__0/I4}, {down_clocking_odd_0/ct_1_reg[8] b0_carry_i_8__0/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB44B00000000B44B, 
LOC: SLICE_X13Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

b_i_1 - 
nets: {b_i_1_n_0 b_i_1/O}, {down_clocking_odd_0/b0_carry__0_n_0 b_i_1/I0}, {down_clocking_even_0/go b_i_1/I1}, {down_clocking_odd_0/a_reg_n_0 b_i_1/I2}, {down_clocking_odd_0/b b_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h770C, 
LOC: SLICE_X12Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

clk_i_1 - 
nets: {clk_i_1_n_0 clk_i_1/O}, {down_clocking_odd_0/clk clk_i_1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X11Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

clk_i_1__0 - 
nets: {clk_i_1__0_n_0 clk_i_1__0/O}, {down_clocking_even_0/ct1__7 clk_i_1__0/I0}, {down_clocking_even_0/go clk_i_1__0/I1}, {down_clocking_even_0/clk_reg_n_0 clk_i_1__0/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h78, 
LOC: SLICE_X10Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

clk_i_2 - 
nets: {down_clocking_odd_0/c clk_i_2/O}, {down_clocking_odd_0/b clk_i_2/I0}, {down_clocking_odd_0/a_reg_n_0 clk_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X13Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

clrint_i_1 - 
nets: {clrint_i_1_n_0 clrint_i_1/O}, {clrint clrint_i_1/I0}, {switch_ack_clrint clrint_i_1/I1}, {state_reg_n_0_[1] clrint_i_1/I2}, {state_reg_n_0_[0] clrint_i_1/I3}, {write clrint_i_1/I4}, {clrint_i_3_n_0 clrint_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0F0FAA2AAA2AAA2A, 
LOC: SLICE_X8Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

clrint_i_2 - 
nets: {write clrint_i_2/O}, {i_wb_stb clrint_i_2/I0}, {i_wb_cyc clrint_i_2/I1}, {i_wb_we clrint_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X11Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

clrint_i_3 - 
nets: {clrint_i_3_n_0 clrint_i_3/O}, {i_wb_data[5] clrint_i_3/I0}, {i_wb_data[7] clrint_i_3/I1}, {ctrl[1] clrint_i_3/I2}, {state_reg_n_0_[0] clrint_i_3/I3}, {state_reg_n_0_[1] clrint_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00000100, 
LOC: SLICE_X10Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

clrint_reg - 
nets: {clrint clrint_reg/Q}, {i_wb_clk clrint_reg/C}, {<const1> clrint_reg/CE}, {i_wb_rst clrint_reg/CLR}, {clrint_i_1_n_0 clrint_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct1_carry__0_i_1 - 
nets: {ct1_carry__0_i_1_n_0 ct1_carry__0_i_1/O}, {down_clocking_even_0/minus_one_0/G_5[13] ct1_carry__0_i_1/I0}, {divisor_reg_n_0_[15] ct1_carry__0_i_1/I1}, {down_clocking_even_0/ct_reg[14] ct1_carry__0_i_1/I2}, {down_clocking_even_0/ct_reg[15] ct1_carry__0_i_1/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'hDD90, 
LOC: SLICE_X9Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct1_carry__0_i_10 - 
nets: {down_clocking_even_0/minus_one_0/G_5[11] ct1_carry__0_i_10/O}, {down_clocking_even_0/minus_one_0/p_38_in ct1_carry__0_i_10/I0}, {divisor_reg_n_0_[9] ct1_carry__0_i_10/I1}, {divisor_reg_n_0_[10] ct1_carry__0_i_10/I2}, {divisor_reg_n_0_[11] ct1_carry__0_i_10/I3}, {divisor_reg_n_0_[12] ct1_carry__0_i_10/I4}, {ct1_carry_i_10_n_0 ct1_carry__0_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000200000000, 
LOC: SLICE_X12Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct1_carry__0_i_11 - 
nets: {down_clocking_even_0/divisor[10] ct1_carry__0_i_11/O}, {divisor_reg_n_0_[7] ct1_carry__0_i_11/I0}, {divisor_reg_n_0_[8] ct1_carry__0_i_11/I1}, {divisor_reg_n_0_[9] ct1_carry__0_i_11/I2}, {divisor_reg_n_0_[10] ct1_carry__0_i_11/I3}, {ct1_carry_i_9_n_0 ct1_carry__0_i_11/I4}, {divisor_reg_n_0_[11] ct1_carry__0_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFEFFFF00010000, 
LOC: SLICE_X12Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct1_carry__0_i_12 - 
nets: {down_clocking_even_0/divisor[11] ct1_carry__0_i_12/O}, {divisor_reg_n_0_[11] ct1_carry__0_i_12/I0}, {ct1_carry_i_9_n_0 ct1_carry__0_i_12/I1}, {ct[0]_i_4_n_0 ct1_carry__0_i_12/I2}, {divisor_reg_n_0_[12] ct1_carry__0_i_12/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hFB04, 
LOC: SLICE_X12Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct1_carry__0_i_13 - 
nets: {down_clocking_even_0/minus_one_0/G_5[7] ct1_carry__0_i_13/O}, {divisor_reg_n_0_[8] ct1_carry__0_i_13/I0}, {divisor_reg_n_0_[7] ct1_carry__0_i_13/I1}, {divisor_reg_n_0_[6] ct1_carry__0_i_13/I2}, {divisor_reg_n_0_[5] ct1_carry__0_i_13/I3}, {ct1_carry_i_10_n_0 ct1_carry__0_i_13/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00010000, 
LOC: SLICE_X13Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct1_carry__0_i_14 - 
nets: {down_clocking_even_0/divisor[8] ct1_carry__0_i_14/O}, {ct1_carry_i_10_n_0 ct1_carry__0_i_14/I0}, {divisor_reg_n_0_[5] ct1_carry__0_i_14/I1}, {divisor_reg_n_0_[6] ct1_carry__0_i_14/I2}, {divisor_reg_n_0_[7] ct1_carry__0_i_14/I3}, {divisor_reg_n_0_[8] ct1_carry__0_i_14/I4}, {divisor_reg_n_0_[9] ct1_carry__0_i_14/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFD00000002, 
LOC: SLICE_X13Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct1_carry__0_i_15 - 
nets: {down_clocking_even_0/minus_one_0/p_38_in ct1_carry__0_i_15/O}, {divisor_reg_n_0_[5] ct1_carry__0_i_15/I0}, {divisor_reg_n_0_[6] ct1_carry__0_i_15/I1}, {divisor_reg_n_0_[7] ct1_carry__0_i_15/I2}, {divisor_reg_n_0_[8] ct1_carry__0_i_15/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X13Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct1_carry__0_i_2 - 
nets: {ct1_carry__0_i_2_n_0 ct1_carry__0_i_2/O}, {divisor_reg_n_0_[13] ct1_carry__0_i_2/I0}, {down_clocking_even_0/minus_one_0/G_5[11] ct1_carry__0_i_2/I1}, {divisor_reg_n_0_[14] ct1_carry__0_i_2/I2}, {down_clocking_even_0/ct_reg[12] ct1_carry__0_i_2/I3}, {down_clocking_even_0/ct_reg[13] ct1_carry__0_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hDB4B0900, 
LOC: SLICE_X9Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct1_carry__0_i_3 - 
nets: {ct1_carry__0_i_3_n_0 ct1_carry__0_i_3/O}, {down_clocking_even_0/ct_reg[10] ct1_carry__0_i_3/I0}, {down_clocking_even_0/divisor[10] ct1_carry__0_i_3/I1}, {down_clocking_even_0/divisor[11] ct1_carry__0_i_3/I2}, {down_clocking_even_0/ct_reg[11] ct1_carry__0_i_3/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h2F02, 
LOC: SLICE_X9Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct1_carry__0_i_4 - 
nets: {ct1_carry__0_i_4_n_0 ct1_carry__0_i_4/O}, {divisor_reg_n_0_[9] ct1_carry__0_i_4/I0}, {down_clocking_even_0/minus_one_0/G_5[7] ct1_carry__0_i_4/I1}, {divisor_reg_n_0_[10] ct1_carry__0_i_4/I2}, {down_clocking_even_0/ct_reg[8] ct1_carry__0_i_4/I3}, {down_clocking_even_0/divisor[8] ct1_carry__0_i_4/I4}, {down_clocking_even_0/ct_reg[9] ct1_carry__0_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h4B4BFF4B00004B00, 
LOC: SLICE_X9Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct1_carry__0_i_5 - 
nets: {ct1_carry__0_i_5_n_0 ct1_carry__0_i_5/O}, {down_clocking_even_0/minus_one_0/G_5[13] ct1_carry__0_i_5/I0}, {divisor_reg_n_0_[15] ct1_carry__0_i_5/I1}, {down_clocking_even_0/ct_reg[15] ct1_carry__0_i_5/I2}, {down_clocking_even_0/ct_reg[14] ct1_carry__0_i_5/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h2409, 
LOC: SLICE_X9Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct1_carry__0_i_6 - 
nets: {ct1_carry__0_i_6_n_0 ct1_carry__0_i_6/O}, {divisor_reg_n_0_[13] ct1_carry__0_i_6/I0}, {down_clocking_even_0/minus_one_0/G_5[11] ct1_carry__0_i_6/I1}, {divisor_reg_n_0_[14] ct1_carry__0_i_6/I2}, {down_clocking_even_0/ct_reg[13] ct1_carry__0_i_6/I3}, {down_clocking_even_0/ct_reg[12] ct1_carry__0_i_6/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h24429009, 
LOC: SLICE_X9Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct1_carry__0_i_7 - 
nets: {ct1_carry__0_i_7_n_0 ct1_carry__0_i_7/O}, {down_clocking_even_0/divisor[11] ct1_carry__0_i_7/I0}, {down_clocking_even_0/ct_reg[11] ct1_carry__0_i_7/I1}, {down_clocking_even_0/divisor[10] ct1_carry__0_i_7/I2}, {down_clocking_even_0/ct_reg[10] ct1_carry__0_i_7/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h9009, 
LOC: SLICE_X9Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct1_carry__0_i_8 - 
nets: {ct1_carry__0_i_8_n_0 ct1_carry__0_i_8/O}, {divisor_reg_n_0_[9] ct1_carry__0_i_8/I0}, {down_clocking_even_0/minus_one_0/G_5[7] ct1_carry__0_i_8/I1}, {divisor_reg_n_0_[10] ct1_carry__0_i_8/I2}, {down_clocking_even_0/ct_reg[9] ct1_carry__0_i_8/I3}, {down_clocking_even_0/divisor[8] ct1_carry__0_i_8/I4}, {down_clocking_even_0/ct_reg[8] ct1_carry__0_i_8/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hB44B00000000B44B, 
LOC: SLICE_X9Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct1_carry__0_i_9 - 
nets: {down_clocking_even_0/minus_one_0/G_5[13] ct1_carry__0_i_9/O}, {ct[0]_i_4_n_0 ct1_carry__0_i_9/I0}, {divisor_reg_n_0_[13] ct1_carry__0_i_9/I1}, {divisor_reg_n_0_[14] ct1_carry__0_i_9/I2}, {divisor_reg_n_0_[11] ct1_carry__0_i_9/I3}, {divisor_reg_n_0_[12] ct1_carry__0_i_9/I4}, {ct1_carry_i_9_n_0 ct1_carry__0_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000100000000, 
LOC: SLICE_X12Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct1_carry_i_1 - 
nets: {ct1_carry_i_1_n_0 ct1_carry_i_1/O}, {down_clocking_even_0/ct_reg[6] ct1_carry_i_1/I0}, {divisor_reg_n_0_[7] ct1_carry_i_1/I1}, {ct1_carry_i_9_n_0 ct1_carry_i_1/I2}, {divisor_reg_n_0_[8] ct1_carry_i_1/I3}, {down_clocking_even_0/ct_reg[7] ct1_carry_i_1/I4}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 32'hB2CF0082, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct1_carry_i_10 - 
nets: {ct1_carry_i_10_n_0 ct1_carry_i_10/O}, {divisor_reg_n_0_[3] ct1_carry_i_10/I0}, {divisor_reg_n_0_[4] ct1_carry_i_10/I1}, {divisor_reg_n_0_[1] ct1_carry_i_10/I2}, {divisor_reg_n_0_[2] ct1_carry_i_10/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X12Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct1_carry_i_2 - 
nets: {ct1_carry_i_2_n_0 ct1_carry_i_2/O}, {down_clocking_even_0/ct_reg[4] ct1_carry_i_2/I0}, {divisor_reg_n_0_[5] ct1_carry_i_2/I1}, {ct1_carry_i_10_n_0 ct1_carry_i_2/I2}, {divisor_reg_n_0_[6] ct1_carry_i_2/I3}, {down_clocking_even_0/ct_reg[5] ct1_carry_i_2/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hB2CF0082, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct1_carry_i_3 - 
nets: {ct1_carry_i_3_n_0 ct1_carry_i_3/O}, {down_clocking_even_0/ct_reg[2] ct1_carry_i_3/I0}, {divisor_reg_n_0_[3] ct1_carry_i_3/I1}, {divisor_reg_n_0_[2] ct1_carry_i_3/I2}, {divisor_reg_n_0_[1] ct1_carry_i_3/I3}, {divisor_reg_n_0_[4] ct1_carry_i_3/I4}, {down_clocking_even_0/ct_reg[3] ct1_carry_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h222BFFFC00002228, 
LOC: SLICE_X7Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct1_carry_i_4 - 
nets: {ct1_carry_i_4_n_0 ct1_carry_i_4/O}, {down_clocking_even_0/ct_reg[0] ct1_carry_i_4/I0}, {divisor_reg_n_0_[1] ct1_carry_i_4/I1}, {divisor_reg_n_0_[2] ct1_carry_i_4/I2}, {down_clocking_even_0/ct_reg[1] ct1_carry_i_4/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hBC08, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct1_carry_i_5 - 
nets: {ct1_carry_i_5_n_0 ct1_carry_i_5/O}, {divisor_reg_n_0_[8] ct1_carry_i_5/I0}, {ct1_carry_i_9_n_0 ct1_carry_i_5/I1}, {divisor_reg_n_0_[7] ct1_carry_i_5/I2}, {down_clocking_even_0/ct_reg[7] ct1_carry_i_5/I3}, {down_clocking_even_0/ct_reg[6] ct1_carry_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h24188241, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct1_carry_i_6 - 
nets: {ct1_carry_i_6_n_0 ct1_carry_i_6/O}, {divisor_reg_n_0_[6] ct1_carry_i_6/I0}, {ct1_carry_i_10_n_0 ct1_carry_i_6/I1}, {divisor_reg_n_0_[5] ct1_carry_i_6/I2}, {down_clocking_even_0/ct_reg[5] ct1_carry_i_6/I3}, {down_clocking_even_0/ct_reg[4] ct1_carry_i_6/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h24188241, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct1_carry_i_7 - 
nets: {ct1_carry_i_7_n_0 ct1_carry_i_7/O}, {divisor_reg_n_0_[4] ct1_carry_i_7/I0}, {divisor_reg_n_0_[1] ct1_carry_i_7/I1}, {divisor_reg_n_0_[2] ct1_carry_i_7/I2}, {divisor_reg_n_0_[3] ct1_carry_i_7/I3}, {down_clocking_even_0/ct_reg[3] ct1_carry_i_7/I4}, {down_clocking_even_0/ct_reg[2] ct1_carry_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA801540202A80154, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct1_carry_i_8 - 
nets: {ct1_carry_i_8_n_0 ct1_carry_i_8/O}, {divisor_reg_n_0_[2] ct1_carry_i_8/I0}, {divisor_reg_n_0_[1] ct1_carry_i_8/I1}, {down_clocking_even_0/ct_reg[1] ct1_carry_i_8/I2}, {down_clocking_even_0/ct_reg[0] ct1_carry_i_8/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h1284, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct1_carry_i_9 - 
nets: {ct1_carry_i_9_n_0 ct1_carry_i_9/O}, {divisor_reg_n_0_[6] ct1_carry_i_9/I0}, {divisor_reg_n_0_[5] ct1_carry_i_9/I1}, {divisor_reg_n_0_[4] ct1_carry_i_9/I2}, {divisor_reg_n_0_[3] ct1_carry_i_9/I3}, {divisor_reg_n_0_[1] ct1_carry_i_9/I4}, {divisor_reg_n_0_[2] ct1_carry_i_9/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X12Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct[0]_i_1 - 
nets: {down_clocking_even_0/go ct[0]_i_1/O}, {ct[0]_i_4_n_0 ct[0]_i_1/I0}, {divisor_reg_n_0_[15] ct[0]_i_1/I1}, {divisor_reg_n_0_[12] ct[0]_i_1/I2}, {divisor_reg_n_0_[11] ct[0]_i_1/I3}, {ct[0]_i_5_n_0 ct[0]_i_1/I4}, {i_wb_rst ct[0]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFFFFE, 
LOC: SLICE_X12Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct[0]_i_10 - 
nets: {ct[0]_i_10_n_0 ct[0]_i_10/O}, {down_clocking_even_0/ct_reg[0] ct[0]_i_10/I0}, {down_clocking_even_0/ct1__7 ct[0]_i_10/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X8Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[0]_i_11 - 
nets: {ct[0]_i_11_n_0 ct[0]_i_11/O}, {divisor_reg_n_0_[3] ct[0]_i_11/I0}, {divisor_reg_n_0_[4] ct[0]_i_11/I1}, {divisor_reg_n_0_[5] ct[0]_i_11/I2}, {divisor_reg_n_0_[6] ct[0]_i_11/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X12Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[0]_i_1__0 - 
nets: {ct[0]_i_1__0_n_0 ct[0]_i_1__0/O}, {ct[0] ct[0]_i_1__0/I0}, {ct_reg[15]_i_5_n_0 ct[0]_i_1__0/I1}, {ctrl[2] ct[0]_i_1__0/I2}, {ctrl[1] ct[0]_i_1__0/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h1F10, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[0]_i_3 - 
nets: {clk_source ct[0]_i_3/O}, {i_extclk ct[0]_i_3/I0}, {ctrl[0] ct[0]_i_3/I1}, {i_wb_clk ct[0]_i_3/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X10Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ct[0]_i_4 - 
nets: {ct[0]_i_4_n_0 ct[0]_i_4/O}, {divisor_reg_n_0_[7] ct[0]_i_4/I0}, {divisor_reg_n_0_[8] ct[0]_i_4/I1}, {divisor_reg_n_0_[9] ct[0]_i_4/I2}, {divisor_reg_n_0_[10] ct[0]_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X13Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[0]_i_5 - 
nets: {ct[0]_i_5_n_0 ct[0]_i_5/O}, {divisor_reg_n_0_[2] ct[0]_i_5/I0}, {divisor_reg_n_0_[1] ct[0]_i_5/I1}, {divisor_reg_n_0_[14] ct[0]_i_5/I2}, {divisor_reg_n_0_[13] ct[0]_i_5/I3}, {ct[0]_i_11_n_0 ct[0]_i_5/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X12Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[0]_i_6 - 
nets: {ct[0]_i_6_n_0 ct[0]_i_6/O}, {down_clocking_even_0/ct_reg[0] ct[0]_i_6/I0}, {down_clocking_even_0/ct1__7 ct[0]_i_6/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[0]_i_7 - 
nets: {ct[0]_i_7_n_0 ct[0]_i_7/O}, {down_clocking_even_0/ct_reg[3] ct[0]_i_7/I0}, {down_clocking_even_0/ct1__7 ct[0]_i_7/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[0]_i_8 - 
nets: {ct[0]_i_8_n_0 ct[0]_i_8/O}, {down_clocking_even_0/ct_reg[2] ct[0]_i_8/I0}, {down_clocking_even_0/ct1__7 ct[0]_i_8/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[0]_i_9 - 
nets: {ct[0]_i_9_n_0 ct[0]_i_9/O}, {down_clocking_even_0/ct_reg[1] ct[0]_i_9/I0}, {down_clocking_even_0/ct1__7 ct[0]_i_9/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[10]_i_1 - 
nets: {ct[10]_i_1_n_0 ct[10]_i_1/O}, {ct0[10] ct[10]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[10]_i_1/I1}, {ctrl[2] ct[10]_i_1/I2}, {ctrl[1] ct[10]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[11]_i_1 - 
nets: {ct[11]_i_1_n_0 ct[11]_i_1/O}, {ct0[11] ct[11]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[11]_i_1/I1}, {ctrl[2] ct[11]_i_1/I2}, {ctrl[1] ct[11]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[12]_i_1 - 
nets: {ct[12]_i_1_n_0 ct[12]_i_1/O}, {ct0[12] ct[12]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[12]_i_1/I1}, {ctrl[2] ct[12]_i_1/I2}, {ctrl[1] ct[12]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[12]_i_2 - 
nets: {ct[12]_i_2_n_0 ct[12]_i_2/O}, {down_clocking_even_0/ct_reg[15] ct[12]_i_2/I0}, {down_clocking_even_0/ct1__7 ct[12]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[12]_i_3 - 
nets: {ct[12]_i_3_n_0 ct[12]_i_3/O}, {down_clocking_even_0/ct_reg[14] ct[12]_i_3/I0}, {down_clocking_even_0/ct1__7 ct[12]_i_3/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[12]_i_4 - 
nets: {ct[12]_i_4_n_0 ct[12]_i_4/O}, {down_clocking_even_0/ct_reg[13] ct[12]_i_4/I0}, {down_clocking_even_0/ct1__7 ct[12]_i_4/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[12]_i_5 - 
nets: {ct[12]_i_5_n_0 ct[12]_i_5/O}, {down_clocking_even_0/ct_reg[12] ct[12]_i_5/I0}, {down_clocking_even_0/ct1__7 ct[12]_i_5/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[13]_i_1 - 
nets: {ct[13]_i_1_n_0 ct[13]_i_1/O}, {ct0[13] ct[13]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[13]_i_1/I1}, {ctrl[2] ct[13]_i_1/I2}, {ctrl[1] ct[13]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[14]_i_1 - 
nets: {ct[14]_i_1_n_0 ct[14]_i_1/O}, {ct0[14] ct[14]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[14]_i_1/I1}, {ctrl[2] ct[14]_i_1/I2}, {ctrl[1] ct[14]_i_1/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[15]_i_1 - 
nets: {ct[15]_i_1_n_0 ct[15]_i_1/O}, {clrint ct[15]_i_1/I0}, {ctrl[2] ct[15]_i_1/I1}, {ctrl[3] ct[15]_i_1/I2}, {ctrl[1] ct[15]_i_1/I3}, {ct_reg[15]_i_5_n_0 ct[15]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hCCEACCEE, 
LOC: SLICE_X8Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_10 - 
nets: {ct[15]_i_10_n_0 ct[15]_i_10/O}, {ct[10] ct[15]_i_10/I0}, {ct_reg[15]_i_29_n_6 ct[15]_i_10/I1}, {ct_reg[15]_i_29_n_5 ct[15]_i_10/I2}, {ct[15]_i_28_n_0 ct[15]_i_10/I3}, {ct[11] ct[15]_i_10/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h2FFF02AA, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_11 - 
nets: {ct[15]_i_11_n_0 ct[15]_i_11/O}, {ct[8] ct[15]_i_11/I0}, {ct_reg[15]_i_30_n_4 ct[15]_i_11/I1}, {ct_reg[15]_i_29_n_7 ct[15]_i_11/I2}, {ct[15]_i_28_n_0 ct[15]_i_11/I3}, {ct[9] ct[15]_i_11/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h2FFF02AA, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_12 - 
nets: {ct[15]_i_12_n_0 ct[15]_i_12/O}, {ct[15]_i_28_n_0 ct[15]_i_12/I0}, {ct_reg[15]_i_27_n_5 ct[15]_i_12/I1}, {ct[15] ct[15]_i_12/I2}, {ct_reg[15]_i_27_n_6 ct[15]_i_12/I3}, {ct[14] ct[15]_i_12/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h82000587, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_13 - 
nets: {ct[15]_i_13_n_0 ct[15]_i_13/O}, {ct[15]_i_28_n_0 ct[15]_i_13/I0}, {ct_reg[15]_i_27_n_7 ct[15]_i_13/I1}, {ct[13] ct[15]_i_13/I2}, {ct_reg[15]_i_29_n_4 ct[15]_i_13/I3}, {ct[12] ct[15]_i_13/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h82000587, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_14 - 
nets: {ct[15]_i_14_n_0 ct[15]_i_14/O}, {ct[15]_i_28_n_0 ct[15]_i_14/I0}, {ct_reg[15]_i_29_n_5 ct[15]_i_14/I1}, {ct[11] ct[15]_i_14/I2}, {ct_reg[15]_i_29_n_6 ct[15]_i_14/I3}, {ct[10] ct[15]_i_14/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h82000587, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_15 - 
nets: {ct[15]_i_15_n_0 ct[15]_i_15/O}, {ct[15]_i_28_n_0 ct[15]_i_15/I0}, {ct_reg[15]_i_29_n_7 ct[15]_i_15/I1}, {ct[9] ct[15]_i_15/I2}, {ct_reg[15]_i_30_n_4 ct[15]_i_15/I3}, {ct[8] ct[15]_i_15/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h82000587, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_19 - 
nets: {ct[15]_i_19_n_0 ct[15]_i_19/O}, {ct[6] ct[15]_i_19/I0}, {ct_reg[15]_i_30_n_6 ct[15]_i_19/I1}, {ct_reg[15]_i_30_n_5 ct[15]_i_19/I2}, {ct[15]_i_28_n_0 ct[15]_i_19/I3}, {ct[7] ct[15]_i_19/I4}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h2FFF02AA, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_2 - 
nets: {ct[15]_i_2_n_0 ct[15]_i_2/O}, {ct0[15] ct[15]_i_2/I0}, {ct_reg[15]_i_5_n_0 ct[15]_i_2/I1}, {ctrl[2] ct[15]_i_2/I2}, {ctrl[1] ct[15]_i_2/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[15]_i_20 - 
nets: {ct[15]_i_20_n_0 ct[15]_i_20/O}, {ct[4] ct[15]_i_20/I0}, {ct_reg[15]_i_31_n_4 ct[15]_i_20/I1}, {ct_reg[15]_i_30_n_7 ct[15]_i_20/I2}, {ct[15]_i_28_n_0 ct[15]_i_20/I3}, {ct[5] ct[15]_i_20/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h2FFF02AA, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_21 - 
nets: {ct[15]_i_21_n_0 ct[15]_i_21/O}, {ct[2] ct[15]_i_21/I0}, {ct_reg[15]_i_31_n_6 ct[15]_i_21/I1}, {ct_reg[15]_i_31_n_5 ct[15]_i_21/I2}, {ct[15]_i_28_n_0 ct[15]_i_21/I3}, {ct[3] ct[15]_i_21/I4}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 32'h2FFF02AA, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_22 - 
nets: {ct[15]_i_22_n_0 ct[15]_i_22/O}, {ct[0] ct[15]_i_22/I0}, {period_reg_n_0_[0] ct[15]_i_22/I1}, {ct_reg[15]_i_31_n_7 ct[15]_i_22/I2}, {ct[15]_i_28_n_0 ct[15]_i_22/I3}, {ct[1] ct[15]_i_22/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h8FFF08AA, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_23 - 
nets: {ct[15]_i_23_n_0 ct[15]_i_23/O}, {ct[15]_i_28_n_0 ct[15]_i_23/I0}, {ct_reg[15]_i_30_n_5 ct[15]_i_23/I1}, {ct[7] ct[15]_i_23/I2}, {ct_reg[15]_i_30_n_6 ct[15]_i_23/I3}, {ct[6] ct[15]_i_23/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'h82000587, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_24 - 
nets: {ct[15]_i_24_n_0 ct[15]_i_24/O}, {ct[15]_i_28_n_0 ct[15]_i_24/I0}, {ct_reg[15]_i_30_n_7 ct[15]_i_24/I1}, {ct[5] ct[15]_i_24/I2}, {ct_reg[15]_i_31_n_4 ct[15]_i_24/I3}, {ct[4] ct[15]_i_24/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h82000587, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_25 - 
nets: {ct[15]_i_25_n_0 ct[15]_i_25/O}, {ct[15]_i_28_n_0 ct[15]_i_25/I0}, {ct_reg[15]_i_31_n_5 ct[15]_i_25/I1}, {ct[3] ct[15]_i_25/I2}, {ct_reg[15]_i_31_n_6 ct[15]_i_25/I3}, {ct[2] ct[15]_i_25/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h82000587, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_26 - 
nets: {ct[15]_i_26_n_0 ct[15]_i_26/O}, {ct[15]_i_28_n_0 ct[15]_i_26/I0}, {ct_reg[15]_i_31_n_7 ct[15]_i_26/I1}, {ct[1] ct[15]_i_26/I2}, {period_reg_n_0_[0] ct[15]_i_26/I3}, {ct[0] ct[15]_i_26/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00828705, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_28 - 
nets: {ct[15]_i_28_n_0 ct[15]_i_28/O}, {ct[15]_i_35_n_0 ct[15]_i_28/I0}, {period_reg_n_0_[0] ct[15]_i_28/I1}, {period_reg_n_0_[1] ct[15]_i_28/I2}, {period_reg_n_0_[2] ct[15]_i_28/I3}, {period_reg_n_0_[3] ct[15]_i_28/I4}, {ct[15]_i_36_n_0 ct[15]_i_28/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X10Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ct[15]_i_3 - 
nets: {clk ct[15]_i_3/O}, {clk_source ct[15]_i_3/I0}, {down_clocking_even_0/clk_reg_n_0 ct[15]_i_3/I1}, {down_clocking_even_0/go ct[15]_i_3/I2}, {divisor_reg_n_0_[0] ct[15]_i_3/I3}, {down_clocking_odd_0/clk ct[15]_i_3/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFACA0ACA, 
LOC: SLICE_X10Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_32 - 
nets: {ct[15]_i_32_n_0 ct[15]_i_32/O}, {period_reg_n_0_[15] ct[15]_i_32/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_33 - 
nets: {ct[15]_i_33_n_0 ct[15]_i_33/O}, {period_reg_n_0_[14] ct[15]_i_33/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_34 - 
nets: {ct[15]_i_34_n_0 ct[15]_i_34/O}, {period_reg_n_0_[13] ct[15]_i_34/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_35 - 
nets: {ct[15]_i_35_n_0 ct[15]_i_35/O}, {period_reg_n_0_[4] ct[15]_i_35/I0}, {period_reg_n_0_[5] ct[15]_i_35/I1}, {period_reg_n_0_[6] ct[15]_i_35/I2}, {period_reg_n_0_[7] ct[15]_i_35/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X10Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[15]_i_36 - 
nets: {ct[15]_i_36_n_0 ct[15]_i_36/O}, {period_reg_n_0_[11] ct[15]_i_36/I0}, {period_reg_n_0_[10] ct[15]_i_36/I1}, {period_reg_n_0_[9] ct[15]_i_36/I2}, {period_reg_n_0_[8] ct[15]_i_36/I3}, {ct[15]_i_49_n_0 ct[15]_i_36/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X10Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_37 - 
nets: {ct[15]_i_37_n_0 ct[15]_i_37/O}, {period_reg_n_0_[12] ct[15]_i_37/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_38 - 
nets: {ct[15]_i_38_n_0 ct[15]_i_38/O}, {period_reg_n_0_[11] ct[15]_i_38/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_39 - 
nets: {ct[15]_i_39_n_0 ct[15]_i_39/O}, {period_reg_n_0_[10] ct[15]_i_39/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_4 - 
nets: {rst_ct ct[15]_i_4/O}, {ctrl[7] ct[15]_i_4/I0}, {i_wb_rst ct[15]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X11Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[15]_i_40 - 
nets: {ct[15]_i_40_n_0 ct[15]_i_40/O}, {period_reg_n_0_[9] ct[15]_i_40/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_41 - 
nets: {ct[15]_i_41_n_0 ct[15]_i_41/O}, {period_reg_n_0_[8] ct[15]_i_41/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_42 - 
nets: {ct[15]_i_42_n_0 ct[15]_i_42/O}, {period_reg_n_0_[7] ct[15]_i_42/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_43 - 
nets: {ct[15]_i_43_n_0 ct[15]_i_43/O}, {period_reg_n_0_[6] ct[15]_i_43/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_44 - 
nets: {ct[15]_i_44_n_0 ct[15]_i_44/O}, {period_reg_n_0_[5] ct[15]_i_44/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_45 - 
nets: {ct[15]_i_45_n_0 ct[15]_i_45/O}, {period_reg_n_0_[4] ct[15]_i_45/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_46 - 
nets: {ct[15]_i_46_n_0 ct[15]_i_46/O}, {period_reg_n_0_[3] ct[15]_i_46/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_47 - 
nets: {ct[15]_i_47_n_0 ct[15]_i_47/O}, {period_reg_n_0_[2] ct[15]_i_47/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_48 - 
nets: {ct[15]_i_48_n_0 ct[15]_i_48/O}, {period_reg_n_0_[1] ct[15]_i_48/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

ct[15]_i_49 - 
nets: {ct[15]_i_49_n_0 ct[15]_i_49/O}, {period_reg_n_0_[12] ct[15]_i_49/I0}, {period_reg_n_0_[13] ct[15]_i_49/I1}, {period_reg_n_0_[15] ct[15]_i_49/I2}, {period_reg_n_0_[14] ct[15]_i_49/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X10Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[15]_i_8 - 
nets: {ct[15]_i_8_n_0 ct[15]_i_8/O}, {ct[14] ct[15]_i_8/I0}, {ct_reg[15]_i_27_n_6 ct[15]_i_8/I1}, {ct_reg[15]_i_27_n_5 ct[15]_i_8/I2}, {ct[15]_i_28_n_0 ct[15]_i_8/I3}, {ct[15] ct[15]_i_8/I4}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 32'h2FFF02AA, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[15]_i_9 - 
nets: {ct[15]_i_9_n_0 ct[15]_i_9/O}, {ct[12] ct[15]_i_9/I0}, {ct_reg[15]_i_29_n_4 ct[15]_i_9/I1}, {ct_reg[15]_i_27_n_7 ct[15]_i_9/I2}, {ct[15]_i_28_n_0 ct[15]_i_9/I3}, {ct[13] ct[15]_i_9/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'h2FFF02AA, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ct[1]_i_1 - 
nets: {ct[1]_i_1_n_0 ct[1]_i_1/O}, {ct0[1] ct[1]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[1]_i_1/I1}, {ctrl[2] ct[1]_i_1/I2}, {ctrl[1] ct[1]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[2]_i_1 - 
nets: {ct[2]_i_1_n_0 ct[2]_i_1/O}, {ct0[2] ct[2]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[2]_i_1/I1}, {ctrl[2] ct[2]_i_1/I2}, {ctrl[1] ct[2]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[3]_i_1 - 
nets: {ct[3]_i_1_n_0 ct[3]_i_1/O}, {ct0[3] ct[3]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[3]_i_1/I1}, {ctrl[2] ct[3]_i_1/I2}, {ctrl[1] ct[3]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[4]_i_1 - 
nets: {ct[4]_i_1_n_0 ct[4]_i_1/O}, {ct0[4] ct[4]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[4]_i_1/I1}, {ctrl[2] ct[4]_i_1/I2}, {ctrl[1] ct[4]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[4]_i_2 - 
nets: {ct[4]_i_2_n_0 ct[4]_i_2/O}, {down_clocking_even_0/ct_reg[7] ct[4]_i_2/I0}, {down_clocking_even_0/ct1__7 ct[4]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[4]_i_3 - 
nets: {ct[4]_i_3_n_0 ct[4]_i_3/O}, {down_clocking_even_0/ct_reg[6] ct[4]_i_3/I0}, {down_clocking_even_0/ct1__7 ct[4]_i_3/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[4]_i_4 - 
nets: {ct[4]_i_4_n_0 ct[4]_i_4/O}, {down_clocking_even_0/ct_reg[5] ct[4]_i_4/I0}, {down_clocking_even_0/ct1__7 ct[4]_i_4/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[4]_i_5 - 
nets: {ct[4]_i_5_n_0 ct[4]_i_5/O}, {down_clocking_even_0/ct_reg[4] ct[4]_i_5/I0}, {down_clocking_even_0/ct1__7 ct[4]_i_5/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[5]_i_1 - 
nets: {ct[5]_i_1_n_0 ct[5]_i_1/O}, {ct0[5] ct[5]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[5]_i_1/I1}, {ctrl[2] ct[5]_i_1/I2}, {ctrl[1] ct[5]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X6Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[6]_i_1 - 
nets: {ct[6]_i_1_n_0 ct[6]_i_1/O}, {ct0[6] ct[6]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[6]_i_1/I1}, {ctrl[2] ct[6]_i_1/I2}, {ctrl[1] ct[6]_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[7]_i_1 - 
nets: {ct[7]_i_1_n_0 ct[7]_i_1/O}, {ct0[7] ct[7]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[7]_i_1/I1}, {ctrl[2] ct[7]_i_1/I2}, {ctrl[1] ct[7]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X6Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[8]_i_1 - 
nets: {ct[8]_i_1_n_0 ct[8]_i_1/O}, {ct0[8] ct[8]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[8]_i_1/I1}, {ctrl[2] ct[8]_i_1/I2}, {ctrl[1] ct[8]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct[8]_i_2 - 
nets: {ct[8]_i_2_n_0 ct[8]_i_2/O}, {down_clocking_even_0/ct_reg[11] ct[8]_i_2/I0}, {down_clocking_even_0/ct1__7 ct[8]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[8]_i_3 - 
nets: {ct[8]_i_3_n_0 ct[8]_i_3/O}, {down_clocking_even_0/ct_reg[10] ct[8]_i_3/I0}, {down_clocking_even_0/ct1__7 ct[8]_i_3/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[8]_i_4 - 
nets: {ct[8]_i_4_n_0 ct[8]_i_4/O}, {down_clocking_even_0/ct_reg[9] ct[8]_i_4/I0}, {down_clocking_even_0/ct1__7 ct[8]_i_4/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[8]_i_5 - 
nets: {ct[8]_i_5_n_0 ct[8]_i_5/O}, {down_clocking_even_0/ct_reg[8] ct[8]_i_5/I0}, {down_clocking_even_0/ct1__7 ct[8]_i_5/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct[9]_i_1 - 
nets: {ct[9]_i_1_n_0 ct[9]_i_1/O}, {ct0[9] ct[9]_i_1/I0}, {ct_reg[15]_i_5_n_0 ct[9]_i_1/I1}, {ctrl[2] ct[9]_i_1/I2}, {ctrl[1] ct[9]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h2F20, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ct_0[0]_i_1 - 
nets: {down_clocking_odd_0/ct_0 ct_0[0]_i_1/O}, {down_clocking_even_0/go ct_0[0]_i_1/I0}, {down_clocking_odd_0/a_reg_n_0 ct_0[0]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[0]_i_3 - 
nets: {ct_0[0]_i_3_n_0 ct_0[0]_i_3/O}, {down_clocking_odd_0/ct_0_reg[0] ct_0[0]_i_3/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[0]_i_3/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[0]_i_4 - 
nets: {ct_0[0]_i_4_n_0 ct_0[0]_i_4/O}, {down_clocking_odd_0/ct_0_reg[3] ct_0[0]_i_4/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[0]_i_4/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[0]_i_5 - 
nets: {ct_0[0]_i_5_n_0 ct_0[0]_i_5/O}, {down_clocking_odd_0/ct_0_reg[2] ct_0[0]_i_5/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[0]_i_5/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[0]_i_6 - 
nets: {ct_0[0]_i_6_n_0 ct_0[0]_i_6/O}, {down_clocking_odd_0/ct_0_reg[1] ct_0[0]_i_6/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[0]_i_6/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[0]_i_7 - 
nets: {ct_0[0]_i_7_n_0 ct_0[0]_i_7/O}, {down_clocking_odd_0/ct_0_reg[0] ct_0[0]_i_7/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[0]_i_7/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X10Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[12]_i_2 - 
nets: {ct_0[12]_i_2_n_0 ct_0[12]_i_2/O}, {down_clocking_odd_0/ct_0_reg[15] ct_0[12]_i_2/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[12]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[12]_i_3 - 
nets: {ct_0[12]_i_3_n_0 ct_0[12]_i_3/O}, {down_clocking_odd_0/ct_0_reg[14] ct_0[12]_i_3/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[12]_i_3/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[12]_i_4 - 
nets: {ct_0[12]_i_4_n_0 ct_0[12]_i_4/O}, {down_clocking_odd_0/ct_0_reg[13] ct_0[12]_i_4/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[12]_i_4/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[12]_i_5 - 
nets: {ct_0[12]_i_5_n_0 ct_0[12]_i_5/O}, {down_clocking_odd_0/ct_0_reg[12] ct_0[12]_i_5/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[12]_i_5/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[4]_i_2 - 
nets: {ct_0[4]_i_2_n_0 ct_0[4]_i_2/O}, {down_clocking_odd_0/ct_0_reg[7] ct_0[4]_i_2/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[4]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[4]_i_3 - 
nets: {ct_0[4]_i_3_n_0 ct_0[4]_i_3/O}, {down_clocking_odd_0/ct_0_reg[6] ct_0[4]_i_3/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[4]_i_3/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[4]_i_4 - 
nets: {ct_0[4]_i_4_n_0 ct_0[4]_i_4/O}, {down_clocking_odd_0/ct_0_reg[5] ct_0[4]_i_4/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[4]_i_4/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[4]_i_5 - 
nets: {ct_0[4]_i_5_n_0 ct_0[4]_i_5/O}, {down_clocking_odd_0/ct_0_reg[4] ct_0[4]_i_5/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[4]_i_5/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[8]_i_2 - 
nets: {ct_0[8]_i_2_n_0 ct_0[8]_i_2/O}, {down_clocking_odd_0/ct_0_reg[11] ct_0[8]_i_2/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[8]_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[8]_i_3 - 
nets: {ct_0[8]_i_3_n_0 ct_0[8]_i_3/O}, {down_clocking_odd_0/ct_0_reg[10] ct_0[8]_i_3/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[8]_i_3/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[8]_i_4 - 
nets: {ct_0[8]_i_4_n_0 ct_0[8]_i_4/O}, {down_clocking_odd_0/ct_0_reg[9] ct_0[8]_i_4/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[8]_i_4/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0[8]_i_5 - 
nets: {ct_0[8]_i_5_n_0 ct_0[8]_i_5/O}, {down_clocking_odd_0/ct_0_reg[8] ct_0[8]_i_5/I0}, {down_clocking_odd_0/a0_carry__0_n_0 ct_0[8]_i_5/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_0_reg[0]_i_2 - 
nets: {ct_0_reg[0]_i_2_n_0 ct_0_reg[0]_i_2/CO[3]}, { ct_0_reg[0]_i_2/CO[2]}, { ct_0_reg[0]_i_2/CO[1]}, { ct_0_reg[0]_i_2/CO[0]}, {ct_0_reg[0]_i_2_n_4 ct_0_reg[0]_i_2/O[3]}, {ct_0_reg[0]_i_2_n_5 ct_0_reg[0]_i_2/O[2]}, {ct_0_reg[0]_i_2_n_6 ct_0_reg[0]_i_2/O[1]}, {ct_0_reg[0]_i_2_n_7 ct_0_reg[0]_i_2/O[0]}, {<const0> ct_0_reg[0]_i_2/CI}, {<const0> ct_0_reg[0]_i_2/CYINIT}, {<const0> ct_0_reg[0]_i_2/DI[3]}, {<const0> ct_0_reg[0]_i_2/DI[2]}, {<const0> ct_0_reg[0]_i_2/DI[1]}, {ct_0[0]_i_3_n_0 ct_0_reg[0]_i_2/DI[0]}, {ct_0[0]_i_4_n_0 ct_0_reg[0]_i_2/S[3]}, {ct_0[0]_i_5_n_0 ct_0_reg[0]_i_2/S[2]}, {ct_0[0]_i_6_n_0 ct_0_reg[0]_i_2/S[1]}, {ct_0[0]_i_7_n_0 ct_0_reg[0]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X10Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_0_reg[12]_i_1 - 
nets: { ct_0_reg[12]_i_1/CO[3]}, { ct_0_reg[12]_i_1/CO[2]}, { ct_0_reg[12]_i_1/CO[1]}, { ct_0_reg[12]_i_1/CO[0]}, {ct_0_reg[12]_i_1_n_4 ct_0_reg[12]_i_1/O[3]}, {ct_0_reg[12]_i_1_n_5 ct_0_reg[12]_i_1/O[2]}, {ct_0_reg[12]_i_1_n_6 ct_0_reg[12]_i_1/O[1]}, {ct_0_reg[12]_i_1_n_7 ct_0_reg[12]_i_1/O[0]}, {ct_0_reg[8]_i_1_n_0 ct_0_reg[12]_i_1/CI}, {<const0> ct_0_reg[12]_i_1/CYINIT}, {<const0> ct_0_reg[12]_i_1/DI[3]}, {<const0> ct_0_reg[12]_i_1/DI[2]}, {<const0> ct_0_reg[12]_i_1/DI[1]}, {<const0> ct_0_reg[12]_i_1/DI[0]}, {ct_0[12]_i_2_n_0 ct_0_reg[12]_i_1/S[3]}, {ct_0[12]_i_3_n_0 ct_0_reg[12]_i_1/S[2]}, {ct_0[12]_i_4_n_0 ct_0_reg[12]_i_1/S[1]}, {ct_0[12]_i_5_n_0 ct_0_reg[12]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X10Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_0_reg[4]_i_1 - 
nets: {ct_0_reg[4]_i_1_n_0 ct_0_reg[4]_i_1/CO[3]}, { ct_0_reg[4]_i_1/CO[2]}, { ct_0_reg[4]_i_1/CO[1]}, { ct_0_reg[4]_i_1/CO[0]}, {ct_0_reg[4]_i_1_n_4 ct_0_reg[4]_i_1/O[3]}, {ct_0_reg[4]_i_1_n_5 ct_0_reg[4]_i_1/O[2]}, {ct_0_reg[4]_i_1_n_6 ct_0_reg[4]_i_1/O[1]}, {ct_0_reg[4]_i_1_n_7 ct_0_reg[4]_i_1/O[0]}, {ct_0_reg[0]_i_2_n_0 ct_0_reg[4]_i_1/CI}, {<const0> ct_0_reg[4]_i_1/CYINIT}, {<const0> ct_0_reg[4]_i_1/DI[3]}, {<const0> ct_0_reg[4]_i_1/DI[2]}, {<const0> ct_0_reg[4]_i_1/DI[1]}, {<const0> ct_0_reg[4]_i_1/DI[0]}, {ct_0[4]_i_2_n_0 ct_0_reg[4]_i_1/S[3]}, {ct_0[4]_i_3_n_0 ct_0_reg[4]_i_1/S[2]}, {ct_0[4]_i_4_n_0 ct_0_reg[4]_i_1/S[1]}, {ct_0[4]_i_5_n_0 ct_0_reg[4]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X10Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_0_reg[8]_i_1 - 
nets: {ct_0_reg[8]_i_1_n_0 ct_0_reg[8]_i_1/CO[3]}, { ct_0_reg[8]_i_1/CO[2]}, { ct_0_reg[8]_i_1/CO[1]}, { ct_0_reg[8]_i_1/CO[0]}, {ct_0_reg[8]_i_1_n_4 ct_0_reg[8]_i_1/O[3]}, {ct_0_reg[8]_i_1_n_5 ct_0_reg[8]_i_1/O[2]}, {ct_0_reg[8]_i_1_n_6 ct_0_reg[8]_i_1/O[1]}, {ct_0_reg[8]_i_1_n_7 ct_0_reg[8]_i_1/O[0]}, {ct_0_reg[4]_i_1_n_0 ct_0_reg[8]_i_1/CI}, {<const0> ct_0_reg[8]_i_1/CYINIT}, {<const0> ct_0_reg[8]_i_1/DI[3]}, {<const0> ct_0_reg[8]_i_1/DI[2]}, {<const0> ct_0_reg[8]_i_1/DI[1]}, {<const0> ct_0_reg[8]_i_1/DI[0]}, {ct_0[8]_i_2_n_0 ct_0_reg[8]_i_1/S[3]}, {ct_0[8]_i_3_n_0 ct_0_reg[8]_i_1/S[2]}, {ct_0[8]_i_4_n_0 ct_0_reg[8]_i_1/S[1]}, {ct_0[8]_i_5_n_0 ct_0_reg[8]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X10Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_1[0]_i_1 - 
nets: {down_clocking_odd_0/ct_1 ct_1[0]_i_1/O}, {down_clocking_even_0/go ct_1[0]_i_1/I0}, {down_clocking_odd_0/b ct_1[0]_i_1/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[0]_i_3 - 
nets: {ct_1[0]_i_3_n_0 ct_1[0]_i_3/O}, {i_wb_clk ct_1[0]_i_3/I0}, {ctrl[0] ct_1[0]_i_3/I1}, {i_extclk ct_1[0]_i_3/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h1D, 
LOC: SLICE_X10Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

ct_1[0]_i_4 - 
nets: {ct_1[0]_i_4_n_0 ct_1[0]_i_4/O}, {down_clocking_odd_0/ct_1_reg[0] ct_1[0]_i_4/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[0]_i_4/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[0]_i_5 - 
nets: {ct_1[0]_i_5_n_0 ct_1[0]_i_5/O}, {down_clocking_odd_0/ct_1_reg[3] ct_1[0]_i_5/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[0]_i_5/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[0]_i_6 - 
nets: {ct_1[0]_i_6_n_0 ct_1[0]_i_6/O}, {down_clocking_odd_0/ct_1_reg[2] ct_1[0]_i_6/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[0]_i_6/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[0]_i_7 - 
nets: {ct_1[0]_i_7_n_0 ct_1[0]_i_7/O}, {down_clocking_odd_0/ct_1_reg[1] ct_1[0]_i_7/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[0]_i_7/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[0]_i_8 - 
nets: {ct_1[0]_i_8_n_0 ct_1[0]_i_8/O}, {down_clocking_odd_0/ct_1_reg[0] ct_1[0]_i_8/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[0]_i_8/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h1, 
LOC: SLICE_X11Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[12]_i_2 - 
nets: {ct_1[12]_i_2_n_0 ct_1[12]_i_2/O}, {down_clocking_odd_0/ct_1_reg[15] ct_1[12]_i_2/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[12]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[12]_i_3 - 
nets: {ct_1[12]_i_3_n_0 ct_1[12]_i_3/O}, {down_clocking_odd_0/ct_1_reg[14] ct_1[12]_i_3/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[12]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[12]_i_4 - 
nets: {ct_1[12]_i_4_n_0 ct_1[12]_i_4/O}, {down_clocking_odd_0/ct_1_reg[13] ct_1[12]_i_4/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[12]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[12]_i_5 - 
nets: {ct_1[12]_i_5_n_0 ct_1[12]_i_5/O}, {down_clocking_odd_0/ct_1_reg[12] ct_1[12]_i_5/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[12]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[4]_i_2 - 
nets: {ct_1[4]_i_2_n_0 ct_1[4]_i_2/O}, {down_clocking_odd_0/ct_1_reg[7] ct_1[4]_i_2/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[4]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[4]_i_3 - 
nets: {ct_1[4]_i_3_n_0 ct_1[4]_i_3/O}, {down_clocking_odd_0/ct_1_reg[6] ct_1[4]_i_3/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[4]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[4]_i_4 - 
nets: {ct_1[4]_i_4_n_0 ct_1[4]_i_4/O}, {down_clocking_odd_0/ct_1_reg[5] ct_1[4]_i_4/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[4]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[4]_i_5 - 
nets: {ct_1[4]_i_5_n_0 ct_1[4]_i_5/O}, {down_clocking_odd_0/ct_1_reg[4] ct_1[4]_i_5/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[4]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[8]_i_2 - 
nets: {ct_1[8]_i_2_n_0 ct_1[8]_i_2/O}, {down_clocking_odd_0/ct_1_reg[11] ct_1[8]_i_2/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[8]_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[8]_i_3 - 
nets: {ct_1[8]_i_3_n_0 ct_1[8]_i_3/O}, {down_clocking_odd_0/ct_1_reg[10] ct_1[8]_i_3/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[8]_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[8]_i_4 - 
nets: {ct_1[8]_i_4_n_0 ct_1[8]_i_4/O}, {down_clocking_odd_0/ct_1_reg[9] ct_1[8]_i_4/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[8]_i_4/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1[8]_i_5 - 
nets: {ct_1[8]_i_5_n_0 ct_1[8]_i_5/O}, {down_clocking_odd_0/ct_1_reg[8] ct_1[8]_i_5/I0}, {down_clocking_odd_0/b0_carry__0_n_0 ct_1[8]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ct_1_reg[0]_i_2 - 
nets: {ct_1_reg[0]_i_2_n_0 ct_1_reg[0]_i_2/CO[3]}, { ct_1_reg[0]_i_2/CO[2]}, { ct_1_reg[0]_i_2/CO[1]}, { ct_1_reg[0]_i_2/CO[0]}, {ct_1_reg[0]_i_2_n_4 ct_1_reg[0]_i_2/O[3]}, {ct_1_reg[0]_i_2_n_5 ct_1_reg[0]_i_2/O[2]}, {ct_1_reg[0]_i_2_n_6 ct_1_reg[0]_i_2/O[1]}, {ct_1_reg[0]_i_2_n_7 ct_1_reg[0]_i_2/O[0]}, {<const0> ct_1_reg[0]_i_2/CI}, {<const0> ct_1_reg[0]_i_2/CYINIT}, {<const0> ct_1_reg[0]_i_2/DI[3]}, {<const0> ct_1_reg[0]_i_2/DI[2]}, {<const0> ct_1_reg[0]_i_2/DI[1]}, {ct_1[0]_i_4_n_0 ct_1_reg[0]_i_2/DI[0]}, {ct_1[0]_i_5_n_0 ct_1_reg[0]_i_2/S[3]}, {ct_1[0]_i_6_n_0 ct_1_reg[0]_i_2/S[2]}, {ct_1[0]_i_7_n_0 ct_1_reg[0]_i_2/S[1]}, {ct_1[0]_i_8_n_0 ct_1_reg[0]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X11Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_1_reg[12]_i_1 - 
nets: { ct_1_reg[12]_i_1/CO[3]}, { ct_1_reg[12]_i_1/CO[2]}, { ct_1_reg[12]_i_1/CO[1]}, { ct_1_reg[12]_i_1/CO[0]}, {ct_1_reg[12]_i_1_n_4 ct_1_reg[12]_i_1/O[3]}, {ct_1_reg[12]_i_1_n_5 ct_1_reg[12]_i_1/O[2]}, {ct_1_reg[12]_i_1_n_6 ct_1_reg[12]_i_1/O[1]}, {ct_1_reg[12]_i_1_n_7 ct_1_reg[12]_i_1/O[0]}, {ct_1_reg[8]_i_1_n_0 ct_1_reg[12]_i_1/CI}, {<const0> ct_1_reg[12]_i_1/CYINIT}, {<const0> ct_1_reg[12]_i_1/DI[3]}, {<const0> ct_1_reg[12]_i_1/DI[2]}, {<const0> ct_1_reg[12]_i_1/DI[1]}, {<const0> ct_1_reg[12]_i_1/DI[0]}, {ct_1[12]_i_2_n_0 ct_1_reg[12]_i_1/S[3]}, {ct_1[12]_i_3_n_0 ct_1_reg[12]_i_1/S[2]}, {ct_1[12]_i_4_n_0 ct_1_reg[12]_i_1/S[1]}, {ct_1[12]_i_5_n_0 ct_1_reg[12]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X11Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_1_reg[4]_i_1 - 
nets: {ct_1_reg[4]_i_1_n_0 ct_1_reg[4]_i_1/CO[3]}, { ct_1_reg[4]_i_1/CO[2]}, { ct_1_reg[4]_i_1/CO[1]}, { ct_1_reg[4]_i_1/CO[0]}, {ct_1_reg[4]_i_1_n_4 ct_1_reg[4]_i_1/O[3]}, {ct_1_reg[4]_i_1_n_5 ct_1_reg[4]_i_1/O[2]}, {ct_1_reg[4]_i_1_n_6 ct_1_reg[4]_i_1/O[1]}, {ct_1_reg[4]_i_1_n_7 ct_1_reg[4]_i_1/O[0]}, {ct_1_reg[0]_i_2_n_0 ct_1_reg[4]_i_1/CI}, {<const0> ct_1_reg[4]_i_1/CYINIT}, {<const0> ct_1_reg[4]_i_1/DI[3]}, {<const0> ct_1_reg[4]_i_1/DI[2]}, {<const0> ct_1_reg[4]_i_1/DI[1]}, {<const0> ct_1_reg[4]_i_1/DI[0]}, {ct_1[4]_i_2_n_0 ct_1_reg[4]_i_1/S[3]}, {ct_1[4]_i_3_n_0 ct_1_reg[4]_i_1/S[2]}, {ct_1[4]_i_4_n_0 ct_1_reg[4]_i_1/S[1]}, {ct_1[4]_i_5_n_0 ct_1_reg[4]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X11Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_1_reg[8]_i_1 - 
nets: {ct_1_reg[8]_i_1_n_0 ct_1_reg[8]_i_1/CO[3]}, { ct_1_reg[8]_i_1/CO[2]}, { ct_1_reg[8]_i_1/CO[1]}, { ct_1_reg[8]_i_1/CO[0]}, {ct_1_reg[8]_i_1_n_4 ct_1_reg[8]_i_1/O[3]}, {ct_1_reg[8]_i_1_n_5 ct_1_reg[8]_i_1/O[2]}, {ct_1_reg[8]_i_1_n_6 ct_1_reg[8]_i_1/O[1]}, {ct_1_reg[8]_i_1_n_7 ct_1_reg[8]_i_1/O[0]}, {ct_1_reg[4]_i_1_n_0 ct_1_reg[8]_i_1/CI}, {<const0> ct_1_reg[8]_i_1/CYINIT}, {<const0> ct_1_reg[8]_i_1/DI[3]}, {<const0> ct_1_reg[8]_i_1/DI[2]}, {<const0> ct_1_reg[8]_i_1/DI[1]}, {<const0> ct_1_reg[8]_i_1/DI[0]}, {ct_1[8]_i_2_n_0 ct_1_reg[8]_i_1/S[3]}, {ct_1[8]_i_3_n_0 ct_1_reg[8]_i_1/S[2]}, {ct_1[8]_i_4_n_0 ct_1_reg[8]_i_1/S[1]}, {ct_1[8]_i_5_n_0 ct_1_reg[8]_i_1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X11Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[0] - 
nets: {ct[0] ct_reg[0]/Q}, {clk ct_reg[0]/C}, {ct[15]_i_1_n_0 ct_reg[0]/CE}, {rst_ct ct_reg[0]/CLR}, {ct[0]_i_1__0_n_0 ct_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[0]_i_2 - 
nets: {ct_reg[0]_i_2_n_0 ct_reg[0]_i_2/CO[3]}, { ct_reg[0]_i_2/CO[2]}, { ct_reg[0]_i_2/CO[1]}, { ct_reg[0]_i_2/CO[0]}, {ct_reg[0]_i_2_n_4 ct_reg[0]_i_2/O[3]}, {ct_reg[0]_i_2_n_5 ct_reg[0]_i_2/O[2]}, {ct_reg[0]_i_2_n_6 ct_reg[0]_i_2/O[1]}, {ct_reg[0]_i_2_n_7 ct_reg[0]_i_2/O[0]}, {<const0> ct_reg[0]_i_2/CI}, {<const0> ct_reg[0]_i_2/CYINIT}, {<const0> ct_reg[0]_i_2/DI[3]}, {<const0> ct_reg[0]_i_2/DI[2]}, {<const0> ct_reg[0]_i_2/DI[1]}, {ct[0]_i_6_n_0 ct_reg[0]_i_2/DI[0]}, {ct[0]_i_7_n_0 ct_reg[0]_i_2/S[3]}, {ct[0]_i_8_n_0 ct_reg[0]_i_2/S[2]}, {ct[0]_i_9_n_0 ct_reg[0]_i_2/S[1]}, {ct[0]_i_10_n_0 ct_reg[0]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X8Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[10] - 
nets: {ct[10] ct_reg[10]/Q}, {clk ct_reg[10]/C}, {ct[15]_i_1_n_0 ct_reg[10]/CE}, {rst_ct ct_reg[10]/CLR}, {ct[10]_i_1_n_0 ct_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[11] - 
nets: {ct[11] ct_reg[11]/Q}, {clk ct_reg[11]/C}, {ct[15]_i_1_n_0 ct_reg[11]/CE}, {rst_ct ct_reg[11]/CLR}, {ct[11]_i_1_n_0 ct_reg[11]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[12] - 
nets: {ct[12] ct_reg[12]/Q}, {clk ct_reg[12]/C}, {ct[15]_i_1_n_0 ct_reg[12]/CE}, {rst_ct ct_reg[12]/CLR}, {ct[12]_i_1_n_0 ct_reg[12]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[12]_i_1 - 
nets: { ct_reg[12]_i_1/CO[3]}, { ct_reg[12]_i_1/CO[2]}, { ct_reg[12]_i_1/CO[1]}, { ct_reg[12]_i_1/CO[0]}, {ct_reg[12]_i_1_n_4 ct_reg[12]_i_1/O[3]}, {ct_reg[12]_i_1_n_5 ct_reg[12]_i_1/O[2]}, {ct_reg[12]_i_1_n_6 ct_reg[12]_i_1/O[1]}, {ct_reg[12]_i_1_n_7 ct_reg[12]_i_1/O[0]}, {ct_reg[8]_i_1_n_0 ct_reg[12]_i_1/CI}, {<const0> ct_reg[12]_i_1/CYINIT}, {<const0> ct_reg[12]_i_1/DI[3]}, {<const0> ct_reg[12]_i_1/DI[2]}, {<const0> ct_reg[12]_i_1/DI[1]}, {<const0> ct_reg[12]_i_1/DI[0]}, {ct[12]_i_2_n_0 ct_reg[12]_i_1/S[3]}, {ct[12]_i_3_n_0 ct_reg[12]_i_1/S[2]}, {ct[12]_i_4_n_0 ct_reg[12]_i_1/S[1]}, {ct[12]_i_5_n_0 ct_reg[12]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X8Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[12]_i_2 - 
nets: {ct_reg[12]_i_2_n_0 ct_reg[12]_i_2/CO[3]}, { ct_reg[12]_i_2/CO[2]}, { ct_reg[12]_i_2/CO[1]}, { ct_reg[12]_i_2/CO[0]}, {ct0[12] ct_reg[12]_i_2/O[3]}, {ct0[11] ct_reg[12]_i_2/O[2]}, {ct0[10] ct_reg[12]_i_2/O[1]}, {ct0[9] ct_reg[12]_i_2/O[0]}, {ct_reg[8]_i_2_n_0 ct_reg[12]_i_2/CI}, {<const0> ct_reg[12]_i_2/CYINIT}, {<const0> ct_reg[12]_i_2/DI[3]}, {<const0> ct_reg[12]_i_2/DI[2]}, {<const0> ct_reg[12]_i_2/DI[1]}, {<const0> ct_reg[12]_i_2/DI[0]}, {ct[12] ct_reg[12]_i_2/S[3]}, {ct[11] ct_reg[12]_i_2/S[2]}, {ct[10] ct_reg[12]_i_2/S[1]}, {ct[9] ct_reg[12]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[13] - 
nets: {ct[13] ct_reg[13]/Q}, {clk ct_reg[13]/C}, {ct[15]_i_1_n_0 ct_reg[13]/CE}, {rst_ct ct_reg[13]/CLR}, {ct[13]_i_1_n_0 ct_reg[13]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[14] - 
nets: {ct[14] ct_reg[14]/Q}, {clk ct_reg[14]/C}, {ct[15]_i_1_n_0 ct_reg[14]/CE}, {rst_ct ct_reg[14]/CLR}, {ct[14]_i_1_n_0 ct_reg[14]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[15] - 
nets: {ct[15] ct_reg[15]/Q}, {clk ct_reg[15]/C}, {ct[15]_i_1_n_0 ct_reg[15]/CE}, {rst_ct ct_reg[15]/CLR}, {ct[15]_i_2_n_0 ct_reg[15]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[15]_i_27 - 
nets: { ct_reg[15]_i_27/CO[3]}, { ct_reg[15]_i_27/CO[2]}, { ct_reg[15]_i_27/CO[1]}, { ct_reg[15]_i_27/CO[0]}, { ct_reg[15]_i_27/O[3]}, {ct_reg[15]_i_27_n_5 ct_reg[15]_i_27/O[2]}, {ct_reg[15]_i_27_n_6 ct_reg[15]_i_27/O[1]}, {ct_reg[15]_i_27_n_7 ct_reg[15]_i_27/O[0]}, {ct_reg[15]_i_29_n_0 ct_reg[15]_i_27/CI}, {<const0> ct_reg[15]_i_27/CYINIT}, {<const0> ct_reg[15]_i_27/DI[3]}, {<const0> ct_reg[15]_i_27/DI[2]}, {period_reg_n_0_[14] ct_reg[15]_i_27/DI[1]}, {period_reg_n_0_[13] ct_reg[15]_i_27/DI[0]}, {<const0> ct_reg[15]_i_27/S[3]}, {ct[15]_i_32_n_0 ct_reg[15]_i_27/S[2]}, {ct[15]_i_33_n_0 ct_reg[15]_i_27/S[1]}, {ct[15]_i_34_n_0 ct_reg[15]_i_27/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X9Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[15]_i_29 - 
nets: {ct_reg[15]_i_29_n_0 ct_reg[15]_i_29/CO[3]}, { ct_reg[15]_i_29/CO[2]}, { ct_reg[15]_i_29/CO[1]}, { ct_reg[15]_i_29/CO[0]}, {ct_reg[15]_i_29_n_4 ct_reg[15]_i_29/O[3]}, {ct_reg[15]_i_29_n_5 ct_reg[15]_i_29/O[2]}, {ct_reg[15]_i_29_n_6 ct_reg[15]_i_29/O[1]}, {ct_reg[15]_i_29_n_7 ct_reg[15]_i_29/O[0]}, {ct_reg[15]_i_30_n_0 ct_reg[15]_i_29/CI}, {<const0> ct_reg[15]_i_29/CYINIT}, {period_reg_n_0_[12] ct_reg[15]_i_29/DI[3]}, {period_reg_n_0_[11] ct_reg[15]_i_29/DI[2]}, {period_reg_n_0_[10] ct_reg[15]_i_29/DI[1]}, {period_reg_n_0_[9] ct_reg[15]_i_29/DI[0]}, {ct[15]_i_37_n_0 ct_reg[15]_i_29/S[3]}, {ct[15]_i_38_n_0 ct_reg[15]_i_29/S[2]}, {ct[15]_i_39_n_0 ct_reg[15]_i_29/S[1]}, {ct[15]_i_40_n_0 ct_reg[15]_i_29/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X9Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[15]_i_30 - 
nets: {ct_reg[15]_i_30_n_0 ct_reg[15]_i_30/CO[3]}, { ct_reg[15]_i_30/CO[2]}, { ct_reg[15]_i_30/CO[1]}, { ct_reg[15]_i_30/CO[0]}, {ct_reg[15]_i_30_n_4 ct_reg[15]_i_30/O[3]}, {ct_reg[15]_i_30_n_5 ct_reg[15]_i_30/O[2]}, {ct_reg[15]_i_30_n_6 ct_reg[15]_i_30/O[1]}, {ct_reg[15]_i_30_n_7 ct_reg[15]_i_30/O[0]}, {ct_reg[15]_i_31_n_0 ct_reg[15]_i_30/CI}, {<const0> ct_reg[15]_i_30/CYINIT}, {period_reg_n_0_[8] ct_reg[15]_i_30/DI[3]}, {period_reg_n_0_[7] ct_reg[15]_i_30/DI[2]}, {period_reg_n_0_[6] ct_reg[15]_i_30/DI[1]}, {period_reg_n_0_[5] ct_reg[15]_i_30/DI[0]}, {ct[15]_i_41_n_0 ct_reg[15]_i_30/S[3]}, {ct[15]_i_42_n_0 ct_reg[15]_i_30/S[2]}, {ct[15]_i_43_n_0 ct_reg[15]_i_30/S[1]}, {ct[15]_i_44_n_0 ct_reg[15]_i_30/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X9Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[15]_i_31 - 
nets: {ct_reg[15]_i_31_n_0 ct_reg[15]_i_31/CO[3]}, { ct_reg[15]_i_31/CO[2]}, { ct_reg[15]_i_31/CO[1]}, { ct_reg[15]_i_31/CO[0]}, {ct_reg[15]_i_31_n_4 ct_reg[15]_i_31/O[3]}, {ct_reg[15]_i_31_n_5 ct_reg[15]_i_31/O[2]}, {ct_reg[15]_i_31_n_6 ct_reg[15]_i_31/O[1]}, {ct_reg[15]_i_31_n_7 ct_reg[15]_i_31/O[0]}, {<const0> ct_reg[15]_i_31/CI}, {period_reg_n_0_[0] ct_reg[15]_i_31/CYINIT}, {period_reg_n_0_[4] ct_reg[15]_i_31/DI[3]}, {period_reg_n_0_[3] ct_reg[15]_i_31/DI[2]}, {period_reg_n_0_[2] ct_reg[15]_i_31/DI[1]}, {period_reg_n_0_[1] ct_reg[15]_i_31/DI[0]}, {ct[15]_i_45_n_0 ct_reg[15]_i_31/S[3]}, {ct[15]_i_46_n_0 ct_reg[15]_i_31/S[2]}, {ct[15]_i_47_n_0 ct_reg[15]_i_31/S[1]}, {ct[15]_i_48_n_0 ct_reg[15]_i_31/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X9Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[15]_i_5 - 
nets: {ct_reg[15]_i_5_n_0 ct_reg[15]_i_5/CO[3]}, { ct_reg[15]_i_5/CO[2]}, { ct_reg[15]_i_5/CO[1]}, { ct_reg[15]_i_5/CO[0]}, { ct_reg[15]_i_5/O[3]}, { ct_reg[15]_i_5/O[2]}, { ct_reg[15]_i_5/O[1]}, { ct_reg[15]_i_5/O[0]}, {ct_reg[15]_i_7_n_0 ct_reg[15]_i_5/CI}, {<const0> ct_reg[15]_i_5/CYINIT}, {ct[15]_i_8_n_0 ct_reg[15]_i_5/DI[3]}, {ct[15]_i_9_n_0 ct_reg[15]_i_5/DI[2]}, {ct[15]_i_10_n_0 ct_reg[15]_i_5/DI[1]}, {ct[15]_i_11_n_0 ct_reg[15]_i_5/DI[0]}, {ct[15]_i_12_n_0 ct_reg[15]_i_5/S[3]}, {ct[15]_i_13_n_0 ct_reg[15]_i_5/S[2]}, {ct[15]_i_14_n_0 ct_reg[15]_i_5/S[1]}, {ct[15]_i_15_n_0 ct_reg[15]_i_5/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[15]_i_6 - 
nets: { ct_reg[15]_i_6/CO[3]}, { ct_reg[15]_i_6/CO[2]}, { ct_reg[15]_i_6/CO[1]}, { ct_reg[15]_i_6/CO[0]}, { ct_reg[15]_i_6/O[3]}, {ct0[15] ct_reg[15]_i_6/O[2]}, {ct0[14] ct_reg[15]_i_6/O[1]}, {ct0[13] ct_reg[15]_i_6/O[0]}, {ct_reg[12]_i_2_n_0 ct_reg[15]_i_6/CI}, {<const0> ct_reg[15]_i_6/CYINIT}, {<const0> ct_reg[15]_i_6/DI[3]}, {<const0> ct_reg[15]_i_6/DI[2]}, {<const0> ct_reg[15]_i_6/DI[1]}, {<const0> ct_reg[15]_i_6/DI[0]}, {<const0> ct_reg[15]_i_6/S[3]}, {ct[15] ct_reg[15]_i_6/S[2]}, {ct[14] ct_reg[15]_i_6/S[1]}, {ct[13] ct_reg[15]_i_6/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[15]_i_7 - 
nets: {ct_reg[15]_i_7_n_0 ct_reg[15]_i_7/CO[3]}, { ct_reg[15]_i_7/CO[2]}, { ct_reg[15]_i_7/CO[1]}, { ct_reg[15]_i_7/CO[0]}, { ct_reg[15]_i_7/O[3]}, { ct_reg[15]_i_7/O[2]}, { ct_reg[15]_i_7/O[1]}, { ct_reg[15]_i_7/O[0]}, {<const0> ct_reg[15]_i_7/CI}, {<const1> ct_reg[15]_i_7/CYINIT}, {ct[15]_i_19_n_0 ct_reg[15]_i_7/DI[3]}, {ct[15]_i_20_n_0 ct_reg[15]_i_7/DI[2]}, {ct[15]_i_21_n_0 ct_reg[15]_i_7/DI[1]}, {ct[15]_i_22_n_0 ct_reg[15]_i_7/DI[0]}, {ct[15]_i_23_n_0 ct_reg[15]_i_7/S[3]}, {ct[15]_i_24_n_0 ct_reg[15]_i_7/S[2]}, {ct[15]_i_25_n_0 ct_reg[15]_i_7/S[1]}, {ct[15]_i_26_n_0 ct_reg[15]_i_7/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X8Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[1] - 
nets: {ct[1] ct_reg[1]/Q}, {clk ct_reg[1]/C}, {ct[15]_i_1_n_0 ct_reg[1]/CE}, {rst_ct ct_reg[1]/CLR}, {ct[1]_i_1_n_0 ct_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[2] - 
nets: {ct[2] ct_reg[2]/Q}, {clk ct_reg[2]/C}, {ct[15]_i_1_n_0 ct_reg[2]/CE}, {rst_ct ct_reg[2]/CLR}, {ct[2]_i_1_n_0 ct_reg[2]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[3] - 
nets: {ct[3] ct_reg[3]/Q}, {clk ct_reg[3]/C}, {ct[15]_i_1_n_0 ct_reg[3]/CE}, {rst_ct ct_reg[3]/CLR}, {ct[3]_i_1_n_0 ct_reg[3]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[4] - 
nets: {ct[4] ct_reg[4]/Q}, {clk ct_reg[4]/C}, {ct[15]_i_1_n_0 ct_reg[4]/CE}, {rst_ct ct_reg[4]/CLR}, {ct[4]_i_1_n_0 ct_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[4]_i_1 - 
nets: {ct_reg[4]_i_1_n_0 ct_reg[4]_i_1/CO[3]}, { ct_reg[4]_i_1/CO[2]}, { ct_reg[4]_i_1/CO[1]}, { ct_reg[4]_i_1/CO[0]}, {ct_reg[4]_i_1_n_4 ct_reg[4]_i_1/O[3]}, {ct_reg[4]_i_1_n_5 ct_reg[4]_i_1/O[2]}, {ct_reg[4]_i_1_n_6 ct_reg[4]_i_1/O[1]}, {ct_reg[4]_i_1_n_7 ct_reg[4]_i_1/O[0]}, {ct_reg[0]_i_2_n_0 ct_reg[4]_i_1/CI}, {<const0> ct_reg[4]_i_1/CYINIT}, {<const0> ct_reg[4]_i_1/DI[3]}, {<const0> ct_reg[4]_i_1/DI[2]}, {<const0> ct_reg[4]_i_1/DI[1]}, {<const0> ct_reg[4]_i_1/DI[0]}, {ct[4]_i_2_n_0 ct_reg[4]_i_1/S[3]}, {ct[4]_i_3_n_0 ct_reg[4]_i_1/S[2]}, {ct[4]_i_4_n_0 ct_reg[4]_i_1/S[1]}, {ct[4]_i_5_n_0 ct_reg[4]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X8Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[4]_i_2 - 
nets: {ct_reg[4]_i_2_n_0 ct_reg[4]_i_2/CO[3]}, { ct_reg[4]_i_2/CO[2]}, { ct_reg[4]_i_2/CO[1]}, { ct_reg[4]_i_2/CO[0]}, {ct0[4] ct_reg[4]_i_2/O[3]}, {ct0[3] ct_reg[4]_i_2/O[2]}, {ct0[2] ct_reg[4]_i_2/O[1]}, {ct0[1] ct_reg[4]_i_2/O[0]}, {<const0> ct_reg[4]_i_2/CI}, {ct[0] ct_reg[4]_i_2/CYINIT}, {<const0> ct_reg[4]_i_2/DI[3]}, {<const0> ct_reg[4]_i_2/DI[2]}, {<const0> ct_reg[4]_i_2/DI[1]}, {<const0> ct_reg[4]_i_2/DI[0]}, {ct[4] ct_reg[4]_i_2/S[3]}, {ct[3] ct_reg[4]_i_2/S[2]}, {ct[2] ct_reg[4]_i_2/S[1]}, {ct[1] ct_reg[4]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[5] - 
nets: {ct[5] ct_reg[5]/Q}, {clk ct_reg[5]/C}, {ct[15]_i_1_n_0 ct_reg[5]/CE}, {rst_ct ct_reg[5]/CLR}, {ct[5]_i_1_n_0 ct_reg[5]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[6] - 
nets: {ct[6] ct_reg[6]/Q}, {clk ct_reg[6]/C}, {ct[15]_i_1_n_0 ct_reg[6]/CE}, {rst_ct ct_reg[6]/CLR}, {ct[6]_i_1_n_0 ct_reg[6]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[7] - 
nets: {ct[7] ct_reg[7]/Q}, {clk ct_reg[7]/C}, {ct[15]_i_1_n_0 ct_reg[7]/CE}, {rst_ct ct_reg[7]/CLR}, {ct[7]_i_1_n_0 ct_reg[7]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[8] - 
nets: {ct[8] ct_reg[8]/Q}, {clk ct_reg[8]/C}, {ct[15]_i_1_n_0 ct_reg[8]/CE}, {rst_ct ct_reg[8]/CLR}, {ct[8]_i_1_n_0 ct_reg[8]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ct_reg[8]_i_1 - 
nets: {ct_reg[8]_i_1_n_0 ct_reg[8]_i_1/CO[3]}, { ct_reg[8]_i_1/CO[2]}, { ct_reg[8]_i_1/CO[1]}, { ct_reg[8]_i_1/CO[0]}, {ct_reg[8]_i_1_n_4 ct_reg[8]_i_1/O[3]}, {ct_reg[8]_i_1_n_5 ct_reg[8]_i_1/O[2]}, {ct_reg[8]_i_1_n_6 ct_reg[8]_i_1/O[1]}, {ct_reg[8]_i_1_n_7 ct_reg[8]_i_1/O[0]}, {ct_reg[4]_i_1_n_0 ct_reg[8]_i_1/CI}, {<const0> ct_reg[8]_i_1/CYINIT}, {<const0> ct_reg[8]_i_1/DI[3]}, {<const0> ct_reg[8]_i_1/DI[2]}, {<const0> ct_reg[8]_i_1/DI[1]}, {<const0> ct_reg[8]_i_1/DI[0]}, {ct[8]_i_2_n_0 ct_reg[8]_i_1/S[3]}, {ct[8]_i_3_n_0 ct_reg[8]_i_1/S[2]}, {ct[8]_i_4_n_0 ct_reg[8]_i_1/S[1]}, {ct[8]_i_5_n_0 ct_reg[8]_i_1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X8Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[8]_i_2 - 
nets: {ct_reg[8]_i_2_n_0 ct_reg[8]_i_2/CO[3]}, { ct_reg[8]_i_2/CO[2]}, { ct_reg[8]_i_2/CO[1]}, { ct_reg[8]_i_2/CO[0]}, {ct0[8] ct_reg[8]_i_2/O[3]}, {ct0[7] ct_reg[8]_i_2/O[2]}, {ct0[6] ct_reg[8]_i_2/O[1]}, {ct0[5] ct_reg[8]_i_2/O[0]}, {ct_reg[4]_i_2_n_0 ct_reg[8]_i_2/CI}, {<const0> ct_reg[8]_i_2/CYINIT}, {<const0> ct_reg[8]_i_2/DI[3]}, {<const0> ct_reg[8]_i_2/DI[2]}, {<const0> ct_reg[8]_i_2/DI[1]}, {<const0> ct_reg[8]_i_2/DI[0]}, {ct[8] ct_reg[8]_i_2/S[3]}, {ct[7] ct_reg[8]_i_2/S[2]}, {ct[6] ct_reg[8]_i_2/S[1]}, {ct[5] ct_reg[8]_i_2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X6Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

ct_reg[9] - 
nets: {ct[9] ct_reg[9]/Q}, {clk ct_reg[9]/C}, {ct[15]_i_1_n_0 ct_reg[9]/CE}, {rst_ct ct_reg[9]/CLR}, {ct[9]_i_1_n_0 ct_reg[9]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ctrl[5]_i_1 - 
nets: {ctrl[5]_i_1_n_0 ctrl[5]_i_1/O}, {ctrl[5]_i_2_n_0 ctrl[5]_i_1/I0}, {ctrl[5]_i_3_n_0 ctrl[5]_i_1/I1}, {ctrl[1] ctrl[5]_i_1/I2}, {state_reg_n_0_[0] ctrl[5]_i_1/I3}, {state_reg_n_0_[1] ctrl[5]_i_1/I4}, {ctrl[5] ctrl[5]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBABBBBBA8A88888A, 
LOC: SLICE_X9Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ctrl[5]_i_2 - 
nets: {ctrl[5]_i_2_n_0 ctrl[5]_i_2/O}, {pts ctrl[5]_i_2/I0}, {ctrl[1] ctrl[5]_i_2/I1}, {state_reg_n_0_[1] ctrl[5]_i_2/I2}, {state_reg_n_0_[0] ctrl[5]_i_2/I3}, {i_wb_data[5] ctrl[5]_i_2/I4}, {i_wb_data[7] ctrl[5]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h202220222F222022, 
LOC: SLICE_X11Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ctrl[5]_i_3 - 
nets: {ctrl[5]_i_3_n_0 ctrl[5]_i_3/O}, {write ctrl[5]_i_3/I0}, {i_wb_data[7] ctrl[5]_i_3/I1}, {i_wb_data[5] ctrl[5]_i_3/I2}, {state_reg_n_0_[0] ctrl[5]_i_3/I3}, {state_reg_n_0_[1] ctrl[5]_i_3/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00008A00, 
LOC: SLICE_X10Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

ctrl[7]_i_1 - 
nets: {ctrl[7]_i_1_n_0 ctrl[7]_i_1/O}, {ctrl[7]_i_2_n_0 ctrl[7]_i_1/I0}, {ctrl[7]_i_3_n_0 ctrl[7]_i_1/I1}, {i_wb_adr[1] ctrl[7]_i_1/I2}, {i_wb_adr[2] ctrl[7]_i_1/I3}, {i_wb_adr[15] ctrl[7]_i_1/I4}, {i_wb_adr[14] ctrl[7]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000008, 
LOC: SLICE_X11Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ctrl[7]_i_2 - 
nets: {ctrl[7]_i_2_n_0 ctrl[7]_i_2/O}, {ctrl[7]_i_4_n_0 ctrl[7]_i_2/I0}, {i_wb_adr[3] ctrl[7]_i_2/I1}, {i_wb_adr[0] ctrl[7]_i_2/I2}, {i_wb_adr[5] ctrl[7]_i_2/I3}, {i_wb_adr[4] ctrl[7]_i_2/I4}, {write ctrl[7]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000200000000, 
LOC: SLICE_X13Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

ctrl[7]_i_3 - 
nets: {ctrl[7]_i_3_n_0 ctrl[7]_i_3/O}, {i_wb_adr[13] ctrl[7]_i_3/I0}, {i_wb_adr[12] ctrl[7]_i_3/I1}, {i_wb_adr[10] ctrl[7]_i_3/I2}, {i_wb_adr[11] ctrl[7]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X13Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ctrl[7]_i_4 - 
nets: {ctrl[7]_i_4_n_0 ctrl[7]_i_4/O}, {i_wb_adr[9] ctrl[7]_i_4/I0}, {i_wb_adr[8] ctrl[7]_i_4/I1}, {i_wb_adr[7] ctrl[7]_i_4/I2}, {i_wb_adr[6] ctrl[7]_i_4/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X13Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

ctrl_reg[0] - 
nets: {ctrl[0] ctrl_reg[0]/Q}, {i_wb_clk ctrl_reg[0]/C}, {ctrl[7]_i_1_n_0 ctrl_reg[0]/CE}, {i_wb_rst ctrl_reg[0]/CLR}, {i_wb_data[0] ctrl_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ctrl_reg[1] - 
nets: {ctrl[1] ctrl_reg[1]/Q}, {i_wb_clk ctrl_reg[1]/C}, {ctrl[7]_i_1_n_0 ctrl_reg[1]/CE}, {i_wb_rst ctrl_reg[1]/CLR}, {i_wb_data[1] ctrl_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ctrl_reg[2] - 
nets: {ctrl[2] ctrl_reg[2]/Q}, {i_wb_clk ctrl_reg[2]/C}, {ctrl[7]_i_1_n_0 ctrl_reg[2]/CE}, {i_wb_rst ctrl_reg[2]/CLR}, {i_wb_data[2] ctrl_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ctrl_reg[3] - 
nets: {ctrl[3] ctrl_reg[3]/Q}, {i_wb_clk ctrl_reg[3]/C}, {ctrl[7]_i_1_n_0 ctrl_reg[3]/CE}, {i_wb_rst ctrl_reg[3]/CLR}, {i_wb_data[3] ctrl_reg[3]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ctrl_reg[4] - 
nets: {ctrl[4] ctrl_reg[4]/Q}, {i_wb_clk ctrl_reg[4]/C}, {ctrl[7]_i_1_n_0 ctrl_reg[4]/CE}, {i_wb_rst ctrl_reg[4]/CLR}, {i_wb_data[4] ctrl_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ctrl_reg[5] - 
nets: {ctrl[5] ctrl_reg[5]/Q}, {i_wb_clk ctrl_reg[5]/C}, {<const1> ctrl_reg[5]/CE}, {i_wb_rst ctrl_reg[5]/CLR}, {ctrl[5]_i_1_n_0 ctrl_reg[5]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ctrl_reg[6] - 
nets: {ctrl[6] ctrl_reg[6]/Q}, {i_wb_clk ctrl_reg[6]/C}, {ctrl[7]_i_1_n_0 ctrl_reg[6]/CE}, {i_wb_rst ctrl_reg[6]/CLR}, {i_wb_data[6] ctrl_reg[6]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

ctrl_reg[7] - 
nets: {ctrl[7] ctrl_reg[7]/Q}, {i_wb_clk ctrl_reg[7]/C}, {ctrl[7]_i_1_n_0 ctrl_reg[7]/CE}, {i_wb_rst ctrl_reg[7]/CLR}, {i_wb_data[7] ctrl_reg[7]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor[15]_i_1 - 
nets: {divisor divisor[15]_i_1/O}, {i_wb_adr[1] divisor[15]_i_1/I0}, {i_wb_adr[2] divisor[15]_i_1/I1}, {i_wb_stb divisor[15]_i_1/I2}, {i_wb_cyc divisor[15]_i_1/I3}, {i_wb_we divisor[15]_i_1/I4}, {o_wb_data[15]_INST_0_i_1_n_0 divisor[15]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h2000000000000000, 
LOC: SLICE_X11Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

divisor_reg[0] - 
nets: {divisor_reg_n_0_[0] divisor_reg[0]/Q}, {i_wb_clk divisor_reg[0]/C}, {divisor divisor_reg[0]/CE}, {i_wb_rst divisor_reg[0]/CLR}, {i_wb_data[0] divisor_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[10] - 
nets: {divisor_reg_n_0_[10] divisor_reg[10]/Q}, {i_wb_clk divisor_reg[10]/C}, {divisor divisor_reg[10]/CE}, {i_wb_rst divisor_reg[10]/CLR}, {i_wb_data[10] divisor_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[11] - 
nets: {divisor_reg_n_0_[11] divisor_reg[11]/Q}, {i_wb_clk divisor_reg[11]/C}, {divisor divisor_reg[11]/CE}, {i_wb_rst divisor_reg[11]/CLR}, {i_wb_data[11] divisor_reg[11]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[12] - 
nets: {divisor_reg_n_0_[12] divisor_reg[12]/Q}, {i_wb_clk divisor_reg[12]/C}, {divisor divisor_reg[12]/CE}, {i_wb_rst divisor_reg[12]/CLR}, {i_wb_data[12] divisor_reg[12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[13] - 
nets: {divisor_reg_n_0_[13] divisor_reg[13]/Q}, {i_wb_clk divisor_reg[13]/C}, {divisor divisor_reg[13]/CE}, {i_wb_rst divisor_reg[13]/CLR}, {i_wb_data[13] divisor_reg[13]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[14] - 
nets: {divisor_reg_n_0_[14] divisor_reg[14]/Q}, {i_wb_clk divisor_reg[14]/C}, {divisor divisor_reg[14]/CE}, {i_wb_rst divisor_reg[14]/CLR}, {i_wb_data[14] divisor_reg[14]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[15] - 
nets: {divisor_reg_n_0_[15] divisor_reg[15]/Q}, {i_wb_clk divisor_reg[15]/C}, {divisor divisor_reg[15]/CE}, {i_wb_rst divisor_reg[15]/CLR}, {i_wb_data[15] divisor_reg[15]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[1] - 
nets: {divisor_reg_n_0_[1] divisor_reg[1]/Q}, {i_wb_clk divisor_reg[1]/C}, {divisor divisor_reg[1]/CE}, {i_wb_rst divisor_reg[1]/CLR}, {i_wb_data[1] divisor_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[2] - 
nets: {divisor_reg_n_0_[2] divisor_reg[2]/Q}, {i_wb_clk divisor_reg[2]/C}, {divisor divisor_reg[2]/CE}, {i_wb_rst divisor_reg[2]/CLR}, {i_wb_data[2] divisor_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[3] - 
nets: {divisor_reg_n_0_[3] divisor_reg[3]/Q}, {i_wb_clk divisor_reg[3]/C}, {divisor divisor_reg[3]/CE}, {i_wb_rst divisor_reg[3]/CLR}, {i_wb_data[3] divisor_reg[3]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[4] - 
nets: {divisor_reg_n_0_[4] divisor_reg[4]/Q}, {i_wb_clk divisor_reg[4]/C}, {divisor divisor_reg[4]/CE}, {i_wb_rst divisor_reg[4]/CLR}, {i_wb_data[4] divisor_reg[4]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[5] - 
nets: {divisor_reg_n_0_[5] divisor_reg[5]/Q}, {i_wb_clk divisor_reg[5]/C}, {divisor divisor_reg[5]/CE}, {i_wb_rst divisor_reg[5]/CLR}, {i_wb_data[5] divisor_reg[5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[6] - 
nets: {divisor_reg_n_0_[6] divisor_reg[6]/Q}, {i_wb_clk divisor_reg[6]/C}, {divisor divisor_reg[6]/CE}, {i_wb_rst divisor_reg[6]/CLR}, {i_wb_data[6] divisor_reg[6]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[7] - 
nets: {divisor_reg_n_0_[7] divisor_reg[7]/Q}, {i_wb_clk divisor_reg[7]/C}, {divisor divisor_reg[7]/CE}, {i_wb_rst divisor_reg[7]/CLR}, {i_wb_data[7] divisor_reg[7]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[8] - 
nets: {divisor_reg_n_0_[8] divisor_reg[8]/Q}, {i_wb_clk divisor_reg[8]/C}, {divisor divisor_reg[8]/CE}, {i_wb_rst divisor_reg[8]/CLR}, {i_wb_data[8] divisor_reg[8]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

divisor_reg[9] - 
nets: {divisor_reg_n_0_[9] divisor_reg[9]/Q}, {i_wb_clk divisor_reg[9]/C}, {divisor divisor_reg[9]/CE}, {i_wb_rst divisor_reg[9]/CLR}, {i_wb_data[9] divisor_reg[9]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/clk_reg - 
nets: {down_clocking_even_0/clk_reg_n_0 down_clocking_even_0/clk_reg/Q}, {clk_source down_clocking_even_0/clk_reg/C}, {<const1> down_clocking_even_0/clk_reg/CE}, {i_wb_rst down_clocking_even_0/clk_reg/CLR}, {clk_i_1__0_n_0 down_clocking_even_0/clk_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct1_carry - 
nets: {down_clocking_even_0/ct1_carry_n_0 down_clocking_even_0/ct1_carry/CO[3]}, { down_clocking_even_0/ct1_carry/CO[2]}, { down_clocking_even_0/ct1_carry/CO[1]}, { down_clocking_even_0/ct1_carry/CO[0]}, { down_clocking_even_0/ct1_carry/O[3]}, { down_clocking_even_0/ct1_carry/O[2]}, { down_clocking_even_0/ct1_carry/O[1]}, { down_clocking_even_0/ct1_carry/O[0]}, {<const0> down_clocking_even_0/ct1_carry/CI}, {<const1> down_clocking_even_0/ct1_carry/CYINIT}, {ct1_carry_i_1_n_0 down_clocking_even_0/ct1_carry/DI[3]}, {ct1_carry_i_2_n_0 down_clocking_even_0/ct1_carry/DI[2]}, {ct1_carry_i_3_n_0 down_clocking_even_0/ct1_carry/DI[1]}, {ct1_carry_i_4_n_0 down_clocking_even_0/ct1_carry/DI[0]}, {ct1_carry_i_5_n_0 down_clocking_even_0/ct1_carry/S[3]}, {ct1_carry_i_6_n_0 down_clocking_even_0/ct1_carry/S[2]}, {ct1_carry_i_7_n_0 down_clocking_even_0/ct1_carry/S[1]}, {ct1_carry_i_8_n_0 down_clocking_even_0/ct1_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X9Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

down_clocking_even_0/ct1_carry__0 - 
nets: {down_clocking_even_0/ct1__7 down_clocking_even_0/ct1_carry__0/CO[3]}, { down_clocking_even_0/ct1_carry__0/CO[2]}, { down_clocking_even_0/ct1_carry__0/CO[1]}, { down_clocking_even_0/ct1_carry__0/CO[0]}, { down_clocking_even_0/ct1_carry__0/O[3]}, { down_clocking_even_0/ct1_carry__0/O[2]}, { down_clocking_even_0/ct1_carry__0/O[1]}, { down_clocking_even_0/ct1_carry__0/O[0]}, {down_clocking_even_0/ct1_carry_n_0 down_clocking_even_0/ct1_carry__0/CI}, {<const0> down_clocking_even_0/ct1_carry__0/CYINIT}, {ct1_carry__0_i_1_n_0 down_clocking_even_0/ct1_carry__0/DI[3]}, {ct1_carry__0_i_2_n_0 down_clocking_even_0/ct1_carry__0/DI[2]}, {ct1_carry__0_i_3_n_0 down_clocking_even_0/ct1_carry__0/DI[1]}, {ct1_carry__0_i_4_n_0 down_clocking_even_0/ct1_carry__0/DI[0]}, {ct1_carry__0_i_5_n_0 down_clocking_even_0/ct1_carry__0/S[3]}, {ct1_carry__0_i_6_n_0 down_clocking_even_0/ct1_carry__0/S[2]}, {ct1_carry__0_i_7_n_0 down_clocking_even_0/ct1_carry__0/S[1]}, {ct1_carry__0_i_8_n_0 down_clocking_even_0/ct1_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X9Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

down_clocking_even_0/ct_reg[0] - 
nets: {down_clocking_even_0/ct_reg[0] down_clocking_even_0/ct_reg[0]/Q}, {clk_source down_clocking_even_0/ct_reg[0]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[0]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[0]/CLR}, {ct_reg[0]_i_2_n_7 down_clocking_even_0/ct_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[10] - 
nets: {down_clocking_even_0/ct_reg[10] down_clocking_even_0/ct_reg[10]/Q}, {clk_source down_clocking_even_0/ct_reg[10]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[10]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[10]/CLR}, {ct_reg[8]_i_1_n_5 down_clocking_even_0/ct_reg[10]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[11] - 
nets: {down_clocking_even_0/ct_reg[11] down_clocking_even_0/ct_reg[11]/Q}, {clk_source down_clocking_even_0/ct_reg[11]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[11]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[11]/CLR}, {ct_reg[8]_i_1_n_4 down_clocking_even_0/ct_reg[11]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[12] - 
nets: {down_clocking_even_0/ct_reg[12] down_clocking_even_0/ct_reg[12]/Q}, {clk_source down_clocking_even_0/ct_reg[12]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[12]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[12]/CLR}, {ct_reg[12]_i_1_n_7 down_clocking_even_0/ct_reg[12]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[13] - 
nets: {down_clocking_even_0/ct_reg[13] down_clocking_even_0/ct_reg[13]/Q}, {clk_source down_clocking_even_0/ct_reg[13]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[13]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[13]/CLR}, {ct_reg[12]_i_1_n_6 down_clocking_even_0/ct_reg[13]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[14] - 
nets: {down_clocking_even_0/ct_reg[14] down_clocking_even_0/ct_reg[14]/Q}, {clk_source down_clocking_even_0/ct_reg[14]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[14]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[14]/CLR}, {ct_reg[12]_i_1_n_5 down_clocking_even_0/ct_reg[14]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[15] - 
nets: {down_clocking_even_0/ct_reg[15] down_clocking_even_0/ct_reg[15]/Q}, {clk_source down_clocking_even_0/ct_reg[15]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[15]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[15]/CLR}, {ct_reg[12]_i_1_n_4 down_clocking_even_0/ct_reg[15]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[1] - 
nets: {down_clocking_even_0/ct_reg[1] down_clocking_even_0/ct_reg[1]/Q}, {clk_source down_clocking_even_0/ct_reg[1]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[1]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[1]/CLR}, {ct_reg[0]_i_2_n_6 down_clocking_even_0/ct_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[2] - 
nets: {down_clocking_even_0/ct_reg[2] down_clocking_even_0/ct_reg[2]/Q}, {clk_source down_clocking_even_0/ct_reg[2]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[2]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[2]/CLR}, {ct_reg[0]_i_2_n_5 down_clocking_even_0/ct_reg[2]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[3] - 
nets: {down_clocking_even_0/ct_reg[3] down_clocking_even_0/ct_reg[3]/Q}, {clk_source down_clocking_even_0/ct_reg[3]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[3]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[3]/CLR}, {ct_reg[0]_i_2_n_4 down_clocking_even_0/ct_reg[3]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[4] - 
nets: {down_clocking_even_0/ct_reg[4] down_clocking_even_0/ct_reg[4]/Q}, {clk_source down_clocking_even_0/ct_reg[4]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[4]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[4]/CLR}, {ct_reg[4]_i_1_n_7 down_clocking_even_0/ct_reg[4]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[5] - 
nets: {down_clocking_even_0/ct_reg[5] down_clocking_even_0/ct_reg[5]/Q}, {clk_source down_clocking_even_0/ct_reg[5]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[5]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[5]/CLR}, {ct_reg[4]_i_1_n_6 down_clocking_even_0/ct_reg[5]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[6] - 
nets: {down_clocking_even_0/ct_reg[6] down_clocking_even_0/ct_reg[6]/Q}, {clk_source down_clocking_even_0/ct_reg[6]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[6]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[6]/CLR}, {ct_reg[4]_i_1_n_5 down_clocking_even_0/ct_reg[6]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[7] - 
nets: {down_clocking_even_0/ct_reg[7] down_clocking_even_0/ct_reg[7]/Q}, {clk_source down_clocking_even_0/ct_reg[7]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[7]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[7]/CLR}, {ct_reg[4]_i_1_n_4 down_clocking_even_0/ct_reg[7]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[8] - 
nets: {down_clocking_even_0/ct_reg[8] down_clocking_even_0/ct_reg[8]/Q}, {clk_source down_clocking_even_0/ct_reg[8]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[8]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[8]/CLR}, {ct_reg[8]_i_1_n_7 down_clocking_even_0/ct_reg[8]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_even_0/ct_reg[9] - 
nets: {down_clocking_even_0/ct_reg[9] down_clocking_even_0/ct_reg[9]/Q}, {clk_source down_clocking_even_0/ct_reg[9]/C}, {down_clocking_even_0/go down_clocking_even_0/ct_reg[9]/CE}, {i_wb_rst down_clocking_even_0/ct_reg[9]/CLR}, {ct_reg[8]_i_1_n_6 down_clocking_even_0/ct_reg[9]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/a0_carry - 
nets: {down_clocking_odd_0/a0_carry_n_0 down_clocking_odd_0/a0_carry/CO[3]}, { down_clocking_odd_0/a0_carry/CO[2]}, { down_clocking_odd_0/a0_carry/CO[1]}, { down_clocking_odd_0/a0_carry/CO[0]}, { down_clocking_odd_0/a0_carry/O[3]}, { down_clocking_odd_0/a0_carry/O[2]}, { down_clocking_odd_0/a0_carry/O[1]}, { down_clocking_odd_0/a0_carry/O[0]}, {<const0> down_clocking_odd_0/a0_carry/CI}, {<const1> down_clocking_odd_0/a0_carry/CYINIT}, {a0_carry_i_1_n_0 down_clocking_odd_0/a0_carry/DI[3]}, {a0_carry_i_2_n_0 down_clocking_odd_0/a0_carry/DI[2]}, {a0_carry_i_3_n_0 down_clocking_odd_0/a0_carry/DI[1]}, {a0_carry_i_4_n_0 down_clocking_odd_0/a0_carry/DI[0]}, {a0_carry_i_5_n_0 down_clocking_odd_0/a0_carry/S[3]}, {a0_carry_i_6_n_0 down_clocking_odd_0/a0_carry/S[2]}, {a0_carry_i_7_n_0 down_clocking_odd_0/a0_carry/S[1]}, {a0_carry_i_8_n_0 down_clocking_odd_0/a0_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X10Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

down_clocking_odd_0/a0_carry__0 - 
nets: {down_clocking_odd_0/a0_carry__0_n_0 down_clocking_odd_0/a0_carry__0/CO[3]}, { down_clocking_odd_0/a0_carry__0/CO[2]}, { down_clocking_odd_0/a0_carry__0/CO[1]}, { down_clocking_odd_0/a0_carry__0/CO[0]}, { down_clocking_odd_0/a0_carry__0/O[3]}, { down_clocking_odd_0/a0_carry__0/O[2]}, { down_clocking_odd_0/a0_carry__0/O[1]}, { down_clocking_odd_0/a0_carry__0/O[0]}, {down_clocking_odd_0/a0_carry_n_0 down_clocking_odd_0/a0_carry__0/CI}, {<const0> down_clocking_odd_0/a0_carry__0/CYINIT}, {a0_carry__0_i_1_n_0 down_clocking_odd_0/a0_carry__0/DI[3]}, {a0_carry__0_i_2_n_0 down_clocking_odd_0/a0_carry__0/DI[2]}, {a0_carry__0_i_3_n_0 down_clocking_odd_0/a0_carry__0/DI[1]}, {a0_carry__0_i_4_n_0 down_clocking_odd_0/a0_carry__0/DI[0]}, {a0_carry__0_i_5_n_0 down_clocking_odd_0/a0_carry__0/S[3]}, {a0_carry__0_i_6_n_0 down_clocking_odd_0/a0_carry__0/S[2]}, {a0_carry__0_i_7_n_0 down_clocking_odd_0/a0_carry__0/S[1]}, {a0_carry__0_i_8_n_0 down_clocking_odd_0/a0_carry__0/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X10Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

down_clocking_odd_0/a_reg - 
nets: {down_clocking_odd_0/a_reg_n_0 down_clocking_odd_0/a_reg/Q}, {clk_source down_clocking_odd_0/a_reg/C}, {<const1> down_clocking_odd_0/a_reg/CE}, {i_wb_rst down_clocking_odd_0/a_reg/CLR}, {a_i_1_n_0 down_clocking_odd_0/a_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/b0_carry - 
nets: {down_clocking_odd_0/b0_carry_n_0 down_clocking_odd_0/b0_carry/CO[3]}, { down_clocking_odd_0/b0_carry/CO[2]}, { down_clocking_odd_0/b0_carry/CO[1]}, { down_clocking_odd_0/b0_carry/CO[0]}, { down_clocking_odd_0/b0_carry/O[3]}, { down_clocking_odd_0/b0_carry/O[2]}, { down_clocking_odd_0/b0_carry/O[1]}, { down_clocking_odd_0/b0_carry/O[0]}, {<const0> down_clocking_odd_0/b0_carry/CI}, {<const1> down_clocking_odd_0/b0_carry/CYINIT}, {b0_carry_i_1_n_0 down_clocking_odd_0/b0_carry/DI[3]}, {b0_carry_i_2_n_0 down_clocking_odd_0/b0_carry/DI[2]}, {b0_carry_i_3__0_n_0 down_clocking_odd_0/b0_carry/DI[1]}, {b0_carry_i_4_n_0 down_clocking_odd_0/b0_carry/DI[0]}, {b0_carry_i_5_n_0 down_clocking_odd_0/b0_carry/S[3]}, {b0_carry_i_6_n_0 down_clocking_odd_0/b0_carry/S[2]}, {b0_carry_i_7__0_n_0 down_clocking_odd_0/b0_carry/S[1]}, {b0_carry_i_8_n_0 down_clocking_odd_0/b0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X13Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

down_clocking_odd_0/b0_carry__0 - 
nets: {down_clocking_odd_0/b0_carry__0_n_0 down_clocking_odd_0/b0_carry__0/CO[3]}, { down_clocking_odd_0/b0_carry__0/CO[2]}, { down_clocking_odd_0/b0_carry__0/CO[1]}, { down_clocking_odd_0/b0_carry__0/CO[0]}, { down_clocking_odd_0/b0_carry__0/O[3]}, { down_clocking_odd_0/b0_carry__0/O[2]}, { down_clocking_odd_0/b0_carry__0/O[1]}, { down_clocking_odd_0/b0_carry__0/O[0]}, {down_clocking_odd_0/b0_carry_n_0 down_clocking_odd_0/b0_carry__0/CI}, {<const0> down_clocking_odd_0/b0_carry__0/CYINIT}, {b0_carry_i_1__0_n_0 down_clocking_odd_0/b0_carry__0/DI[3]}, {b0_carry_i_2__0_n_0 down_clocking_odd_0/b0_carry__0/DI[2]}, {b0_carry_i_3_n_0 down_clocking_odd_0/b0_carry__0/DI[1]}, {b0_carry_i_4__0_n_0 down_clocking_odd_0/b0_carry__0/DI[0]}, {b0_carry_i_5__0_n_0 down_clocking_odd_0/b0_carry__0/S[3]}, {b0_carry_i_6__0_n_0 down_clocking_odd_0/b0_carry__0/S[2]}, {b0_carry_i_7_n_0 down_clocking_odd_0/b0_carry__0/S[1]}, {b0_carry_i_8__0_n_0 down_clocking_odd_0/b0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X13Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

down_clocking_odd_0/b_reg - 
nets: {down_clocking_odd_0/b down_clocking_odd_0/b_reg/Q}, {clk_source down_clocking_odd_0/b_reg/C}, {<const1> down_clocking_odd_0/b_reg/CE}, {i_wb_rst down_clocking_odd_0/b_reg/CLR}, {b_i_1_n_0 down_clocking_odd_0/b_reg/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/clk_reg - 
nets: {down_clocking_odd_0/clk down_clocking_odd_0/clk_reg/Q}, {down_clocking_odd_0/c down_clocking_odd_0/clk_reg/C}, {<const1> down_clocking_odd_0/clk_reg/CE}, {i_wb_rst down_clocking_odd_0/clk_reg/CLR}, {clk_i_1_n_0 down_clocking_odd_0/clk_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[0] - 
nets: {down_clocking_odd_0/ct_0_reg[0] down_clocking_odd_0/ct_0_reg[0]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[0]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[0]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[0]/CLR}, {ct_0_reg[0]_i_2_n_7 down_clocking_odd_0/ct_0_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[10] - 
nets: {down_clocking_odd_0/ct_0_reg[10] down_clocking_odd_0/ct_0_reg[10]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[10]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[10]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[10]/CLR}, {ct_0_reg[8]_i_1_n_5 down_clocking_odd_0/ct_0_reg[10]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[11] - 
nets: {down_clocking_odd_0/ct_0_reg[11] down_clocking_odd_0/ct_0_reg[11]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[11]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[11]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[11]/CLR}, {ct_0_reg[8]_i_1_n_4 down_clocking_odd_0/ct_0_reg[11]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[12] - 
nets: {down_clocking_odd_0/ct_0_reg[12] down_clocking_odd_0/ct_0_reg[12]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[12]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[12]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[12]/CLR}, {ct_0_reg[12]_i_1_n_7 down_clocking_odd_0/ct_0_reg[12]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[13] - 
nets: {down_clocking_odd_0/ct_0_reg[13] down_clocking_odd_0/ct_0_reg[13]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[13]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[13]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[13]/CLR}, {ct_0_reg[12]_i_1_n_6 down_clocking_odd_0/ct_0_reg[13]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[14] - 
nets: {down_clocking_odd_0/ct_0_reg[14] down_clocking_odd_0/ct_0_reg[14]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[14]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[14]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[14]/CLR}, {ct_0_reg[12]_i_1_n_5 down_clocking_odd_0/ct_0_reg[14]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[15] - 
nets: {down_clocking_odd_0/ct_0_reg[15] down_clocking_odd_0/ct_0_reg[15]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[15]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[15]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[15]/CLR}, {ct_0_reg[12]_i_1_n_4 down_clocking_odd_0/ct_0_reg[15]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y100, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[1] - 
nets: {down_clocking_odd_0/ct_0_reg[1] down_clocking_odd_0/ct_0_reg[1]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[1]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[1]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[1]/CLR}, {ct_0_reg[0]_i_2_n_6 down_clocking_odd_0/ct_0_reg[1]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[2] - 
nets: {down_clocking_odd_0/ct_0_reg[2] down_clocking_odd_0/ct_0_reg[2]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[2]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[2]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[2]/CLR}, {ct_0_reg[0]_i_2_n_5 down_clocking_odd_0/ct_0_reg[2]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[3] - 
nets: {down_clocking_odd_0/ct_0_reg[3] down_clocking_odd_0/ct_0_reg[3]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[3]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[3]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[3]/CLR}, {ct_0_reg[0]_i_2_n_4 down_clocking_odd_0/ct_0_reg[3]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[4] - 
nets: {down_clocking_odd_0/ct_0_reg[4] down_clocking_odd_0/ct_0_reg[4]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[4]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[4]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[4]/CLR}, {ct_0_reg[4]_i_1_n_7 down_clocking_odd_0/ct_0_reg[4]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[5] - 
nets: {down_clocking_odd_0/ct_0_reg[5] down_clocking_odd_0/ct_0_reg[5]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[5]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[5]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[5]/CLR}, {ct_0_reg[4]_i_1_n_6 down_clocking_odd_0/ct_0_reg[5]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[6] - 
nets: {down_clocking_odd_0/ct_0_reg[6] down_clocking_odd_0/ct_0_reg[6]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[6]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[6]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[6]/CLR}, {ct_0_reg[4]_i_1_n_5 down_clocking_odd_0/ct_0_reg[6]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[7] - 
nets: {down_clocking_odd_0/ct_0_reg[7] down_clocking_odd_0/ct_0_reg[7]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[7]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[7]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[7]/CLR}, {ct_0_reg[4]_i_1_n_4 down_clocking_odd_0/ct_0_reg[7]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[8] - 
nets: {down_clocking_odd_0/ct_0_reg[8] down_clocking_odd_0/ct_0_reg[8]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[8]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[8]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[8]/CLR}, {ct_0_reg[8]_i_1_n_7 down_clocking_odd_0/ct_0_reg[8]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_0_reg[9] - 
nets: {down_clocking_odd_0/ct_0_reg[9] down_clocking_odd_0/ct_0_reg[9]/Q}, {clk_source down_clocking_odd_0/ct_0_reg[9]/C}, {down_clocking_odd_0/ct_0 down_clocking_odd_0/ct_0_reg[9]/CE}, {i_wb_rst down_clocking_odd_0/ct_0_reg[9]/CLR}, {ct_0_reg[8]_i_1_n_6 down_clocking_odd_0/ct_0_reg[9]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[0] - 
nets: {down_clocking_odd_0/ct_1_reg[0] down_clocking_odd_0/ct_1_reg[0]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[0]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[0]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[0]/CLR}, {ct_1_reg[0]_i_2_n_7 down_clocking_odd_0/ct_1_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[10] - 
nets: {down_clocking_odd_0/ct_1_reg[10] down_clocking_odd_0/ct_1_reg[10]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[10]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[10]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[10]/CLR}, {ct_1_reg[8]_i_1_n_5 down_clocking_odd_0/ct_1_reg[10]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[11] - 
nets: {down_clocking_odd_0/ct_1_reg[11] down_clocking_odd_0/ct_1_reg[11]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[11]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[11]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[11]/CLR}, {ct_1_reg[8]_i_1_n_4 down_clocking_odd_0/ct_1_reg[11]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[12] - 
nets: {down_clocking_odd_0/ct_1_reg[12] down_clocking_odd_0/ct_1_reg[12]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[12]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[12]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[12]/CLR}, {ct_1_reg[12]_i_1_n_7 down_clocking_odd_0/ct_1_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[13] - 
nets: {down_clocking_odd_0/ct_1_reg[13] down_clocking_odd_0/ct_1_reg[13]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[13]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[13]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[13]/CLR}, {ct_1_reg[12]_i_1_n_6 down_clocking_odd_0/ct_1_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[14] - 
nets: {down_clocking_odd_0/ct_1_reg[14] down_clocking_odd_0/ct_1_reg[14]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[14]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[14]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[14]/CLR}, {ct_1_reg[12]_i_1_n_5 down_clocking_odd_0/ct_1_reg[14]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[15] - 
nets: {down_clocking_odd_0/ct_1_reg[15] down_clocking_odd_0/ct_1_reg[15]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[15]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[15]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[15]/CLR}, {ct_1_reg[12]_i_1_n_4 down_clocking_odd_0/ct_1_reg[15]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y97, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[1] - 
nets: {down_clocking_odd_0/ct_1_reg[1] down_clocking_odd_0/ct_1_reg[1]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[1]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[1]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[1]/CLR}, {ct_1_reg[0]_i_2_n_6 down_clocking_odd_0/ct_1_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[2] - 
nets: {down_clocking_odd_0/ct_1_reg[2] down_clocking_odd_0/ct_1_reg[2]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[2]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[2]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[2]/CLR}, {ct_1_reg[0]_i_2_n_5 down_clocking_odd_0/ct_1_reg[2]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[3] - 
nets: {down_clocking_odd_0/ct_1_reg[3] down_clocking_odd_0/ct_1_reg[3]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[3]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[3]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[3]/CLR}, {ct_1_reg[0]_i_2_n_4 down_clocking_odd_0/ct_1_reg[3]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[4] - 
nets: {down_clocking_odd_0/ct_1_reg[4] down_clocking_odd_0/ct_1_reg[4]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[4]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[4]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[4]/CLR}, {ct_1_reg[4]_i_1_n_7 down_clocking_odd_0/ct_1_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[5] - 
nets: {down_clocking_odd_0/ct_1_reg[5] down_clocking_odd_0/ct_1_reg[5]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[5]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[5]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[5]/CLR}, {ct_1_reg[4]_i_1_n_6 down_clocking_odd_0/ct_1_reg[5]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[6] - 
nets: {down_clocking_odd_0/ct_1_reg[6] down_clocking_odd_0/ct_1_reg[6]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[6]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[6]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[6]/CLR}, {ct_1_reg[4]_i_1_n_5 down_clocking_odd_0/ct_1_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[7] - 
nets: {down_clocking_odd_0/ct_1_reg[7] down_clocking_odd_0/ct_1_reg[7]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[7]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[7]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[7]/CLR}, {ct_1_reg[4]_i_1_n_4 down_clocking_odd_0/ct_1_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[8] - 
nets: {down_clocking_odd_0/ct_1_reg[8] down_clocking_odd_0/ct_1_reg[8]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[8]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[8]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[8]/CLR}, {ct_1_reg[8]_i_1_n_7 down_clocking_odd_0/ct_1_reg[8]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

down_clocking_odd_0/ct_1_reg[9] - 
nets: {down_clocking_odd_0/ct_1_reg[9] down_clocking_odd_0/ct_1_reg[9]/Q}, {ct_1[0]_i_3_n_0 down_clocking_odd_0/ct_1_reg[9]/C}, {down_clocking_odd_0/ct_1 down_clocking_odd_0/ct_1_reg[9]/CE}, {i_wb_rst down_clocking_odd_0/ct_1_reg[9]/CLR}, {ct_1_reg[8]_i_1_n_6 down_clocking_odd_0/ct_1_reg[9]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[0] - 
nets: {extDC[0] extDC_reg[0]/Q}, {clk extDC_reg[0]/C}, {i_valid_DC extDC_reg[0]/CE}, {rst_ct extDC_reg[0]/CLR}, {i_DC[0] extDC_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[10] - 
nets: {extDC[10] extDC_reg[10]/Q}, {clk extDC_reg[10]/C}, {i_valid_DC extDC_reg[10]/CE}, {rst_ct extDC_reg[10]/CLR}, {i_DC[10] extDC_reg[10]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[11] - 
nets: {extDC[11] extDC_reg[11]/Q}, {clk extDC_reg[11]/C}, {i_valid_DC extDC_reg[11]/CE}, {rst_ct extDC_reg[11]/CLR}, {i_DC[11] extDC_reg[11]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[12] - 
nets: {extDC[12] extDC_reg[12]/Q}, {clk extDC_reg[12]/C}, {i_valid_DC extDC_reg[12]/CE}, {rst_ct extDC_reg[12]/CLR}, {i_DC[12] extDC_reg[12]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[13] - 
nets: {extDC[13] extDC_reg[13]/Q}, {clk extDC_reg[13]/C}, {i_valid_DC extDC_reg[13]/CE}, {rst_ct extDC_reg[13]/CLR}, {i_DC[13] extDC_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[14] - 
nets: {extDC[14] extDC_reg[14]/Q}, {clk extDC_reg[14]/C}, {i_valid_DC extDC_reg[14]/CE}, {rst_ct extDC_reg[14]/CLR}, {i_DC[14] extDC_reg[14]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[15] - 
nets: {extDC[15] extDC_reg[15]/Q}, {clk extDC_reg[15]/C}, {i_valid_DC extDC_reg[15]/CE}, {rst_ct extDC_reg[15]/CLR}, {i_DC[15] extDC_reg[15]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[1] - 
nets: {extDC[1] extDC_reg[1]/Q}, {clk extDC_reg[1]/C}, {i_valid_DC extDC_reg[1]/CE}, {rst_ct extDC_reg[1]/CLR}, {i_DC[1] extDC_reg[1]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[2] - 
nets: {extDC[2] extDC_reg[2]/Q}, {clk extDC_reg[2]/C}, {i_valid_DC extDC_reg[2]/CE}, {rst_ct extDC_reg[2]/CLR}, {i_DC[2] extDC_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[3] - 
nets: {extDC[3] extDC_reg[3]/Q}, {clk extDC_reg[3]/C}, {i_valid_DC extDC_reg[3]/CE}, {rst_ct extDC_reg[3]/CLR}, {i_DC[3] extDC_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[4] - 
nets: {extDC[4] extDC_reg[4]/Q}, {clk extDC_reg[4]/C}, {i_valid_DC extDC_reg[4]/CE}, {rst_ct extDC_reg[4]/CLR}, {i_DC[4] extDC_reg[4]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[5] - 
nets: {extDC[5] extDC_reg[5]/Q}, {clk extDC_reg[5]/C}, {i_valid_DC extDC_reg[5]/CE}, {rst_ct extDC_reg[5]/CLR}, {i_DC[5] extDC_reg[5]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[6] - 
nets: {extDC[6] extDC_reg[6]/Q}, {clk extDC_reg[6]/C}, {i_valid_DC extDC_reg[6]/CE}, {rst_ct extDC_reg[6]/CLR}, {i_DC[6] extDC_reg[6]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[7] - 
nets: {extDC[7] extDC_reg[7]/Q}, {clk extDC_reg[7]/C}, {i_valid_DC extDC_reg[7]/CE}, {rst_ct extDC_reg[7]/CLR}, {i_DC[7] extDC_reg[7]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[8] - 
nets: {extDC[8] extDC_reg[8]/Q}, {clk extDC_reg[8]/C}, {i_valid_DC extDC_reg[8]/CE}, {rst_ct extDC_reg[8]/CLR}, {i_DC[8] extDC_reg[8]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

extDC_reg[9] - 
nets: {extDC[9] extDC_reg[9]/Q}, {clk extDC_reg[9]/C}, {i_valid_DC extDC_reg[9]/CE}, {rst_ct extDC_reg[9]/CLR}, {i_DC[9] extDC_reg[9]/D}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X6Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

o_pwm_INST_0 - 
nets: {o_pwm o_pwm_INST_0/O}, {pts o_pwm_INST_0/I0}, {ctrl[4] o_pwm_INST_0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

o_wb_data[0]_INST_0 - 
nets: {o_wb_data[0] o_wb_data[0]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[0]_INST_0/I0}, {o_wb_data[0]_INST_0_i_1_n_0 o_wb_data[0]_INST_0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

o_wb_data[0]_INST_0_i_1 - 
nets: {o_wb_data[0]_INST_0_i_1_n_0 o_wb_data[0]_INST_0_i_1/O}, {divisor_reg_n_0_[0] o_wb_data[0]_INST_0_i_1/I0}, {DC_reg_n_0_[0] o_wb_data[0]_INST_0_i_1/I1}, {i_wb_adr[1] o_wb_data[0]_INST_0_i_1/I2}, {i_wb_adr[2] o_wb_data[0]_INST_0_i_1/I3}, {ctrl[0] o_wb_data[0]_INST_0_i_1/I4}, {period_reg_n_0_[0] o_wb_data[0]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[10]_INST_0 - 
nets: {o_wb_data[10] o_wb_data[10]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[10]_INST_0/I0}, {i_wb_adr[1] o_wb_data[10]_INST_0/I1}, {i_wb_adr[2] o_wb_data[10]_INST_0/I2}, {DC_reg_n_0_[10] o_wb_data[10]_INST_0/I3}, {divisor_reg_n_0_[10] o_wb_data[10]_INST_0/I4}, {period_reg_n_0_[10] o_wb_data[10]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA828A02088088000, 
LOC: SLICE_X7Y96, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[11]_INST_0 - 
nets: {o_wb_data[11] o_wb_data[11]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[11]_INST_0/I0}, {i_wb_adr[1] o_wb_data[11]_INST_0/I1}, {i_wb_adr[2] o_wb_data[11]_INST_0/I2}, {DC_reg_n_0_[11] o_wb_data[11]_INST_0/I3}, {divisor_reg_n_0_[11] o_wb_data[11]_INST_0/I4}, {period_reg_n_0_[11] o_wb_data[11]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA828A02088088000, 
LOC: SLICE_X11Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[12]_INST_0 - 
nets: {o_wb_data[12] o_wb_data[12]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[12]_INST_0/I0}, {i_wb_adr[1] o_wb_data[12]_INST_0/I1}, {i_wb_adr[2] o_wb_data[12]_INST_0/I2}, {DC_reg_n_0_[12] o_wb_data[12]_INST_0/I3}, {divisor_reg_n_0_[12] o_wb_data[12]_INST_0/I4}, {period_reg_n_0_[12] o_wb_data[12]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hA828A02088088000, 
LOC: SLICE_X11Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[13]_INST_0 - 
nets: {o_wb_data[13] o_wb_data[13]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[13]_INST_0/I0}, {i_wb_adr[1] o_wb_data[13]_INST_0/I1}, {i_wb_adr[2] o_wb_data[13]_INST_0/I2}, {DC_reg_n_0_[13] o_wb_data[13]_INST_0/I3}, {divisor_reg_n_0_[13] o_wb_data[13]_INST_0/I4}, {period_reg_n_0_[13] o_wb_data[13]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hA828A02088088000, 
LOC: SLICE_X8Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[14]_INST_0 - 
nets: {o_wb_data[14] o_wb_data[14]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[14]_INST_0/I0}, {i_wb_adr[1] o_wb_data[14]_INST_0/I1}, {i_wb_adr[2] o_wb_data[14]_INST_0/I2}, {DC_reg_n_0_[14] o_wb_data[14]_INST_0/I3}, {divisor_reg_n_0_[14] o_wb_data[14]_INST_0/I4}, {period_reg_n_0_[14] o_wb_data[14]_INST_0/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hA828A02088088000, 
LOC: SLICE_X9Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[15]_INST_0 - 
nets: {o_wb_data[15] o_wb_data[15]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[15]_INST_0/I0}, {i_wb_adr[1] o_wb_data[15]_INST_0/I1}, {i_wb_adr[2] o_wb_data[15]_INST_0/I2}, {DC_reg_n_0_[15] o_wb_data[15]_INST_0/I3}, {divisor_reg_n_0_[15] o_wb_data[15]_INST_0/I4}, {period_reg_n_0_[15] o_wb_data[15]_INST_0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hA828A02088088000, 
LOC: SLICE_X9Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[15]_INST_0_i_1 - 
nets: {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[15]_INST_0_i_1/O}, {i_wb_adr[0] o_wb_data[15]_INST_0_i_1/I0}, {o_wb_data[15]_INST_0_i_2_n_0 o_wb_data[15]_INST_0_i_1/I1}, {i_wb_adr[3] o_wb_data[15]_INST_0_i_1/I2}, {i_wb_adr[13] o_wb_data[15]_INST_0_i_1/I3}, {o_wb_data[15]_INST_0_i_3_n_0 o_wb_data[15]_INST_0_i_1/I4}, {o_wb_data[15]_INST_0_i_4_n_0 o_wb_data[15]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X13Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[15]_INST_0_i_2 - 
nets: {o_wb_data[15]_INST_0_i_2_n_0 o_wb_data[15]_INST_0_i_2/O}, {i_wb_adr[6] o_wb_data[15]_INST_0_i_2/I0}, {i_wb_adr[11] o_wb_data[15]_INST_0_i_2/I1}, {i_wb_adr[10] o_wb_data[15]_INST_0_i_2/I2}, {i_wb_adr[7] o_wb_data[15]_INST_0_i_2/I3}, {i_wb_adr[8] o_wb_data[15]_INST_0_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X13Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

o_wb_data[15]_INST_0_i_3 - 
nets: {o_wb_data[15]_INST_0_i_3_n_0 o_wb_data[15]_INST_0_i_3/O}, {i_wb_adr[4] o_wb_data[15]_INST_0_i_3/I0}, {i_wb_adr[5] o_wb_data[15]_INST_0_i_3/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X13Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

o_wb_data[15]_INST_0_i_4 - 
nets: {o_wb_data[15]_INST_0_i_4_n_0 o_wb_data[15]_INST_0_i_4/O}, {i_wb_adr[15] o_wb_data[15]_INST_0_i_4/I0}, {i_wb_adr[12] o_wb_data[15]_INST_0_i_4/I1}, {i_wb_adr[9] o_wb_data[15]_INST_0_i_4/I2}, {i_wb_adr[14] o_wb_data[15]_INST_0_i_4/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X12Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

o_wb_data[1]_INST_0 - 
nets: {o_wb_data[1] o_wb_data[1]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[1]_INST_0/I0}, {o_wb_data[1]_INST_0_i_1_n_0 o_wb_data[1]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

o_wb_data[1]_INST_0_i_1 - 
nets: {o_wb_data[1]_INST_0_i_1_n_0 o_wb_data[1]_INST_0_i_1/O}, {divisor_reg_n_0_[1] o_wb_data[1]_INST_0_i_1/I0}, {DC_reg_n_0_[1] o_wb_data[1]_INST_0_i_1/I1}, {i_wb_adr[1] o_wb_data[1]_INST_0_i_1/I2}, {i_wb_adr[2] o_wb_data[1]_INST_0_i_1/I3}, {ctrl[1] o_wb_data[1]_INST_0_i_1/I4}, {period_reg_n_0_[1] o_wb_data[1]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X11Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[2]_INST_0 - 
nets: {o_wb_data[2] o_wb_data[2]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[2]_INST_0/I0}, {o_wb_data[2]_INST_0_i_1_n_0 o_wb_data[2]_INST_0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

o_wb_data[2]_INST_0_i_1 - 
nets: {o_wb_data[2]_INST_0_i_1_n_0 o_wb_data[2]_INST_0_i_1/O}, {divisor_reg_n_0_[2] o_wb_data[2]_INST_0_i_1/I0}, {DC_reg_n_0_[2] o_wb_data[2]_INST_0_i_1/I1}, {i_wb_adr[1] o_wb_data[2]_INST_0_i_1/I2}, {i_wb_adr[2] o_wb_data[2]_INST_0_i_1/I3}, {ctrl[2] o_wb_data[2]_INST_0_i_1/I4}, {period_reg_n_0_[2] o_wb_data[2]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X9Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[3]_INST_0 - 
nets: {o_wb_data[3] o_wb_data[3]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[3]_INST_0/I0}, {o_wb_data[3]_INST_0_i_1_n_0 o_wb_data[3]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

o_wb_data[3]_INST_0_i_1 - 
nets: {o_wb_data[3]_INST_0_i_1_n_0 o_wb_data[3]_INST_0_i_1/O}, {divisor_reg_n_0_[3] o_wb_data[3]_INST_0_i_1/I0}, {DC_reg_n_0_[3] o_wb_data[3]_INST_0_i_1/I1}, {i_wb_adr[1] o_wb_data[3]_INST_0_i_1/I2}, {i_wb_adr[2] o_wb_data[3]_INST_0_i_1/I3}, {ctrl[3] o_wb_data[3]_INST_0_i_1/I4}, {period_reg_n_0_[3] o_wb_data[3]_INST_0_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X9Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[4]_INST_0 - 
nets: {o_wb_data[4] o_wb_data[4]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[4]_INST_0/I0}, {o_wb_data[4]_INST_0_i_1_n_0 o_wb_data[4]_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

o_wb_data[4]_INST_0_i_1 - 
nets: {o_wb_data[4]_INST_0_i_1_n_0 o_wb_data[4]_INST_0_i_1/O}, {divisor_reg_n_0_[4] o_wb_data[4]_INST_0_i_1/I0}, {DC_reg_n_0_[4] o_wb_data[4]_INST_0_i_1/I1}, {i_wb_adr[1] o_wb_data[4]_INST_0_i_1/I2}, {i_wb_adr[2] o_wb_data[4]_INST_0_i_1/I3}, {ctrl[4] o_wb_data[4]_INST_0_i_1/I4}, {period_reg_n_0_[4] o_wb_data[4]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[5]_INST_0 - 
nets: {o_wb_data[5] o_wb_data[5]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[5]_INST_0/I0}, {o_wb_data[5]_INST_0_i_1_n_0 o_wb_data[5]_INST_0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

o_wb_data[5]_INST_0_i_1 - 
nets: {o_wb_data[5]_INST_0_i_1_n_0 o_wb_data[5]_INST_0_i_1/O}, {divisor_reg_n_0_[5] o_wb_data[5]_INST_0_i_1/I0}, {DC_reg_n_0_[5] o_wb_data[5]_INST_0_i_1/I1}, {i_wb_adr[1] o_wb_data[5]_INST_0_i_1/I2}, {i_wb_adr[2] o_wb_data[5]_INST_0_i_1/I3}, {ctrl[5] o_wb_data[5]_INST_0_i_1/I4}, {period_reg_n_0_[5] o_wb_data[5]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[6]_INST_0 - 
nets: {o_wb_data[6] o_wb_data[6]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[6]_INST_0/I0}, {o_wb_data[6]_INST_0_i_1_n_0 o_wb_data[6]_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

o_wb_data[6]_INST_0_i_1 - 
nets: {o_wb_data[6]_INST_0_i_1_n_0 o_wb_data[6]_INST_0_i_1/O}, {divisor_reg_n_0_[6] o_wb_data[6]_INST_0_i_1/I0}, {DC_reg_n_0_[6] o_wb_data[6]_INST_0_i_1/I1}, {i_wb_adr[1] o_wb_data[6]_INST_0_i_1/I2}, {i_wb_adr[2] o_wb_data[6]_INST_0_i_1/I3}, {ctrl[6] o_wb_data[6]_INST_0_i_1/I4}, {period_reg_n_0_[6] o_wb_data[6]_INST_0_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[7]_INST_0 - 
nets: {o_wb_data[7] o_wb_data[7]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[7]_INST_0/I0}, {o_wb_data[7]_INST_0_i_1_n_0 o_wb_data[7]_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

o_wb_data[7]_INST_0_i_1 - 
nets: {o_wb_data[7]_INST_0_i_1_n_0 o_wb_data[7]_INST_0_i_1/O}, {divisor_reg_n_0_[7] o_wb_data[7]_INST_0_i_1/I0}, {DC_reg_n_0_[7] o_wb_data[7]_INST_0_i_1/I1}, {i_wb_adr[1] o_wb_data[7]_INST_0_i_1/I2}, {i_wb_adr[2] o_wb_data[7]_INST_0_i_1/I3}, {ctrl[7] o_wb_data[7]_INST_0_i_1/I4}, {period_reg_n_0_[7] o_wb_data[7]_INST_0_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hCFAFCFA0C0AFC0A0, 
LOC: SLICE_X10Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[8]_INST_0 - 
nets: {o_wb_data[8] o_wb_data[8]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[8]_INST_0/I0}, {i_wb_adr[1] o_wb_data[8]_INST_0/I1}, {i_wb_adr[2] o_wb_data[8]_INST_0/I2}, {DC_reg_n_0_[8] o_wb_data[8]_INST_0/I3}, {divisor_reg_n_0_[8] o_wb_data[8]_INST_0/I4}, {period_reg_n_0_[8] o_wb_data[8]_INST_0/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hA828A02088088000, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

o_wb_data[9]_INST_0 - 
nets: {o_wb_data[9] o_wb_data[9]_INST_0/O}, {o_wb_data[15]_INST_0_i_1_n_0 o_wb_data[9]_INST_0/I0}, {i_wb_adr[1] o_wb_data[9]_INST_0/I1}, {i_wb_adr[2] o_wb_data[9]_INST_0/I2}, {DC_reg_n_0_[9] o_wb_data[9]_INST_0/I3}, {divisor_reg_n_0_[9] o_wb_data[9]_INST_0/I4}, {period_reg_n_0_[9] o_wb_data[9]_INST_0/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hA828A02088088000, 
LOC: SLICE_X11Y98, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

period[15]_i_1 - 
nets: {period period[15]_i_1/O}, {i_wb_adr[2] period[15]_i_1/I0}, {i_wb_adr[1] period[15]_i_1/I1}, {i_wb_stb period[15]_i_1/I2}, {i_wb_cyc period[15]_i_1/I3}, {i_wb_we period[15]_i_1/I4}, {o_wb_data[15]_INST_0_i_1_n_0 period[15]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h2000000000000000, 
LOC: SLICE_X11Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

period_reg[0] - 
nets: {period_reg_n_0_[0] period_reg[0]/Q}, {i_wb_clk period_reg[0]/C}, {period period_reg[0]/CE}, {i_wb_rst period_reg[0]/CLR}, {i_wb_data[0] period_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[10] - 
nets: {period_reg_n_0_[10] period_reg[10]/Q}, {i_wb_clk period_reg[10]/C}, {period period_reg[10]/CE}, {i_wb_rst period_reg[10]/CLR}, {i_wb_data[10] period_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[11] - 
nets: {period_reg_n_0_[11] period_reg[11]/Q}, {i_wb_clk period_reg[11]/C}, {period period_reg[11]/CE}, {i_wb_rst period_reg[11]/CLR}, {i_wb_data[11] period_reg[11]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[12] - 
nets: {period_reg_n_0_[12] period_reg[12]/Q}, {i_wb_clk period_reg[12]/C}, {period period_reg[12]/CE}, {i_wb_rst period_reg[12]/CLR}, {i_wb_data[12] period_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[13] - 
nets: {period_reg_n_0_[13] period_reg[13]/Q}, {i_wb_clk period_reg[13]/C}, {period period_reg[13]/CE}, {i_wb_rst period_reg[13]/CLR}, {i_wb_data[13] period_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[14] - 
nets: {period_reg_n_0_[14] period_reg[14]/Q}, {i_wb_clk period_reg[14]/C}, {period period_reg[14]/CE}, {i_wb_rst period_reg[14]/CLR}, {i_wb_data[14] period_reg[14]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[15] - 
nets: {period_reg_n_0_[15] period_reg[15]/Q}, {i_wb_clk period_reg[15]/C}, {period period_reg[15]/CE}, {i_wb_rst period_reg[15]/CLR}, {i_wb_data[15] period_reg[15]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[1] - 
nets: {period_reg_n_0_[1] period_reg[1]/Q}, {i_wb_clk period_reg[1]/C}, {period period_reg[1]/CE}, {i_wb_rst period_reg[1]/CLR}, {i_wb_data[1] period_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[2] - 
nets: {period_reg_n_0_[2] period_reg[2]/Q}, {i_wb_clk period_reg[2]/C}, {period period_reg[2]/CE}, {i_wb_rst period_reg[2]/CLR}, {i_wb_data[2] period_reg[2]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[3] - 
nets: {period_reg_n_0_[3] period_reg[3]/Q}, {i_wb_clk period_reg[3]/C}, {period period_reg[3]/CE}, {i_wb_rst period_reg[3]/CLR}, {i_wb_data[3] period_reg[3]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[4] - 
nets: {period_reg_n_0_[4] period_reg[4]/Q}, {i_wb_clk period_reg[4]/C}, {period period_reg[4]/CE}, {i_wb_rst period_reg[4]/CLR}, {i_wb_data[4] period_reg[4]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[5] - 
nets: {period_reg_n_0_[5] period_reg[5]/Q}, {i_wb_clk period_reg[5]/C}, {period period_reg[5]/CE}, {i_wb_rst period_reg[5]/CLR}, {i_wb_data[5] period_reg[5]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[6] - 
nets: {period_reg_n_0_[6] period_reg[6]/Q}, {i_wb_clk period_reg[6]/C}, {period period_reg[6]/CE}, {i_wb_rst period_reg[6]/CLR}, {i_wb_data[6] period_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[7] - 
nets: {period_reg_n_0_[7] period_reg[7]/Q}, {i_wb_clk period_reg[7]/C}, {period period_reg[7]/CE}, {i_wb_rst period_reg[7]/CLR}, {i_wb_data[7] period_reg[7]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[8] - 
nets: {period_reg_n_0_[8] period_reg[8]/Q}, {i_wb_clk period_reg[8]/C}, {period period_reg[8]/CE}, {i_wb_rst period_reg[8]/CLR}, {i_wb_data[8] period_reg[8]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

period_reg[9] - 
nets: {period_reg_n_0_[9] period_reg[9]/Q}, {i_wb_clk period_reg[9]/C}, {period period_reg[9]/CE}, {i_wb_rst period_reg[9]/CLR}, {i_wb_data[9] period_reg[9]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y99, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pts_i_1 - 
nets: {pts_i_1_n_0 pts_i_1/O}, {pts_i_2_n_0 pts_i_1/I0}, {pts_i_3_n_0 pts_i_1/I1}, {pts pts_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X7Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pts_i_10 - 
nets: {pts_i_10_n_0 pts_i_10/O}, {pts_i_26_n_0 pts_i_10/I0}, {DC_reg_n_0_[14] pts_i_10/I1}, {ctrl[6] pts_i_10/I2}, {extDC[14] pts_i_10/I3}, {ct[14] pts_i_10/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hA80802A2, 
LOC: SLICE_X7Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pts_i_11 - 
nets: {pts_i_11_n_0 pts_i_11/O}, {pts_i_27_n_0 pts_i_11/I0}, {DC_reg_n_0_[12] pts_i_11/I1}, {ctrl[6] pts_i_11/I2}, {extDC[12] pts_i_11/I3}, {ct[12] pts_i_11/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hA80802A2, 
LOC: SLICE_X7Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pts_i_12 - 
nets: {pts_i_12_n_0 pts_i_12/O}, {pts_i_28_n_0 pts_i_12/I0}, {DC_reg_n_0_[10] pts_i_12/I1}, {ctrl[6] pts_i_12/I2}, {extDC[10] pts_i_12/I3}, {ct[10] pts_i_12/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA80802A2, 
LOC: SLICE_X7Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pts_i_13 - 
nets: {pts_i_13_n_0 pts_i_13/O}, {pts_i_29_n_0 pts_i_13/I0}, {DC_reg_n_0_[8] pts_i_13/I1}, {ctrl[6] pts_i_13/I2}, {extDC[8] pts_i_13/I3}, {ct[8] pts_i_13/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA80802A2, 
LOC: SLICE_X7Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pts_i_14 - 
nets: {pts_i_14_n_0 pts_i_14/O}, {DC_1[6] pts_i_14/I0}, {ct[6] pts_i_14/I1}, {ct[7] pts_i_14/I2}, {extDC[7] pts_i_14/I3}, {ctrl[6] pts_i_14/I4}, {DC_reg_n_0_[7] pts_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h2F022F2F2F020202, 
LOC: SLICE_X8Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pts_i_15 - 
nets: {pts_i_15_n_0 pts_i_15/O}, {DC_1[4] pts_i_15/I0}, {ct[4] pts_i_15/I1}, {ct[5] pts_i_15/I2}, {extDC[5] pts_i_15/I3}, {ctrl[6] pts_i_15/I4}, {DC_reg_n_0_[5] pts_i_15/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h2F022F2F2F020202, 
LOC: SLICE_X6Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pts_i_16 - 
nets: {pts_i_16_n_0 pts_i_16/O}, {DC_1[2] pts_i_16/I0}, {ct[2] pts_i_16/I1}, {ct[3] pts_i_16/I2}, {extDC[3] pts_i_16/I3}, {ctrl[6] pts_i_16/I4}, {DC_reg_n_0_[3] pts_i_16/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h2F022F2F2F020202, 
LOC: SLICE_X8Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pts_i_17 - 
nets: {pts_i_17_n_0 pts_i_17/O}, {DC_1[0] pts_i_17/I0}, {ct[0] pts_i_17/I1}, {ct[1] pts_i_17/I2}, {extDC[1] pts_i_17/I3}, {ctrl[6] pts_i_17/I4}, {DC_reg_n_0_[1] pts_i_17/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h2F022F2F2F020202, 
LOC: SLICE_X8Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pts_i_18 - 
nets: {pts_i_18_n_0 pts_i_18/O}, {pts_i_34_n_0 pts_i_18/I0}, {DC_reg_n_0_[6] pts_i_18/I1}, {ctrl[6] pts_i_18/I2}, {extDC[6] pts_i_18/I3}, {ct[6] pts_i_18/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hA80802A2, 
LOC: SLICE_X7Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pts_i_19 - 
nets: {pts_i_19_n_0 pts_i_19/O}, {pts_i_35_n_0 pts_i_19/I0}, {DC_reg_n_0_[4] pts_i_19/I1}, {ctrl[6] pts_i_19/I2}, {extDC[4] pts_i_19/I3}, {ct[4] pts_i_19/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hA80802A2, 
LOC: SLICE_X7Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pts_i_2 - 
nets: {pts_i_2_n_0 pts_i_2/O}, {pts_reg_i_4_n_0 pts_i_2/I0}, {clrint pts_i_2/I1}, {ct_reg[15]_i_5_n_0 pts_i_2/I2}, {ctrl[3] pts_i_2/I3}, {ctrl[2] pts_i_2/I4}, {ctrl[1] pts_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAFFFFF0330000, 
LOC: SLICE_X7Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pts_i_20 - 
nets: {pts_i_20_n_0 pts_i_20/O}, {pts_i_36_n_0 pts_i_20/I0}, {DC_reg_n_0_[2] pts_i_20/I1}, {ctrl[6] pts_i_20/I2}, {extDC[2] pts_i_20/I3}, {ct[2] pts_i_20/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hA80802A2, 
LOC: SLICE_X7Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pts_i_21 - 
nets: {pts_i_21_n_0 pts_i_21/O}, {pts_i_37_n_0 pts_i_21/I0}, {DC_reg_n_0_[0] pts_i_21/I1}, {ctrl[6] pts_i_21/I2}, {extDC[0] pts_i_21/I3}, {ct[0] pts_i_21/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hA80802A2, 
LOC: SLICE_X7Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pts_i_22 - 
nets: {DC_1[14] pts_i_22/O}, {extDC[14] pts_i_22/I0}, {ctrl[6] pts_i_22/I1}, {DC_reg_n_0_[14] pts_i_22/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pts_i_23 - 
nets: {DC_1[12] pts_i_23/O}, {extDC[12] pts_i_23/I0}, {ctrl[6] pts_i_23/I1}, {DC_reg_n_0_[12] pts_i_23/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pts_i_24 - 
nets: {DC_1[10] pts_i_24/O}, {extDC[10] pts_i_24/I0}, {ctrl[6] pts_i_24/I1}, {DC_reg_n_0_[10] pts_i_24/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pts_i_25 - 
nets: {DC_1[8] pts_i_25/O}, {extDC[8] pts_i_25/I0}, {ctrl[6] pts_i_25/I1}, {DC_reg_n_0_[8] pts_i_25/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pts_i_26 - 
nets: {pts_i_26_n_0 pts_i_26/O}, {ct[15] pts_i_26/I0}, {DC_reg_n_0_[15] pts_i_26/I1}, {ctrl[6] pts_i_26/I2}, {extDC[15] pts_i_26/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA959, 
LOC: SLICE_X7Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pts_i_27 - 
nets: {pts_i_27_n_0 pts_i_27/O}, {ct[13] pts_i_27/I0}, {DC_reg_n_0_[13] pts_i_27/I1}, {ctrl[6] pts_i_27/I2}, {extDC[13] pts_i_27/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hA959, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pts_i_28 - 
nets: {pts_i_28_n_0 pts_i_28/O}, {ct[11] pts_i_28/I0}, {DC_reg_n_0_[11] pts_i_28/I1}, {ctrl[6] pts_i_28/I2}, {extDC[11] pts_i_28/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hA959, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pts_i_29 - 
nets: {pts_i_29_n_0 pts_i_29/O}, {ct[9] pts_i_29/I0}, {DC_reg_n_0_[9] pts_i_29/I1}, {ctrl[6] pts_i_29/I2}, {extDC[9] pts_i_29/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hA959, 
LOC: SLICE_X10Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pts_i_3 - 
nets: {pts_i_3_n_0 pts_i_3/O}, {clrint pts_i_3/I0}, {ctrl[1] pts_i_3/I1}, {ctrl[3] pts_i_3/I2}, {ct_reg[15]_i_5_n_0 pts_i_3/I3}, {ctrl[2] pts_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFEC2222, 
LOC: SLICE_X7Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pts_i_30 - 
nets: {DC_1[6] pts_i_30/O}, {extDC[6] pts_i_30/I0}, {ctrl[6] pts_i_30/I1}, {DC_reg_n_0_[6] pts_i_30/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pts_i_31 - 
nets: {DC_1[4] pts_i_31/O}, {extDC[4] pts_i_31/I0}, {ctrl[6] pts_i_31/I1}, {DC_reg_n_0_[4] pts_i_31/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X7Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pts_i_32 - 
nets: {DC_1[2] pts_i_32/O}, {extDC[2] pts_i_32/I0}, {ctrl[6] pts_i_32/I1}, {DC_reg_n_0_[2] pts_i_32/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X7Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pts_i_33 - 
nets: {DC_1[0] pts_i_33/O}, {extDC[0] pts_i_33/I0}, {ctrl[6] pts_i_33/I1}, {DC_reg_n_0_[0] pts_i_33/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X7Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

pts_i_34 - 
nets: {pts_i_34_n_0 pts_i_34/O}, {ct[7] pts_i_34/I0}, {DC_reg_n_0_[7] pts_i_34/I1}, {ctrl[6] pts_i_34/I2}, {extDC[7] pts_i_34/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hA959, 
LOC: SLICE_X7Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pts_i_35 - 
nets: {pts_i_35_n_0 pts_i_35/O}, {ct[5] pts_i_35/I0}, {DC_reg_n_0_[5] pts_i_35/I1}, {ctrl[6] pts_i_35/I2}, {extDC[5] pts_i_35/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hA959, 
LOC: SLICE_X8Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pts_i_36 - 
nets: {pts_i_36_n_0 pts_i_36/O}, {ct[3] pts_i_36/I0}, {DC_reg_n_0_[3] pts_i_36/I1}, {ctrl[6] pts_i_36/I2}, {extDC[3] pts_i_36/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hA959, 
LOC: SLICE_X8Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pts_i_37 - 
nets: {pts_i_37_n_0 pts_i_37/O}, {ct[1] pts_i_37/I0}, {DC_reg_n_0_[1] pts_i_37/I1}, {ctrl[6] pts_i_37/I2}, {extDC[1] pts_i_37/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hA959, 
LOC: SLICE_X8Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pts_i_6 - 
nets: {pts_i_6_n_0 pts_i_6/O}, {DC_1[14] pts_i_6/I0}, {ct[14] pts_i_6/I1}, {ct[15] pts_i_6/I2}, {extDC[15] pts_i_6/I3}, {ctrl[6] pts_i_6/I4}, {DC_reg_n_0_[15] pts_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h2F022F2F2F020202, 
LOC: SLICE_X7Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pts_i_7 - 
nets: {pts_i_7_n_0 pts_i_7/O}, {DC_1[12] pts_i_7/I0}, {ct[12] pts_i_7/I1}, {ct[13] pts_i_7/I2}, {extDC[13] pts_i_7/I3}, {ctrl[6] pts_i_7/I4}, {DC_reg_n_0_[13] pts_i_7/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h2F022F2F2F020202, 
LOC: SLICE_X6Y94, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pts_i_8 - 
nets: {pts_i_8_n_0 pts_i_8/O}, {DC_1[10] pts_i_8/I0}, {ct[10] pts_i_8/I1}, {ct[11] pts_i_8/I2}, {extDC[11] pts_i_8/I3}, {ctrl[6] pts_i_8/I4}, {DC_reg_n_0_[11] pts_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h2F022F2F2F020202, 
LOC: SLICE_X6Y95, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pts_i_9 - 
nets: {pts_i_9_n_0 pts_i_9/O}, {DC_1[8] pts_i_9/I0}, {ct[8] pts_i_9/I1}, {ct[9] pts_i_9/I2}, {extDC[9] pts_i_9/I3}, {ctrl[6] pts_i_9/I4}, {DC_reg_n_0_[9] pts_i_9/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h2F022F2F2F020202, 
LOC: SLICE_X7Y93, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pts_reg - 
nets: {pts pts_reg/Q}, {clk pts_reg/C}, {<const1> pts_reg/CE}, {rst_ct pts_reg/CLR}, {pts_i_1_n_0 pts_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

pts_reg_i_4 - 
nets: {pts_reg_i_4_n_0 pts_reg_i_4/CO[3]}, { pts_reg_i_4/CO[2]}, { pts_reg_i_4/CO[1]}, { pts_reg_i_4/CO[0]}, { pts_reg_i_4/O[3]}, { pts_reg_i_4/O[2]}, { pts_reg_i_4/O[1]}, { pts_reg_i_4/O[0]}, {pts_reg_i_5_n_0 pts_reg_i_4/CI}, {<const0> pts_reg_i_4/CYINIT}, {pts_i_6_n_0 pts_reg_i_4/DI[3]}, {pts_i_7_n_0 pts_reg_i_4/DI[2]}, {pts_i_8_n_0 pts_reg_i_4/DI[1]}, {pts_i_9_n_0 pts_reg_i_4/DI[0]}, {pts_i_10_n_0 pts_reg_i_4/S[3]}, {pts_i_11_n_0 pts_reg_i_4/S[2]}, {pts_i_12_n_0 pts_reg_i_4/S[1]}, {pts_i_13_n_0 pts_reg_i_4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y92, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

pts_reg_i_5 - 
nets: {pts_reg_i_5_n_0 pts_reg_i_5/CO[3]}, { pts_reg_i_5/CO[2]}, { pts_reg_i_5/CO[1]}, { pts_reg_i_5/CO[0]}, { pts_reg_i_5/O[3]}, { pts_reg_i_5/O[2]}, { pts_reg_i_5/O[1]}, { pts_reg_i_5/O[0]}, {<const0> pts_reg_i_5/CI}, {<const0> pts_reg_i_5/CYINIT}, {pts_i_14_n_0 pts_reg_i_5/DI[3]}, {pts_i_15_n_0 pts_reg_i_5/DI[2]}, {pts_i_16_n_0 pts_reg_i_5/DI[1]}, {pts_i_17_n_0 pts_reg_i_5/DI[0]}, {pts_i_18_n_0 pts_reg_i_5/S[3]}, {pts_i_19_n_0 pts_reg_i_5/S[2]}, {pts_i_20_n_0 pts_reg_i_5/S[1]}, {pts_i_21_n_0 pts_reg_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X7Y91, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

state[0]_i_1 - 
nets: {state[0]_i_1_n_0 state[0]_i_1/O}, {state_reg_n_0_[1] state[0]_i_1/I0}, {state[1]_i_2_n_0 state[0]_i_1/I1}, {state_reg_n_0_[0] state[0]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB4, 
LOC: SLICE_X9Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

state[1]_i_1 - 
nets: {state[1]_i_1_n_0 state[1]_i_1/O}, {ctrl[1] state[1]_i_1/I0}, {i_wb_data[7] state[1]_i_1/I1}, {state_reg_n_0_[0] state[1]_i_1/I2}, {state[1]_i_2_n_0 state[1]_i_1/I3}, {state_reg_n_0_[1] state[1]_i_1/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h00FF1000, 
LOC: SLICE_X9Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state[1]_i_2 - 
nets: {state[1]_i_2_n_0 state[1]_i_2/O}, {state_reg_n_0_[1] state[1]_i_2/I0}, {state_reg_n_0_[0] state[1]_i_2/I1}, {int state[1]_i_2/I2}, {switch_ack_clrint state[1]_i_2/I3}, {clrint state[1]_i_2/I4}, {ctrl[5]_i_3_n_0 state[1]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFB2909090, 
LOC: SLICE_X8Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[1]_i_3 - 
nets: {int state[1]_i_3/O}, {pts state[1]_i_3/I0}, {ctrl[1] state[1]_i_3/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X7Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state_reg[0] - 
nets: {state_reg_n_0_[0] state_reg[0]/Q}, {i_wb_clk state_reg[0]/C}, {<const1> state_reg[0]/CE}, {i_wb_rst state_reg[0]/CLR}, {state[0]_i_1_n_0 state_reg[0]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

state_reg[1] - 
nets: {state_reg_n_0_[1] state_reg[1]/Q}, {i_wb_clk state_reg[1]/C}, {<const1> state_reg[1]/CE}, {i_wb_rst state_reg[1]/CLR}, {state[1]_i_1_n_0 state_reg[1]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y90, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

switch_ack_clrint_i_1 - 
nets: {switch_ack_clrint_i_1_n_0 switch_ack_clrint_i_1/O}, {switch_ack_clrint switch_ack_clrint_i_1/I0}, {clrint switch_ack_clrint_i_1/I1}, {ctrl[2] switch_ack_clrint_i_1/I2}, {ctrl[3] switch_ack_clrint_i_1/I3}, {ct_reg[15]_i_5_n_0 switch_ack_clrint_i_1/I4}, {ctrl[1] switch_ack_clrint_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8C8C8C8C8CCCCCCC, 
LOC: SLICE_X7Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

switch_ack_clrint_reg - 
nets: {switch_ack_clrint switch_ack_clrint_reg/Q}, {clk switch_ack_clrint_reg/C}, {<const1> switch_ack_clrint_reg/CE}, {rst_ct switch_ack_clrint_reg/CLR}, {switch_ack_clrint_i_1_n_0 switch_ack_clrint_reg/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y89, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 


####################################################
# Nets
Boundary Nets - 
i_DC[0], 
i_DC[10], 
i_DC[11], 
i_DC[12], 
i_DC[13], 
i_DC[14], 
i_DC[15], 
i_DC[1], 
i_DC[2], 
i_DC[3], 
i_DC[4], 
i_DC[5], 
i_DC[6], 
i_DC[7], 
i_DC[8], 
i_DC[9], 
i_extclk, 
i_valid_DC, 
i_wb_adr[0], 
i_wb_adr[10], 
i_wb_adr[11], 
i_wb_adr[12], 
i_wb_adr[13], 
i_wb_adr[14], 
i_wb_adr[15], 
i_wb_adr[1], 
i_wb_adr[2], 
i_wb_adr[3], 
i_wb_adr[4], 
i_wb_adr[5], 
i_wb_adr[6], 
i_wb_adr[7], 
i_wb_adr[8], 
i_wb_adr[9], 
i_wb_clk, 
i_wb_cyc, 
i_wb_data[0], 
i_wb_data[10], 
i_wb_data[11], 
i_wb_data[12], 
i_wb_data[13], 
i_wb_data[14], 
i_wb_data[15], 
i_wb_data[1], 
i_wb_data[2], 
i_wb_data[3], 
i_wb_data[4], 
i_wb_data[5], 
i_wb_data[6], 
i_wb_data[7], 
i_wb_data[8], 
i_wb_data[9], 
i_wb_rst, 
i_wb_stb, 
i_wb_we, 
o_pwm, 
o_wb_data[0], 
o_wb_data[10], 
o_wb_data[11], 
o_wb_data[12], 
o_wb_data[13], 
o_wb_data[14], 
o_wb_data[15], 
o_wb_data[1], 
o_wb_data[2], 
o_wb_data[3], 
o_wb_data[4], 
o_wb_data[5], 
o_wb_data[6], 
o_wb_data[7], 
o_wb_data[8], 
o_wb_data[9], 

DC - 
wires: CLBLM_L_X8Y90/CLBLM_FAN7 CLBLM_L_X8Y90/CLBLM_M_CE CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y91/CLBLM_L_B CLBLM_L_X8Y91/CLBLM_L_BMUX CLBLM_L_X8Y91/CLBLM_NW4A1 CLBLM_L_X8Y91/CLBLM_WL1END2 CLBLM_L_X8Y91/CLBLM_WR1END2 CLBLM_L_X8Y98/CLBLM_FAN6 CLBLM_L_X8Y98/CLBLM_L_CE CLBLM_L_X8Y98/CLBLM_NE2A1 CLBLM_R_X7Y91/CLBLM_FAN7 CLBLM_R_X7Y91/CLBLM_M_CE CLBLM_R_X7Y91/CLBLM_NW4A1 CLBLM_R_X7Y91/CLBLM_WL1END2 CLBLM_R_X7Y91/CLBLM_WR1END2 CLBLM_R_X7Y92/CLBLM_FAN7 CLBLM_R_X7Y92/CLBLM_M_CE CLBLM_R_X7Y94/CLBLM_FAN6 CLBLM_R_X7Y94/CLBLM_L_CE CLBLM_R_X7Y96/CLBLM_FAN6 CLBLM_R_X7Y96/CLBLM_L_CE CLBLM_R_X7Y97/CLBLM_FAN6 CLBLM_R_X7Y97/CLBLM_L_CE CLBLM_R_X7Y98/CLBLM_NE2A1 INT_L_X6Y95/NE2BEG1 INT_L_X6Y95/NW6END1 INT_L_X6Y96/NE2A1 INT_L_X8Y90/FAN_ALT7 INT_L_X8Y90/FAN_L7 INT_L_X8Y90/WL1END1 INT_L_X8Y91/EL1BEG2 INT_L_X8Y91/LOGIC_OUTS_L17 INT_L_X8Y91/LOGIC_OUTS_L9 INT_L_X8Y91/NW6BEG1 INT_L_X8Y91/WL1BEG2 INT_L_X8Y91/WR1BEG2 INT_L_X8Y98/FAN_ALT6 INT_L_X8Y98/FAN_L6 INT_L_X8Y98/NE2END1 INT_R_X7Y91/FAN7 INT_R_X7Y91/FAN_ALT7 INT_R_X7Y91/NL1BEG2 INT_R_X7Y91/NW6A1 INT_R_X7Y91/WL1END2 INT_R_X7Y91/WR1END2 INT_R_X7Y92/FAN7 INT_R_X7Y92/FAN_ALT7 INT_R_X7Y92/NL1BEG1 INT_R_X7Y92/NL1END2 INT_R_X7Y92/NW6B1 INT_R_X7Y93/NL1END1 INT_R_X7Y93/NR1BEG1 INT_R_X7Y93/NW6C1 INT_R_X7Y94/FAN6 INT_R_X7Y94/FAN_ALT6 INT_R_X7Y94/NR1END1 INT_R_X7Y94/NW6D1 INT_R_X7Y95/NW6E1 INT_R_X7Y96/FAN6 INT_R_X7Y96/FAN_ALT6 INT_R_X7Y96/NE2END1 INT_R_X7Y96/NR1BEG1 INT_R_X7Y97/FAN6 INT_R_X7Y97/FAN_ALT6 INT_R_X7Y97/NE2BEG1 INT_R_X7Y97/NR1END1 INT_R_X7Y98/NE2A1 INT_R_X9Y90/SL1END2 INT_R_X9Y90/WL1BEG1 INT_R_X9Y91/EL1END2 INT_R_X9Y91/SL1BEG2 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y98/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y91/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y92/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y94/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y96/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y97/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X6Y95/INT_L.NW6END1->>NE2BEG1 INT_L_X8Y90/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y90/INT_L.WL1END1->>FAN_ALT7 INT_L_X8Y91/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_L_X8Y91/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_L_X8Y91/INT_L.LOGIC_OUTS_L9->>NW6BEG1 INT_L_X8Y91/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_L_X8Y98/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y98/INT_L.NE2END1->>FAN_ALT6 INT_R_X7Y91/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y91/INT_R.WL1END2->>NL1BEG2 INT_R_X7Y91/INT_R.WR1END2->>FAN_ALT7 INT_R_X7Y92/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y92/INT_R.NL1END2->>FAN_ALT7 INT_R_X7Y92/INT_R.NL1END2->>NL1BEG1 INT_R_X7Y93/INT_R.NL1END1->>NR1BEG1 INT_R_X7Y94/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y94/INT_R.NR1END1->>FAN_ALT6 INT_R_X7Y96/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y96/INT_R.NE2END1->>FAN_ALT6 INT_R_X7Y96/INT_R.NE2END1->>NR1BEG1 INT_R_X7Y97/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y97/INT_R.NR1END1->>FAN_ALT6 INT_R_X7Y97/INT_R.NR1END1->>NE2BEG1 INT_R_X9Y90/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y91/INT_R.EL1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

o_wb_data[15]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WW2END0 BRAM_L_X6Y90/BRAM_WW2END0_4 CLBLM_L_X10Y89/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y89/CLBLM_L_B CLBLM_L_X10Y91/CLBLM_IMUX11 CLBLM_L_X10Y91/CLBLM_IMUX18 CLBLM_L_X10Y91/CLBLM_M_A4 CLBLM_L_X10Y91/CLBLM_M_B2 CLBLM_L_X10Y91/CLBLM_WW2A0 CLBLM_L_X8Y90/CLBLM_IMUX38 CLBLM_L_X8Y90/CLBLM_M_D3 CLBLM_L_X8Y90/CLBLM_WL1END3 CLBLM_L_X8Y91/CLBLM_IMUX25 CLBLM_L_X8Y91/CLBLM_IMUX34 CLBLM_L_X8Y91/CLBLM_IMUX40 CLBLM_L_X8Y91/CLBLM_IMUX42 CLBLM_L_X8Y91/CLBLM_L_B5 CLBLM_L_X8Y91/CLBLM_L_C6 CLBLM_L_X8Y91/CLBLM_L_D6 CLBLM_L_X8Y91/CLBLM_M_D1 CLBLM_L_X8Y93/CLBLM_IMUX19 CLBLM_L_X8Y93/CLBLM_IMUX40 CLBLM_L_X8Y93/CLBLM_L_B2 CLBLM_L_X8Y93/CLBLM_M_D1 CLBLM_L_X8Y94/CLBLM_NW2A1 CLBLM_L_X8Y98/CLBLM_EL1BEG3 CLBLM_L_X8Y98/CLBLM_IMUX26 CLBLM_L_X8Y98/CLBLM_IMUX34 CLBLM_L_X8Y98/CLBLM_IMUX37 CLBLM_L_X8Y98/CLBLM_L_B4 CLBLM_L_X8Y98/CLBLM_L_C6 CLBLM_L_X8Y98/CLBLM_L_D4 CLBLM_L_X8Y98/CLBLM_NW2A1 CLBLM_R_X5Y94/CLBLM_WW2END0 CLBLM_R_X5Y95/CLBLM_IMUX16 CLBLM_R_X5Y95/CLBLM_L_B3 CLBLM_R_X5Y96/CLBLM_IMUX19 CLBLM_R_X5Y96/CLBLM_L_B2 CLBLM_R_X7Y90/CLBLM_IMUX31 CLBLM_R_X7Y90/CLBLM_IMUX39 CLBLM_R_X7Y90/CLBLM_L_D3 CLBLM_R_X7Y90/CLBLM_M_C5 CLBLM_R_X7Y90/CLBLM_WL1END3 CLBLM_R_X7Y94/CLBLM_IMUX1 CLBLM_R_X7Y94/CLBLM_M_A3 CLBLM_R_X7Y94/CLBLM_NW2A1 CLBLM_R_X7Y98/CLBLM_EL1BEG3 CLBLM_R_X7Y98/CLBLM_IMUX33 CLBLM_R_X7Y98/CLBLM_IMUX41 CLBLM_R_X7Y98/CLBLM_L_C1 CLBLM_R_X7Y98/CLBLM_L_D1 CLBLM_R_X7Y98/CLBLM_NW2A1 DSP_R_X9Y90/DSP_WW2A0_1 INT_INTERFACE_R_X9Y91/INT_INTERFACE_WW2A0 INT_L_X10Y89/LOGIC_OUTS_L9 INT_L_X10Y89/NN2BEG1 INT_L_X10Y90/NN2A1 INT_L_X10Y91/IMUX_L11 INT_L_X10Y91/IMUX_L18 INT_L_X10Y91/NN2END1 INT_L_X10Y91/WW2BEG0 INT_L_X6Y94/WW2A0 INT_L_X8Y90/FAN_BOUNCE_S3_2 INT_L_X8Y90/IMUX_L38 INT_L_X8Y90/WL1BEG3 INT_L_X8Y91/FAN_ALT2 INT_L_X8Y91/FAN_BOUNCE2 INT_L_X8Y91/IMUX_L25 INT_L_X8Y91/IMUX_L34 INT_L_X8Y91/IMUX_L40 INT_L_X8Y91/IMUX_L42 INT_L_X8Y91/NN2BEG1 INT_L_X8Y91/NN6BEG1 INT_L_X8Y91/WL1BEG_N3 INT_L_X8Y91/WW2END0 INT_L_X8Y92/FAN_BOUNCE_S3_2 INT_L_X8Y92/NN2A1 INT_L_X8Y92/NN6A1 INT_L_X8Y93/FAN_ALT2 INT_L_X8Y93/FAN_BOUNCE2 INT_L_X8Y93/IMUX_L19 INT_L_X8Y93/IMUX_L40 INT_L_X8Y93/NN2END1 INT_L_X8Y93/NN6B1 INT_L_X8Y93/NW2BEG1 INT_L_X8Y94/NN6C1 INT_L_X8Y94/NW2A1 INT_L_X8Y95/NN6D1 INT_L_X8Y96/NN6E1 INT_L_X8Y97/NN6END1 INT_L_X8Y97/NR1BEG1 INT_L_X8Y97/NW2BEG1 INT_L_X8Y98/EL1END3 INT_L_X8Y98/IMUX_L26 INT_L_X8Y98/IMUX_L34 INT_L_X8Y98/IMUX_L37 INT_L_X8Y98/NR1END1 INT_L_X8Y98/NW2A1 INT_R_X5Y94/NL1BEG0 INT_R_X5Y94/NL1END_S3_0 INT_R_X5Y94/NN2BEG1 INT_R_X5Y94/WW2END0 INT_R_X5Y95/IMUX16 INT_R_X5Y95/NL1END0 INT_R_X5Y95/NN2A1 INT_R_X5Y96/IMUX19 INT_R_X5Y96/NN2END1 INT_R_X7Y90/IMUX31 INT_R_X7Y90/IMUX39 INT_R_X7Y90/WL1END3 INT_R_X7Y91/WL1END_N1_3 INT_R_X7Y94/IMUX1 INT_R_X7Y94/NW2END1 INT_R_X7Y94/WW2BEG0 INT_R_X7Y98/EL1BEG3 INT_R_X7Y98/IMUX33 INT_R_X7Y98/IMUX41 INT_R_X7Y98/NL1BEG0 INT_R_X7Y98/NL1END_S3_0 INT_R_X7Y98/NW2END1 INT_R_X7Y99/EL1BEG_N3 INT_R_X7Y99/NL1END0 INT_R_X9Y91/WW2A0 VBRK_X18Y98/VBRK_WW2END0 VBRK_X29Y95/VBRK_WW2A0 
pips: CLBLM_L_X10Y89/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y91/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y91/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y89/INT_L.LOGIC_OUTS_L9->>NN2BEG1 INT_L_X10Y91/INT_L.NN2END1->>IMUX_L11 INT_L_X10Y91/INT_L.NN2END1->>IMUX_L18 INT_L_X10Y91/INT_L.NN2END1->>WW2BEG0 INT_L_X8Y90/INT_L.FAN_BOUNCE_S3_2->>IMUX_L38 INT_L_X8Y91/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y91/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X8Y91/INT_L.WW2END0->>FAN_ALT2 INT_L_X8Y91/INT_L.WW2END0->>IMUX_L25 INT_L_X8Y91/INT_L.WW2END0->>IMUX_L34 INT_L_X8Y91/INT_L.WW2END0->>IMUX_L42 INT_L_X8Y91/INT_L.WW2END0->>NN2BEG1 INT_L_X8Y91/INT_L.WW2END0->>NN6BEG1 INT_L_X8Y91/INT_L.WW2END0->>WL1BEG_N3 INT_L_X8Y93/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y93/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X8Y93/INT_L.NN2END1->>FAN_ALT2 INT_L_X8Y93/INT_L.NN2END1->>IMUX_L19 INT_L_X8Y93/INT_L.NN2END1->>NW2BEG1 INT_L_X8Y97/INT_L.NN6END1->>NR1BEG1 INT_L_X8Y97/INT_L.NN6END1->>NW2BEG1 INT_L_X8Y98/INT_L.EL1END3->>IMUX_L37 INT_L_X8Y98/INT_L.NR1END1->>IMUX_L26 INT_L_X8Y98/INT_L.NR1END1->>IMUX_L34 INT_R_X5Y94/INT_R.WW2END0->>NL1BEG0 INT_R_X5Y94/INT_R.WW2END0->>NN2BEG1 INT_R_X5Y95/INT_R.NL1END0->>IMUX16 INT_R_X5Y96/INT_R.NN2END1->>IMUX19 INT_R_X7Y90/INT_R.WL1END3->>IMUX31 INT_R_X7Y90/INT_R.WL1END3->>IMUX39 INT_R_X7Y94/INT_R.NW2END1->>IMUX1 INT_R_X7Y94/INT_R.NW2END1->>WW2BEG0 INT_R_X7Y98/INT_R.NW2END1->>IMUX33 INT_R_X7Y98/INT_R.NW2END1->>IMUX41 INT_R_X7Y98/INT_R.NW2END1->>NL1BEG0 INT_R_X7Y99/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 20, 

DC_reg_n_0_[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_NW2A3 BRAM_L_X6Y85/BRAM_SW2A2_4 BRAM_L_X6Y90/BRAM_NW2A3_1 CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y90/CLBLM_M_AQ CLBLM_L_X8Y91/CLBLM_IMUX4 CLBLM_L_X8Y91/CLBLM_M_A6 CLBLM_L_X8Y91/CLBLM_WR1END3 CLBLM_R_X5Y89/CLBLM_SW2A2 CLBLM_R_X5Y90/CLBLM_IMUX9 CLBLM_R_X5Y90/CLBLM_L_A5 CLBLM_R_X5Y91/CLBLM_IMUX6 CLBLM_R_X5Y91/CLBLM_L_A1 CLBLM_R_X5Y91/CLBLM_NW2A3 CLBLM_R_X7Y91/CLBLM_WR1END3 INT_L_X6Y89/SW2A2 INT_L_X6Y90/NW2BEG3 INT_L_X6Y90/SW2BEG2 INT_L_X6Y90/SW2END2 INT_L_X6Y91/NW2A3 INT_L_X8Y90/LOGIC_OUTS_L4 INT_L_X8Y90/NL1BEG2 INT_L_X8Y90/NL1BEG_N3 INT_L_X8Y91/IMUX_L4 INT_L_X8Y91/NL1END2 INT_L_X8Y91/WR1BEG3 INT_R_X5Y89/BYP_ALT3 INT_R_X5Y89/BYP_BOUNCE3 INT_R_X5Y89/SW2END2 INT_R_X5Y90/BYP_BOUNCE_N3_3 INT_R_X5Y90/IMUX9 INT_R_X5Y91/IMUX6 INT_R_X5Y91/NW2END3 INT_R_X7Y90/SW2A2 INT_R_X7Y91/SW2BEG2 INT_R_X7Y91/WR1END3 VBRK_X18Y93/VBRK_SW2A2 VBRK_X18Y95/VBRK_NW2A3 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X6Y90/INT_L.SW2END2->>NW2BEG3 INT_L_X6Y90/INT_L.SW2END2->>SW2BEG2 INT_L_X8Y90/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y90/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X8Y91/INT_L.NL1END2->>IMUX_L4 INT_L_X8Y91/INT_L.NL1END2->>WR1BEG3 INT_R_X5Y89/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y89/INT_R.SW2END2->>BYP_ALT3 INT_R_X5Y90/INT_R.BYP_BOUNCE_N3_3->>IMUX9 INT_R_X5Y91/INT_R.NW2END3->>IMUX6 INT_R_X7Y91/INT_R.WR1END3->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[10] - 
wires: BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_SW2A0 BRAM_L_X6Y95/BRAM_SW2A0_1 CLBLM_R_X5Y92/CLBLM_IMUX25 CLBLM_R_X5Y92/CLBLM_L_B5 CLBLM_R_X5Y95/CLBLM_IMUX11 CLBLM_R_X5Y95/CLBLM_M_A4 CLBLM_R_X5Y96/CLBLM_IMUX25 CLBLM_R_X5Y96/CLBLM_L_B5 CLBLM_R_X5Y96/CLBLM_SW2A0 CLBLM_R_X7Y97/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y97/CLBLM_L_BQ INT_L_X6Y96/SW2A0 INT_L_X6Y97/SW2BEG0 INT_L_X6Y97/WL1END0 INT_R_X5Y92/IMUX25 INT_R_X5Y92/SS2END0 INT_R_X5Y93/SS2A0 INT_R_X5Y94/SS2BEG0 INT_R_X5Y94/SS2END0 INT_R_X5Y95/IMUX11 INT_R_X5Y95/SR1END1 INT_R_X5Y95/SS2A0 INT_R_X5Y96/IMUX25 INT_R_X5Y96/SR1BEG1 INT_R_X5Y96/SS2BEG0 INT_R_X5Y96/SW2END0 INT_R_X7Y97/LOGIC_OUTS1 INT_R_X7Y97/WL1BEG0 VBRK_X18Y100/VBRK_SW2A0 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y97/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X6Y97/INT_L.WL1END0->>SW2BEG0 INT_R_X5Y92/INT_R.SS2END0->>IMUX25 INT_R_X5Y94/INT_R.SS2END0->>SS2BEG0 INT_R_X5Y95/INT_R.SR1END1->>IMUX11 INT_R_X5Y96/INT_R.SW2END0->>IMUX25 INT_R_X5Y96/INT_R.SW2END0->>SR1BEG1 INT_R_X5Y96/INT_R.SW2END0->>SS2BEG0 INT_R_X7Y97/INT_R.LOGIC_OUTS1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[11] - 
wires: BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_WL1END2 BRAM_L_X6Y95/BRAM_WL1END2_0 CLBLM_L_X8Y98/CLBLM_IMUX16 CLBLM_L_X8Y98/CLBLM_L_B3 CLBLM_L_X8Y98/CLBLM_NE2A0 CLBLM_R_X5Y95/CLBLM_IMUX18 CLBLM_R_X5Y95/CLBLM_IMUX28 CLBLM_R_X5Y95/CLBLM_M_B2 CLBLM_R_X5Y95/CLBLM_M_C4 CLBLM_R_X5Y95/CLBLM_WL1END2 CLBLM_R_X7Y96/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y96/CLBLM_L_AQ CLBLM_R_X7Y98/CLBLM_NE2A0 INT_L_X6Y95/WL1BEG2 INT_L_X6Y95/WL1END3 INT_L_X6Y96/WL1END_N1_3 INT_L_X8Y97/NE2END_S3_0 INT_L_X8Y98/IMUX_L16 INT_L_X8Y98/NE2END0 INT_R_X5Y95/FAN_ALT1 INT_R_X5Y95/FAN_BOUNCE1 INT_R_X5Y95/IMUX18 INT_R_X5Y95/IMUX28 INT_R_X5Y95/WL1END2 INT_R_X7Y95/WL1BEG3 INT_R_X7Y96/LOGIC_OUTS0 INT_R_X7Y96/NR1BEG0 INT_R_X7Y96/WL1BEG_N3 INT_R_X7Y97/NE2BEG0 INT_R_X7Y97/NR1END0 INT_R_X7Y98/NE2A0 VBRK_X18Y99/VBRK_WL1END2 
pips: CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y96/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X6Y95/INT_L.WL1END3->>WL1BEG2 INT_L_X8Y98/INT_L.NE2END0->>IMUX_L16 INT_R_X5Y95/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y95/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X5Y95/INT_R.WL1END2->>FAN_ALT1 INT_R_X5Y95/INT_R.WL1END2->>IMUX28 INT_R_X7Y96/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X7Y96/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X7Y97/INT_R.NR1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[12] - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_SW4END2 BRAM_L_X6Y90/BRAM_SW2A0_2 BRAM_L_X6Y95/BRAM_SW4END2_0 CLBLM_L_X8Y98/CLBLM_IMUX30 CLBLM_L_X8Y98/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y98/CLBLM_L_AQ CLBLM_L_X8Y98/CLBLM_L_C5 CLBLM_L_X8Y98/CLBLM_SW4A0 CLBLM_L_X8Y99/CLBLM_NW2A3 CLBLM_R_X5Y92/CLBLM_IMUX33 CLBLM_R_X5Y92/CLBLM_L_C1 CLBLM_R_X5Y92/CLBLM_SW2A0 CLBLM_R_X5Y94/CLBLM_IMUX31 CLBLM_R_X5Y94/CLBLM_M_C5 CLBLM_R_X5Y95/CLBLM_SW4END2 CLBLM_R_X7Y98/CLBLM_SW4A0 CLBLM_R_X7Y99/CLBLM_NW2A3 INT_L_X6Y92/SW2A0 INT_L_X6Y93/SL1END0 INT_L_X6Y93/SW2BEG0 INT_L_X6Y94/SL1BEG0 INT_L_X6Y94/SW6END0 INT_L_X6Y95/SW6E2 INT_L_X6Y96/SW6D2 INT_L_X6Y97/SW6C2 INT_L_X6Y98/SW6B2 INT_L_X6Y99/SW6A2 INT_L_X8Y98/IMUX_L30 INT_L_X8Y98/LOGIC_OUTS_L0 INT_L_X8Y98/NL1BEG_N3 INT_L_X8Y98/NW2BEG3 INT_L_X8Y98/SW6BEG0 INT_L_X8Y99/NW2A3 INT_R_X5Y92/IMUX33 INT_R_X5Y92/SW2END0 INT_R_X5Y94/IMUX31 INT_R_X5Y94/SR1END3 INT_R_X5Y95/SR1BEG3 INT_R_X5Y95/SR1END_N3_3 INT_R_X5Y95/SW6END2 INT_R_X7Y94/SW6E0 INT_R_X7Y95/SW6D0 INT_R_X7Y96/SW6C0 INT_R_X7Y97/SW6B0 INT_R_X7Y98/SW6A0 INT_R_X7Y99/NW2END3 INT_R_X7Y99/SW6BEG2 VBRK_X18Y96/VBRK_SW2A0 VBRK_X18Y99/VBRK_SW4END2 
pips: CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y98/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X6Y93/INT_L.SL1END0->>SW2BEG0 INT_L_X6Y94/INT_L.SW6END0->>SL1BEG0 INT_L_X8Y98/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X8Y98/INT_L.LOGIC_OUTS_L0->>SW6BEG0 INT_L_X8Y98/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X8Y98/INT_L.NL1BEG_N3->>NW2BEG3 INT_R_X5Y92/INT_R.SW2END0->>IMUX33 INT_R_X5Y94/INT_R.SR1END3->>IMUX31 INT_R_X5Y95/INT_R.SW6END2->>SR1BEG3 INT_R_X7Y99/INT_R.NW2END3->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[13] - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WW2END2 BRAM_L_X6Y90/BRAM_WW2END2_4 CLBLM_R_X5Y94/CLBLM_IMUX38 CLBLM_R_X5Y94/CLBLM_M_D3 CLBLM_R_X5Y94/CLBLM_WW2END2 CLBLM_R_X5Y95/CLBLM_IMUX20 CLBLM_R_X5Y95/CLBLM_L_C2 CLBLM_R_X7Y94/CLBLM_IMUX4 CLBLM_R_X7Y94/CLBLM_M_A6 CLBLM_R_X7Y96/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y96/CLBLM_L_CQ INT_L_X6Y94/WW2A2 INT_R_X5Y94/IMUX38 INT_R_X5Y94/NL1BEG2 INT_R_X5Y94/WW2END2 INT_R_X5Y95/IMUX20 INT_R_X5Y95/NL1END2 INT_R_X7Y94/IMUX4 INT_R_X7Y94/SL1END2 INT_R_X7Y94/WW2BEG2 INT_R_X7Y95/SL1BEG2 INT_R_X7Y95/SL1END2 INT_R_X7Y96/LOGIC_OUTS2 INT_R_X7Y96/SL1BEG2 VBRK_X18Y98/VBRK_WW2END2 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y96/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X5Y94/INT_R.WW2END2->>IMUX38 INT_R_X5Y94/INT_R.WW2END2->>NL1BEG2 INT_R_X5Y95/INT_R.NL1END2->>IMUX20 INT_R_X7Y94/INT_R.SL1END2->>IMUX4 INT_R_X7Y94/INT_R.SL1END2->>WW2BEG2 INT_R_X7Y95/INT_R.SL1END2->>SL1BEG2 INT_R_X7Y96/INT_R.LOGIC_OUTS2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[14] - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_SW2A3 BRAM_L_X6Y90/BRAM_SW2A3_2 BRAM_L_X6Y90/BRAM_SW2A3_4 CLBLM_R_X5Y92/CLBLM_IMUX46 CLBLM_R_X5Y92/CLBLM_L_D5 CLBLM_R_X5Y92/CLBLM_SW2A3 CLBLM_R_X5Y94/CLBLM_SW2A3 CLBLM_R_X5Y95/CLBLM_IMUX0 CLBLM_R_X5Y95/CLBLM_L_A3 CLBLM_R_X7Y96/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y96/CLBLM_L_DQ CLBLM_R_X7Y98/CLBLM_IMUX30 CLBLM_R_X7Y98/CLBLM_L_C5 INT_L_X6Y92/SW2A3 INT_L_X6Y93/SS2END3 INT_L_X6Y93/SW2BEG3 INT_L_X6Y94/SS2A3 INT_L_X6Y94/SS2END_N0_3 INT_L_X6Y94/SW2A3 INT_L_X6Y95/SS2BEG3 INT_L_X6Y95/SW2BEG3 INT_L_X6Y95/SW2END3 INT_L_X6Y96/SW2END_N0_3 INT_R_X5Y92/IMUX46 INT_R_X5Y92/SW2END3 INT_R_X5Y93/SW2END_N0_3 INT_R_X5Y94/SW2END3 INT_R_X5Y95/IMUX0 INT_R_X5Y95/SW2END_N0_3 INT_R_X7Y95/SW2A3 INT_R_X7Y96/LOGIC_OUTS3 INT_R_X7Y96/NN2BEG3 INT_R_X7Y96/SW2BEG3 INT_R_X7Y97/NN2A3 INT_R_X7Y98/IMUX30 INT_R_X7Y98/NN2END3 VBRK_X18Y96/VBRK_SW2A3 VBRK_X18Y98/VBRK_SW2A3 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y96/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X6Y93/INT_L.SS2END3->>SW2BEG3 INT_L_X6Y95/INT_L.SW2END3->>SS2BEG3 INT_L_X6Y95/INT_L.SW2END3->>SW2BEG3 INT_R_X5Y92/INT_R.SW2END3->>IMUX46 INT_R_X5Y95/INT_R.SW2END_N0_3->>IMUX0 INT_R_X7Y96/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X7Y96/INT_R.LOGIC_OUTS3->>SW2BEG3 INT_R_X7Y98/INT_R.NN2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[15] - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_SW2A2 BRAM_L_X6Y90/BRAM_SW2A2_4 CLBLM_R_X5Y94/CLBLM_IMUX13 CLBLM_R_X5Y94/CLBLM_IMUX6 CLBLM_R_X5Y94/CLBLM_L_A1 CLBLM_R_X5Y94/CLBLM_L_B6 CLBLM_R_X5Y94/CLBLM_SW2A2 CLBLM_R_X7Y97/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y97/CLBLM_L_CQ CLBLM_R_X7Y98/CLBLM_IMUX37 CLBLM_R_X7Y98/CLBLM_L_D4 INT_L_X6Y94/SW2A2 INT_L_X6Y95/SL1END2 INT_L_X6Y95/SW2BEG2 INT_L_X6Y96/SL1BEG2 INT_L_X6Y96/SW2END2 INT_R_X5Y94/IMUX13 INT_R_X5Y94/IMUX6 INT_R_X5Y94/SW2END2 INT_R_X7Y96/SW2A2 INT_R_X7Y97/LOGIC_OUTS2 INT_R_X7Y97/NR1BEG2 INT_R_X7Y97/SW2BEG2 INT_R_X7Y98/IMUX37 INT_R_X7Y98/NR1END2 VBRK_X18Y98/VBRK_SW2A2 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y97/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X6Y95/INT_L.SL1END2->>SW2BEG2 INT_L_X6Y96/INT_L.SW2END2->>SL1BEG2 INT_R_X5Y94/INT_R.SW2END2->>IMUX13 INT_R_X5Y94/INT_R.SW2END2->>IMUX6 INT_R_X7Y97/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X7Y97/INT_R.LOGIC_OUTS2->>SW2BEG2 INT_R_X7Y98/INT_R.NR1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[1] - 
wires: CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y90/CLBLM_M_BQ CLBLM_L_X8Y91/CLBLM_NW2A1 CLBLM_L_X8Y92/CLBLM_IMUX9 CLBLM_L_X8Y92/CLBLM_L_A5 CLBLM_R_X7Y91/CLBLM_IMUX17 CLBLM_R_X7Y91/CLBLM_IMUX38 CLBLM_R_X7Y91/CLBLM_M_B3 CLBLM_R_X7Y91/CLBLM_M_D3 CLBLM_R_X7Y91/CLBLM_NW2A1 INT_L_X8Y90/LOGIC_OUTS_L5 INT_L_X8Y90/NE2BEG1 INT_L_X8Y90/NW2BEG1 INT_L_X8Y91/NE2A1 INT_L_X8Y91/NW2A1 INT_L_X8Y92/IMUX_L9 INT_L_X8Y92/NW2END1 INT_R_X7Y91/BYP_ALT4 INT_R_X7Y91/BYP_BOUNCE4 INT_R_X7Y91/IMUX17 INT_R_X7Y91/IMUX38 INT_R_X7Y91/NW2END1 INT_R_X9Y91/NE2END1 INT_R_X9Y91/NW2BEG1 INT_R_X9Y92/NW2A1 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X8Y90/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_L_X8Y90/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X8Y92/INT_L.NW2END1->>IMUX_L9 INT_R_X7Y91/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y91/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X7Y91/INT_R.NW2END1->>BYP_ALT4 INT_R_X7Y91/INT_R.NW2END1->>IMUX17 INT_R_X9Y91/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_NW4END0 BRAM_L_X6Y90/BRAM_SW2A0_1 BRAM_L_X6Y95/BRAM_NW4END0_1 CLBLM_R_X5Y91/CLBLM_IMUX25 CLBLM_R_X5Y91/CLBLM_L_B5 CLBLM_R_X5Y91/CLBLM_SW2A0 CLBLM_R_X5Y95/CLBLM_IMUX9 CLBLM_R_X5Y95/CLBLM_L_A5 CLBLM_R_X5Y96/CLBLM_NW4END0 CLBLM_R_X7Y91/CLBLM_IMUX41 CLBLM_R_X7Y91/CLBLM_L_D1 CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y92/CLBLM_M_AQ INT_L_X6Y91/SW2A0 INT_L_X6Y92/NW6A0 INT_L_X6Y92/SW2BEG0 INT_L_X6Y92/WR1END1 INT_L_X6Y93/NW6B0 INT_L_X6Y94/NW6C0 INT_L_X6Y95/NW6D0 INT_L_X6Y96/NW6E0 INT_R_X5Y91/IMUX25 INT_R_X5Y91/SW2END0 INT_R_X5Y95/IMUX9 INT_R_X5Y95/NW6END_S0_0 INT_R_X5Y95/SR1BEG_S0 INT_R_X5Y96/NW6END0 INT_R_X7Y91/IMUX41 INT_R_X7Y91/SL1END0 INT_R_X7Y92/LOGIC_OUTS4 INT_R_X7Y92/NW6BEG0 INT_R_X7Y92/SL1BEG0 INT_R_X7Y92/WR1BEG1 VBRK_X18Y100/VBRK_NW4END0 VBRK_X18Y95/VBRK_SW2A0 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y92/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X6Y92/INT_L.WR1END1->>SW2BEG0 INT_R_X5Y91/INT_R.SW2END0->>IMUX25 INT_R_X5Y95/INT_R.NW6END_S0_0->>SR1BEG_S0 INT_R_X5Y95/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y91/INT_R.SL1END0->>IMUX41 INT_R_X7Y92/INT_R.LOGIC_OUTS4->>NW6BEG0 INT_R_X7Y92/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X7Y92/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[3] - 
wires: CLBLM_R_X7Y90/CLBLM_IMUX1 CLBLM_R_X7Y90/CLBLM_IMUX33 CLBLM_R_X7Y90/CLBLM_L_C1 CLBLM_R_X7Y90/CLBLM_M_A3 CLBLM_R_X7Y91/CLBLM_IMUX29 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y91/CLBLM_M_AQ CLBLM_R_X7Y91/CLBLM_M_C2 INT_R_X7Y89/NR1BEG0 INT_R_X7Y89/SS2END0 INT_R_X7Y90/IMUX1 INT_R_X7Y90/IMUX33 INT_R_X7Y90/NR1END0 INT_R_X7Y90/SS2A0 INT_R_X7Y91/IMUX29 INT_R_X7Y91/LOGIC_OUTS4 INT_R_X7Y91/NL1BEG_N3 INT_R_X7Y91/SS2BEG0 
pips: CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y91/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X7Y89/INT_R.SS2END0->>NR1BEG0 INT_R_X7Y90/INT_R.NR1END0->>IMUX1 INT_R_X7Y90/INT_R.NR1END0->>IMUX33 INT_R_X7Y91/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X7Y91/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X7Y91/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[4] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_SW2A1 BRAM_L_X6Y90/BRAM_SW2A1_1 CLBLM_L_X8Y92/CLBLM_EL1BEG0 CLBLM_L_X8Y92/CLBLM_IMUX17 CLBLM_L_X8Y92/CLBLM_M_B3 CLBLM_R_X5Y90/CLBLM_IMUX3 CLBLM_R_X5Y90/CLBLM_L_A2 CLBLM_R_X5Y91/CLBLM_IMUX34 CLBLM_R_X5Y91/CLBLM_L_C6 CLBLM_R_X5Y91/CLBLM_SW2A1 CLBLM_R_X7Y92/CLBLM_EL1BEG0 CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y92/CLBLM_M_BQ INT_L_X6Y91/SW2A1 INT_L_X6Y92/SW2BEG1 INT_L_X6Y92/WR1END2 INT_L_X8Y91/EL1END_S3_0 INT_L_X8Y92/EL1END0 INT_L_X8Y92/IMUX_L17 INT_R_X5Y90/IMUX3 INT_R_X5Y90/SL1END1 INT_R_X5Y91/IMUX34 INT_R_X5Y91/SL1BEG1 INT_R_X5Y91/SW2END1 INT_R_X7Y92/EL1BEG0 INT_R_X7Y92/LOGIC_OUTS5 INT_R_X7Y92/WR1BEG2 VBRK_X18Y95/VBRK_SW2A1 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y92/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X6Y92/INT_L.WR1END2->>SW2BEG1 INT_L_X8Y92/INT_L.EL1END0->>IMUX_L17 INT_R_X5Y90/INT_R.SL1END1->>IMUX3 INT_R_X5Y91/INT_R.SW2END1->>IMUX34 INT_R_X5Y91/INT_R.SW2END1->>SL1BEG1 INT_R_X7Y92/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X7Y92/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[5] - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_WW2END3 BRAM_L_X6Y85/BRAM_WW2END3_4 CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y90/CLBLM_M_CQ CLBLM_L_X8Y90/CLBLM_WL1END1 CLBLM_L_X8Y90/CLBLM_WR1END3 CLBLM_L_X8Y91/CLBLM_EL1BEG1 CLBLM_L_X8Y91/CLBLM_IMUX18 CLBLM_L_X8Y91/CLBLM_M_B2 CLBLM_R_X5Y89/CLBLM_IMUX27 CLBLM_R_X5Y89/CLBLM_M_B4 CLBLM_R_X5Y89/CLBLM_WW2END3 CLBLM_R_X7Y90/CLBLM_IMUX12 CLBLM_R_X7Y90/CLBLM_M_B6 CLBLM_R_X7Y90/CLBLM_WL1END1 CLBLM_R_X7Y90/CLBLM_WR1END3 CLBLM_R_X7Y91/CLBLM_EL1BEG1 INT_L_X6Y89/WW2A3 INT_L_X8Y90/LOGIC_OUTS_L6 INT_L_X8Y90/WL1BEG1 INT_L_X8Y90/WR1BEG3 INT_L_X8Y91/EL1END1 INT_L_X8Y91/IMUX_L18 INT_R_X5Y89/FAN_ALT3 INT_R_X5Y89/FAN_BOUNCE3 INT_R_X5Y89/IMUX27 INT_R_X5Y89/WW2END3 INT_R_X5Y90/WW2END_N0_3 INT_R_X7Y89/SR1END3 INT_R_X7Y89/WW2BEG3 INT_R_X7Y90/IMUX12 INT_R_X7Y90/NL1BEG2 INT_R_X7Y90/SR1BEG3 INT_R_X7Y90/SR1END_N3_3 INT_R_X7Y90/WL1END1 INT_R_X7Y90/WR1END3 INT_R_X7Y91/EL1BEG1 INT_R_X7Y91/NL1END2 VBRK_X18Y93/VBRK_WW2END3 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X8Y90/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_L_X8Y90/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_L_X8Y91/INT_L.EL1END1->>IMUX_L18 INT_R_X5Y89/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y89/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X5Y89/INT_R.WW2END3->>FAN_ALT3 INT_R_X7Y89/INT_R.SR1END3->>WW2BEG3 INT_R_X7Y90/INT_R.WL1END1->>IMUX12 INT_R_X7Y90/INT_R.WR1END3->>NL1BEG2 INT_R_X7Y90/INT_R.WR1END3->>SR1BEG3 INT_R_X7Y91/INT_R.NL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WR1END3 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WR1END3 BRAM_L_X6Y90/BRAM_WR1END3_2 BRAM_L_X6Y90/BRAM_WR1END3_4 CLBLM_L_X8Y92/CLBLM_EE2BEG2 CLBLM_L_X8Y92/CLBLM_IMUX29 CLBLM_L_X8Y92/CLBLM_M_C2 CLBLM_R_X5Y91/CLBLM_IMUX39 CLBLM_R_X5Y91/CLBLM_L_D3 CLBLM_R_X5Y92/CLBLM_WR1END3 CLBLM_R_X5Y94/CLBLM_IMUX29 CLBLM_R_X5Y94/CLBLM_M_C2 CLBLM_R_X5Y94/CLBLM_WR1END3 CLBLM_R_X7Y92/CLBLM_EE2BEG2 CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y92/CLBLM_M_CQ INT_L_X6Y92/NN2BEG2 INT_L_X6Y92/WL1END1 INT_L_X6Y92/WR1BEG3 INT_L_X6Y93/NN2A2 INT_L_X6Y94/NN2END2 INT_L_X6Y94/WR1BEG3 INT_L_X8Y92/EE2A2 INT_L_X8Y92/IMUX_L29 INT_L_X8Y92/WR1END3 INT_R_X5Y91/IMUX39 INT_R_X5Y91/SR1END3 INT_R_X5Y92/SR1BEG3 INT_R_X5Y92/SR1END_N3_3 INT_R_X5Y92/WR1END3 INT_R_X5Y94/IMUX29 INT_R_X5Y94/WR1END3 INT_R_X7Y92/EE2BEG2 INT_R_X7Y92/LOGIC_OUTS6 INT_R_X7Y92/WL1BEG1 INT_R_X9Y92/EE2END2 INT_R_X9Y92/WR1BEG3 VBRK_X18Y96/VBRK_WR1END3 VBRK_X18Y98/VBRK_WR1END3 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y92/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X6Y92/INT_L.WL1END1->>NN2BEG2 INT_L_X6Y92/INT_L.WL1END1->>WR1BEG3 INT_L_X6Y94/INT_L.NN2END2->>WR1BEG3 INT_L_X8Y92/INT_L.WR1END3->>IMUX_L29 INT_R_X5Y91/INT_R.SR1END3->>IMUX39 INT_R_X5Y92/INT_R.WR1END3->>SR1BEG3 INT_R_X5Y94/INT_R.WR1END3->>IMUX29 INT_R_X7Y92/INT_R.LOGIC_OUTS6->>EE2BEG2 INT_R_X7Y92/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X9Y92/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[7] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_WR1END1 BRAM_L_X6Y90/BRAM_WR1END1_0 CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y90/CLBLM_M_DQ CLBLM_L_X8Y91/CLBLM_EL1BEG2 CLBLM_L_X8Y91/CLBLM_IMUX28 CLBLM_L_X8Y91/CLBLM_M_C4 CLBLM_L_X8Y91/CLBLM_NW2A3 CLBLM_L_X8Y91/CLBLM_WR1END0 CLBLM_R_X5Y90/CLBLM_IMUX19 CLBLM_R_X5Y90/CLBLM_L_B2 CLBLM_R_X5Y90/CLBLM_WR1END1 CLBLM_R_X7Y91/CLBLM_EL1BEG2 CLBLM_R_X7Y91/CLBLM_IMUX8 CLBLM_R_X7Y91/CLBLM_M_A5 CLBLM_R_X7Y91/CLBLM_NW2A3 CLBLM_R_X7Y91/CLBLM_WR1END0 INT_L_X6Y89/WL1END3 INT_L_X6Y90/WL1END_N1_3 INT_L_X6Y90/WR1BEG1 INT_L_X8Y90/LOGIC_OUTS_L7 INT_L_X8Y90/NW2BEG3 INT_L_X8Y90/WR1BEG_S0 INT_L_X8Y91/EL1END2 INT_L_X8Y91/IMUX_L28 INT_L_X8Y91/NW2A3 INT_L_X8Y91/WR1BEG0 INT_R_X5Y90/IMUX19 INT_R_X5Y90/WR1END1 INT_R_X7Y89/WL1BEG3 INT_R_X7Y90/SR1BEG_S0 INT_R_X7Y90/WL1BEG_N3 INT_R_X7Y90/WR1END_S1_0 INT_R_X7Y91/EL1BEG2 INT_R_X7Y91/IMUX8 INT_R_X7Y91/NW2END3 INT_R_X7Y91/WR1END0 VBRK_X18Y94/VBRK_WR1END1 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X6Y90/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X8Y90/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_L_X8Y90/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_L_X8Y91/INT_L.EL1END2->>IMUX_L28 INT_R_X5Y90/INT_R.WR1END1->>IMUX19 INT_R_X7Y90/INT_R.SR1BEG_S0->>WL1BEG_N3 INT_R_X7Y90/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X7Y91/INT_R.NW2END3->>EL1BEG2 INT_R_X7Y91/INT_R.WR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[8] - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_NW2A1 BRAM_L_X6Y90/BRAM_SW2A1_2 BRAM_L_X6Y95/BRAM_NW2A1_0 CLBLM_R_X5Y92/CLBLM_IMUX3 CLBLM_R_X5Y92/CLBLM_L_A2 CLBLM_R_X5Y92/CLBLM_SW2A1 CLBLM_R_X5Y95/CLBLM_IMUX2 CLBLM_R_X5Y95/CLBLM_IMUX25 CLBLM_R_X5Y95/CLBLM_L_B5 CLBLM_R_X5Y95/CLBLM_M_A2 CLBLM_R_X5Y95/CLBLM_NW2A1 CLBLM_R_X7Y94/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y94/CLBLM_L_AQ INT_L_X6Y92/SW2A1 INT_L_X6Y93/SR1END1 INT_L_X6Y93/SW2BEG1 INT_L_X6Y94/NW2BEG1 INT_L_X6Y94/SR1BEG1 INT_L_X6Y94/WR1END1 INT_L_X6Y95/NW2A1 INT_R_X5Y92/IMUX3 INT_R_X5Y92/SW2END1 INT_R_X5Y95/IMUX2 INT_R_X5Y95/IMUX25 INT_R_X5Y95/NW2END1 INT_R_X7Y94/LOGIC_OUTS0 INT_R_X7Y94/WR1BEG1 VBRK_X18Y96/VBRK_SW2A1 VBRK_X18Y99/VBRK_NW2A1 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X6Y93/INT_L.SR1END1->>SW2BEG1 INT_L_X6Y94/INT_L.WR1END1->>NW2BEG1 INT_L_X6Y94/INT_L.WR1END1->>SR1BEG1 INT_R_X5Y92/INT_R.SW2END1->>IMUX3 INT_R_X5Y95/INT_R.NW2END1->>IMUX2 INT_R_X5Y95/INT_R.NW2END1->>IMUX25 INT_R_X7Y94/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

DC_reg_n_0_[9] - 
wires: BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_WL1END1 BRAM_L_X6Y90/BRAM_WL1END1_3 CLBLM_L_X8Y93/CLBLM_IMUX35 CLBLM_L_X8Y93/CLBLM_M_C6 CLBLM_L_X8Y93/CLBLM_WR1END2 CLBLM_L_X8Y98/CLBLM_IMUX36 CLBLM_L_X8Y98/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y98/CLBLM_L_BQ CLBLM_L_X8Y98/CLBLM_L_D2 CLBLM_R_X5Y93/CLBLM_IMUX34 CLBLM_R_X5Y93/CLBLM_L_C6 CLBLM_R_X5Y93/CLBLM_WL1END1 CLBLM_R_X7Y93/CLBLM_WR1END2 INT_L_X6Y93/WL1BEG1 INT_L_X6Y93/WR1END3 INT_L_X8Y92/NR1BEG1 INT_L_X8Y92/SS6END1 INT_L_X8Y93/IMUX_L35 INT_L_X8Y93/NR1END1 INT_L_X8Y93/SS6E1 INT_L_X8Y93/WR1BEG2 INT_L_X8Y94/SS6D1 INT_L_X8Y95/SS6C1 INT_L_X8Y96/SS6B1 INT_L_X8Y97/SE2A1 INT_L_X8Y97/SS6A1 INT_L_X8Y98/IMUX_L36 INT_L_X8Y98/LOGIC_OUTS_L1 INT_L_X8Y98/SE2BEG1 INT_L_X8Y98/SS6BEG1 INT_L_X8Y98/WR1END2 INT_R_X5Y93/IMUX34 INT_R_X5Y93/WL1END1 INT_R_X7Y93/WR1BEG3 INT_R_X7Y93/WR1END2 INT_R_X9Y97/NR1BEG1 INT_R_X9Y97/SE2END1 INT_R_X9Y98/NR1END1 INT_R_X9Y98/WR1BEG2 VBRK_X18Y97/VBRK_WL1END1 
pips: CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y98/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X6Y93/INT_L.WR1END3->>WL1BEG1 INT_L_X8Y92/INT_L.SS6END1->>NR1BEG1 INT_L_X8Y93/INT_L.NR1END1->>IMUX_L35 INT_L_X8Y93/INT_L.NR1END1->>WR1BEG2 INT_L_X8Y98/INT_L.LOGIC_OUTS_L1->>SE2BEG1 INT_L_X8Y98/INT_L.LOGIC_OUTS_L1->>SS6BEG1 INT_L_X8Y98/INT_L.WR1END2->>IMUX_L36 INT_R_X5Y93/INT_R.WL1END1->>IMUX34 INT_R_X7Y93/INT_R.WR1END2->>WR1BEG3 INT_R_X9Y97/INT_R.SE2END1->>NR1BEG1 INT_R_X9Y98/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a0_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_even_0/minus_one_0/G_5[13] - 
wires: CLBLM_L_X10Y96/CLBLM_IMUX46 CLBLM_L_X10Y96/CLBLM_L_D5 CLBLM_L_X10Y96/CLBLM_WW2A2 CLBLM_L_X10Y97/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y97/CLBLM_M_B CLBLM_L_X8Y96/CLBLM_IMUX45 CLBLM_L_X8Y96/CLBLM_M_D2 CLBLM_L_X8Y97/CLBLM_NW2A3 CLBLM_R_X7Y97/CLBLM_IMUX37 CLBLM_R_X7Y97/CLBLM_L_D4 CLBLM_R_X7Y97/CLBLM_NW2A3 DSP_R_X9Y95/DSP_WW2A2_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_WW2A2 INT_L_X10Y96/IMUX_L46 INT_L_X10Y96/SR1END2 INT_L_X10Y96/WW2BEG2 INT_L_X10Y97/LOGIC_OUTS_L13 INT_L_X10Y97/SR1BEG2 INT_L_X8Y96/IMUX_L45 INT_L_X8Y96/NW2BEG3 INT_L_X8Y96/WW2END2 INT_L_X8Y97/NW2A3 INT_R_X7Y97/IMUX37 INT_R_X7Y97/NW2END3 INT_R_X9Y96/WW2A2 VBRK_X29Y100/VBRK_WW2A2 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X10Y97/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X10Y96/INT_L.SR1END2->>IMUX_L46 INT_L_X10Y96/INT_L.SR1END2->>WW2BEG2 INT_L_X10Y97/INT_L.LOGIC_OUTS_L13->>SR1BEG2 INT_L_X8Y96/INT_L.WW2END2->>IMUX_L45 INT_L_X8Y96/INT_L.WW2END2->>NW2BEG3 INT_R_X7Y97/INT_R.NW2END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

divisor_reg_n_0_[15] - 
wires: CLBLM_L_X10Y96/CLBLM_IMUX41 CLBLM_L_X10Y96/CLBLM_L_D1 CLBLM_L_X10Y96/CLBLM_SE2A0 CLBLM_L_X10Y98/CLBLM_IMUX8 CLBLM_L_X10Y98/CLBLM_M_A5 CLBLM_L_X10Y98/CLBLM_NE2A0 CLBLM_L_X8Y96/CLBLM_IMUX38 CLBLM_L_X8Y96/CLBLM_M_D3 CLBLM_L_X8Y96/CLBLM_SE2A3 CLBLM_R_X7Y96/CLBLM_SE2A3 CLBLM_R_X7Y97/CLBLM_IMUX39 CLBLM_R_X7Y97/CLBLM_L_D3 CLBLM_R_X7Y98/CLBLM_IMUX36 CLBLM_R_X7Y98/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y98/CLBLM_L_CQ CLBLM_R_X7Y98/CLBLM_L_D2 DSP_R_X9Y95/DSP_NE2A0_3 DSP_R_X9Y95/DSP_SE2A0_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_SE2A0 INT_INTERFACE_R_X9Y98/INT_INTERFACE_NE2A0 INT_L_X10Y96/IMUX_L41 INT_L_X10Y96/SE2END0 INT_L_X10Y97/NE2END_S3_0 INT_L_X10Y98/IMUX_L8 INT_L_X10Y98/NE2END0 INT_L_X8Y96/ER1BEG_S0 INT_L_X8Y96/IMUX_L38 INT_L_X8Y96/SE2END3 INT_L_X8Y97/ER1BEG0 INT_R_X7Y96/SE2A3 INT_R_X7Y97/IMUX39 INT_R_X7Y97/SE2BEG3 INT_R_X7Y97/SR1END3 INT_R_X7Y98/IMUX36 INT_R_X7Y98/LOGIC_OUTS2 INT_R_X7Y98/SR1BEG3 INT_R_X7Y98/SR1END_N3_3 INT_R_X9Y96/SE2A0 INT_R_X9Y97/ER1END0 INT_R_X9Y97/NE2BEG0 INT_R_X9Y97/SE2BEG0 INT_R_X9Y98/NE2A0 VBRK_X29Y100/VBRK_SE2A0 VBRK_X29Y102/VBRK_NE2A0 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y98/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y96/INT_L.SE2END0->>IMUX_L41 INT_L_X10Y98/INT_L.NE2END0->>IMUX_L8 INT_L_X8Y96/INT_L.SE2END3->>ER1BEG_S0 INT_L_X8Y96/INT_L.SE2END3->>IMUX_L38 INT_R_X7Y97/INT_R.SR1END3->>IMUX39 INT_R_X7Y97/INT_R.SR1END3->>SE2BEG3 INT_R_X7Y98/INT_R.LOGIC_OUTS2->>IMUX36 INT_R_X7Y98/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X9Y97/INT_R.ER1END0->>NE2BEG0 INT_R_X9Y97/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

down_clocking_odd_0/ct_0_reg[14] - 
wires: BRKH_INT_X8Y99/BRKH_INT_SS2A2 CLBLM_L_X8Y100/CLBLM_IMUX29 CLBLM_L_X8Y100/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y100/CLBLM_M_C2 CLBLM_L_X8Y100/CLBLM_M_CQ CLBLM_L_X8Y96/CLBLM_IMUX44 CLBLM_L_X8Y96/CLBLM_M_D4 INT_L_X8Y100/IMUX_L29 INT_L_X8Y100/LOGIC_OUTS_L6 INT_L_X8Y100/SS2BEG2 INT_L_X8Y96/IMUX_L44 INT_L_X8Y96/SS2END2 INT_L_X8Y97/SS2A2 INT_L_X8Y98/SS2BEG2 INT_L_X8Y98/SS2END2 INT_L_X8Y99/SS2A2 
pips: CLBLM_L_X8Y100/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y100/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X8Y100/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X8Y100/INT_L.LOGIC_OUTS_L6->>SS2BEG2 INT_L_X8Y96/INT_L.SS2END2->>IMUX_L44 INT_L_X8Y98/INT_L.SS2END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_odd_0/ct_0_reg[15] - 
wires: BRKH_INT_X7Y99/BRKH_INT_SW6B3 CLBLM_L_X8Y100/CLBLM_IMUX38 CLBLM_L_X8Y100/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y100/CLBLM_M_D3 CLBLM_L_X8Y100/CLBLM_M_DQ CLBLM_L_X8Y100/CLBLM_SW4A3 CLBLM_L_X8Y96/CLBLM_IMUX40 CLBLM_L_X8Y96/CLBLM_M_D1 CLBLM_L_X8Y96/CLBLM_SE2A0 CLBLM_R_X7Y100/CLBLM_SW4A3 CLBLM_R_X7Y96/CLBLM_SE2A0 INT_L_X6Y96/ER1BEG_S0 INT_L_X6Y96/SW6END3 INT_L_X6Y97/ER1BEG0 INT_L_X6Y97/SW6END_N0_3 INT_L_X8Y100/IMUX_L38 INT_L_X8Y100/LOGIC_OUTS_L7 INT_L_X8Y100/SW6BEG3 INT_L_X8Y96/IMUX_L40 INT_L_X8Y96/SE2END0 INT_R_X7Y100/SW6A3 INT_R_X7Y96/SE2A0 INT_R_X7Y96/SW6E3 INT_R_X7Y97/ER1END0 INT_R_X7Y97/SE2BEG0 INT_R_X7Y97/SW6D3 INT_R_X7Y98/SW6C3 INT_R_X7Y99/SW6B3 
pips: CLBLM_L_X8Y100/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y100/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X6Y96/INT_L.SW6END3->>ER1BEG_S0 INT_L_X8Y100/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X8Y100/INT_L.LOGIC_OUTS_L7->>SW6BEG3 INT_L_X8Y96/INT_L.SE2END0->>IMUX_L40 INT_R_X7Y97/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a0_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

divisor_reg_n_0_[13] - 
wires: CLBLM_L_X10Y96/CLBLM_EE2A2 CLBLM_L_X10Y96/CLBLM_IMUX21 CLBLM_L_X10Y96/CLBLM_IMUX28 CLBLM_L_X10Y96/CLBLM_L_C4 CLBLM_L_X10Y96/CLBLM_M_C4 CLBLM_L_X10Y97/CLBLM_EE2A1 CLBLM_L_X10Y97/CLBLM_IMUX18 CLBLM_L_X10Y97/CLBLM_M_B2 CLBLM_L_X8Y94/CLBLM_SW2A3 CLBLM_L_X8Y96/CLBLM_IMUX29 CLBLM_L_X8Y96/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y96/CLBLM_M_C2 CLBLM_L_X8Y96/CLBLM_M_CQ CLBLM_L_X8Y97/CLBLM_WR1END2 CLBLM_R_X7Y94/CLBLM_IMUX7 CLBLM_R_X7Y94/CLBLM_M_A1 CLBLM_R_X7Y94/CLBLM_SW2A3 CLBLM_R_X7Y97/CLBLM_IMUX20 CLBLM_R_X7Y97/CLBLM_L_C2 CLBLM_R_X7Y97/CLBLM_WR1END2 DSP_R_X9Y95/DSP_EE2A1_2 DSP_R_X9Y95/DSP_EE2A2_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_EE2A2 INT_INTERFACE_R_X9Y97/INT_INTERFACE_EE2A1 INT_L_X10Y96/EE2END2 INT_L_X10Y96/IMUX_L21 INT_L_X10Y96/IMUX_L28 INT_L_X10Y97/EE2END1 INT_L_X10Y97/IMUX_L18 INT_L_X8Y94/SW2A3 INT_L_X8Y95/SR1END3 INT_L_X8Y95/SW2BEG3 INT_L_X8Y96/EE2BEG2 INT_L_X8Y96/IMUX_L29 INT_L_X8Y96/LOGIC_OUTS_L6 INT_L_X8Y96/NL1BEG1 INT_L_X8Y96/SR1BEG3 INT_L_X8Y96/SR1END_N3_3 INT_L_X8Y97/EE2BEG1 INT_L_X8Y97/NL1END1 INT_L_X8Y97/WR1BEG2 INT_R_X7Y94/IMUX7 INT_R_X7Y94/SW2END3 INT_R_X7Y95/SW2END_N0_3 INT_R_X7Y97/IMUX20 INT_R_X7Y97/WR1END2 INT_R_X9Y96/EE2A2 INT_R_X9Y97/EE2A1 VBRK_X29Y100/VBRK_EE2A2 VBRK_X29Y101/VBRK_EE2A1 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y96/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X10Y96/INT_L.EE2END2->>IMUX_L21 INT_L_X10Y96/INT_L.EE2END2->>IMUX_L28 INT_L_X10Y97/INT_L.EE2END1->>IMUX_L18 INT_L_X8Y95/INT_L.SR1END3->>SW2BEG3 INT_L_X8Y96/INT_L.LOGIC_OUTS_L6->>EE2BEG2 INT_L_X8Y96/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X8Y96/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X8Y96/INT_L.LOGIC_OUTS_L6->>SR1BEG3 INT_L_X8Y97/INT_L.NL1END1->>EE2BEG1 INT_L_X8Y97/INT_L.NL1END1->>WR1BEG2 INT_R_X7Y94/INT_R.SW2END3->>IMUX7 INT_R_X7Y97/INT_R.WR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

down_clocking_even_0/minus_one_0/G_5[11] - 
wires: CLBLM_L_X10Y96/CLBLM_IMUX33 CLBLM_L_X10Y96/CLBLM_L_C1 CLBLM_L_X10Y97/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y97/CLBLM_M_A CLBLM_L_X10Y97/CLBLM_WR1END1 CLBLM_L_X8Y96/CLBLM_IMUX31 CLBLM_L_X8Y96/CLBLM_M_C5 CLBLM_L_X8Y98/CLBLM_NW2A0 CLBLM_R_X7Y97/CLBLM_IMUX23 CLBLM_R_X7Y97/CLBLM_L_C3 CLBLM_R_X7Y98/CLBLM_NW2A0 DSP_R_X9Y95/DSP_WR1END1_2 INT_INTERFACE_R_X9Y97/INT_INTERFACE_WR1END1 INT_L_X10Y95/FAN_BOUNCE_S3_6 INT_L_X10Y96/FAN_ALT6 INT_L_X10Y96/FAN_BOUNCE6 INT_L_X10Y96/IMUX_L33 INT_L_X10Y96/SR1END1 INT_L_X10Y97/LOGIC_OUTS_L12 INT_L_X10Y97/SR1BEG1 INT_L_X10Y97/WR1BEG1 INT_L_X8Y96/IMUX_L31 INT_L_X8Y96/WL1END3 INT_L_X8Y97/NW2BEG0 INT_L_X8Y97/WL1END_N1_3 INT_L_X8Y98/NW2A0 INT_R_X7Y97/IMUX23 INT_R_X7Y97/NW2END_S0_0 INT_R_X7Y98/NW2END0 INT_R_X9Y96/WL1BEG3 INT_R_X9Y97/WL1BEG_N3 INT_R_X9Y97/WR1END1 VBRK_X29Y101/VBRK_WR1END1 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y97/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X10Y96/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X10Y96/INT_L.FAN_BOUNCE6->>IMUX_L33 INT_L_X10Y96/INT_L.SR1END1->>FAN_ALT6 INT_L_X10Y97/INT_L.LOGIC_OUTS_L12->>SR1BEG1 INT_L_X10Y97/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_L_X8Y96/INT_L.WL1END3->>IMUX_L31 INT_L_X8Y97/INT_L.WL1END_N1_3->>NW2BEG0 INT_R_X7Y97/INT_R.NW2END_S0_0->>IMUX23 INT_R_X9Y97/INT_R.WR1END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

divisor_reg_n_0_[14] - 
wires: CLBLM_L_X10Y96/CLBLM_ER1BEG3 CLBLM_L_X10Y96/CLBLM_IMUX30 CLBLM_L_X10Y96/CLBLM_IMUX31 CLBLM_L_X10Y96/CLBLM_L_C5 CLBLM_L_X10Y96/CLBLM_M_C5 CLBLM_L_X10Y97/CLBLM_IMUX15 CLBLM_L_X10Y97/CLBLM_M_B1 CLBLM_L_X8Y96/CLBLM_IMUX22 CLBLM_L_X8Y96/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y96/CLBLM_M_C3 CLBLM_L_X8Y96/CLBLM_M_DQ CLBLM_L_X8Y97/CLBLM_WR1END0 CLBLM_R_X7Y97/CLBLM_IMUX30 CLBLM_R_X7Y97/CLBLM_L_C5 CLBLM_R_X7Y97/CLBLM_WR1END0 CLBLM_R_X7Y98/CLBLM_IMUX20 CLBLM_R_X7Y98/CLBLM_L_C2 DSP_R_X9Y95/DSP_ER1BEG3_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_ER1BEG3 INT_L_X10Y96/ER1END3 INT_L_X10Y96/IMUX_L30 INT_L_X10Y96/IMUX_L31 INT_L_X10Y96/NR1BEG3 INT_L_X10Y97/ER1END_N3_3 INT_L_X10Y97/IMUX_L15 INT_L_X10Y97/NR1END3 INT_L_X6Y98/EL1BEG2 INT_L_X6Y98/NW2END3 INT_L_X8Y96/EL1BEG2 INT_L_X8Y96/IMUX_L22 INT_L_X8Y96/LOGIC_OUTS_L7 INT_L_X8Y96/WR1BEG_S0 INT_L_X8Y97/WR1BEG0 INT_R_X7Y96/WR1END_S1_0 INT_R_X7Y97/IMUX30 INT_R_X7Y97/NL1BEG_N3 INT_R_X7Y97/NW2BEG3 INT_R_X7Y97/WR1END0 INT_R_X7Y98/EL1END2 INT_R_X7Y98/IMUX20 INT_R_X7Y98/NW2A3 INT_R_X9Y96/EL1END2 INT_R_X9Y96/ER1BEG3 VBRK_X29Y100/VBRK_ER1BEG3 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y96/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X10Y96/INT_L.ER1END3->>IMUX_L30 INT_L_X10Y96/INT_L.ER1END3->>IMUX_L31 INT_L_X10Y96/INT_L.ER1END3->>NR1BEG3 INT_L_X10Y97/INT_L.NR1END3->>IMUX_L15 INT_L_X6Y98/INT_L.NW2END3->>EL1BEG2 INT_L_X8Y96/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_L_X8Y96/INT_L.LOGIC_OUTS_L7->>IMUX_L22 INT_L_X8Y96/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_R_X7Y97/INT_R.NL1BEG_N3->>IMUX30 INT_R_X7Y97/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X7Y97/INT_R.WR1END0->>NL1BEG_N3 INT_R_X7Y98/INT_R.EL1END2->>IMUX20 INT_R_X9Y96/INT_R.EL1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

down_clocking_odd_0/ct_0_reg[12] - 
wires: BRKH_INT_X7Y99/BRKH_INT_SW6B0 CLBLM_L_X8Y100/CLBLM_IMUX1 CLBLM_L_X8Y100/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y100/CLBLM_M_A3 CLBLM_L_X8Y100/CLBLM_M_AQ CLBLM_L_X8Y100/CLBLM_SW4A0 CLBLM_L_X8Y96/CLBLM_EL1BEG0 CLBLM_L_X8Y96/CLBLM_IMUX32 CLBLM_L_X8Y96/CLBLM_M_C1 CLBLM_R_X7Y100/CLBLM_SW4A0 CLBLM_R_X7Y96/CLBLM_EL1BEG0 INT_L_X6Y96/ER1BEG1 INT_L_X6Y96/SW6END0 INT_L_X8Y100/IMUX_L1 INT_L_X8Y100/LOGIC_OUTS_L4 INT_L_X8Y100/SW6BEG0 INT_L_X8Y95/EL1END_S3_0 INT_L_X8Y96/EL1END0 INT_L_X8Y96/IMUX_L32 INT_R_X7Y100/SW6A0 INT_R_X7Y96/EL1BEG0 INT_R_X7Y96/ER1END1 INT_R_X7Y96/SW6E0 INT_R_X7Y97/SW6D0 INT_R_X7Y98/SW6C0 INT_R_X7Y99/SW6B0 
pips: CLBLM_L_X8Y100/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y100/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X6Y96/INT_L.SW6END0->>ER1BEG1 INT_L_X8Y100/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y100/INT_L.LOGIC_OUTS_L4->>SW6BEG0 INT_L_X8Y96/INT_L.EL1END0->>IMUX_L32 INT_R_X7Y96/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_odd_0/ct_0_reg[13] - 
wires: BRKH_INT_X9Y99/BRKH_INT_SE6B1 CLBLM_L_X10Y96/CLBLM_SE4C1 CLBLM_L_X10Y96/CLBLM_WL1END0 CLBLM_L_X8Y100/CLBLM_IMUX18 CLBLM_L_X8Y100/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y100/CLBLM_M_B2 CLBLM_L_X8Y100/CLBLM_M_BQ CLBLM_L_X8Y96/CLBLM_IMUX28 CLBLM_L_X8Y96/CLBLM_M_C4 DSP_R_X9Y95/DSP_SE4C1_1 DSP_R_X9Y95/DSP_WL1END0_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_SE4C1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_WL1END0 INT_L_X10Y96/SE6END1 INT_L_X10Y96/WL1BEG0 INT_L_X8Y100/IMUX_L18 INT_L_X8Y100/LOGIC_OUTS_L5 INT_L_X8Y100/SE6BEG1 INT_L_X8Y96/IMUX_L28 INT_L_X8Y96/WR1END2 INT_R_X9Y100/SE6A1 INT_R_X9Y96/SE6E1 INT_R_X9Y96/WL1END0 INT_R_X9Y96/WR1BEG2 INT_R_X9Y97/SE6D1 INT_R_X9Y98/SE6C1 INT_R_X9Y99/SE6B1 VBRK_X29Y100/VBRK_SE4C1 VBRK_X29Y100/VBRK_WL1END0 
pips: CLBLM_L_X8Y100/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y100/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X10Y96/INT_L.SE6END1->>WL1BEG0 INT_L_X8Y100/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X8Y100/INT_L.LOGIC_OUTS_L5->>SE6BEG1 INT_L_X8Y96/INT_L.WR1END2->>IMUX_L28 INT_R_X9Y96/INT_R.WL1END0->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a0_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_0_reg[10] - 
wires: CLBLM_L_X8Y96/CLBLM_IMUX18 CLBLM_L_X8Y96/CLBLM_M_B2 CLBLM_L_X8Y99/CLBLM_IMUX29 CLBLM_L_X8Y99/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y99/CLBLM_M_C2 CLBLM_L_X8Y99/CLBLM_M_CQ INT_L_X8Y96/IMUX_L18 INT_L_X8Y96/SR1BEG_S0 INT_L_X8Y96/SR1END3 INT_L_X8Y97/SR1BEG3 INT_L_X8Y97/SR1END_N3_3 INT_L_X8Y97/SS2END2 INT_L_X8Y98/SS2A2 INT_L_X8Y99/IMUX_L29 INT_L_X8Y99/LOGIC_OUTS_L6 INT_L_X8Y99/SS2BEG2 
pips: CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y99/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y99/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y96/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X8Y96/INT_L.SR1END3->>SR1BEG_S0 INT_L_X8Y97/INT_L.SS2END2->>SR1BEG3 INT_L_X8Y99/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X8Y99/INT_L.LOGIC_OUTS_L6->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_even_0/divisor[10] - 
wires: CLBLM_L_X10Y96/CLBLM_IMUX19 CLBLM_L_X10Y96/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y96/CLBLM_L_B2 CLBLM_L_X10Y96/CLBLM_M_B CLBLM_L_X10Y96/CLBLM_WR1END2 CLBLM_L_X8Y96/CLBLM_IMUX17 CLBLM_L_X8Y96/CLBLM_M_B3 CLBLM_L_X8Y96/CLBLM_WL1END1 CLBLM_R_X7Y96/CLBLM_WL1END1 CLBLM_R_X7Y97/CLBLM_IMUX26 CLBLM_R_X7Y97/CLBLM_L_B4 DSP_R_X9Y95/DSP_WR1END2_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_WR1END2 INT_L_X10Y96/IMUX_L19 INT_L_X10Y96/LOGIC_OUTS_L13 INT_L_X10Y96/WR1BEG2 INT_L_X8Y96/IMUX_L17 INT_L_X8Y96/WL1BEG1 INT_L_X8Y96/WL1END0 INT_L_X8Y96/WR1END3 INT_R_X7Y96/NL1BEG1 INT_R_X7Y96/WL1END1 INT_R_X7Y97/IMUX26 INT_R_X7Y97/NL1END1 INT_R_X9Y96/WL1BEG0 INT_R_X9Y96/WR1BEG3 INT_R_X9Y96/WR1END2 VBRK_X29Y100/VBRK_WR1END2 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y96/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X10Y96/INT_L.LOGIC_OUTS_L13->>IMUX_L19 INT_L_X10Y96/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_L_X8Y96/INT_L.WL1END0->>IMUX_L17 INT_L_X8Y96/INT_L.WR1END3->>WL1BEG1 INT_R_X7Y96/INT_R.WL1END1->>NL1BEG1 INT_R_X7Y97/INT_R.NL1END1->>IMUX26 INT_R_X9Y96/INT_R.WR1END2->>WL1BEG0 INT_R_X9Y96/INT_R.WR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

down_clocking_even_0/divisor[11] - 
wires: CLBLM_L_X10Y96/CLBLM_IMUX26 CLBLM_L_X10Y96/CLBLM_L_B4 CLBLM_L_X10Y97/CLBLM_SW2A1 CLBLM_L_X10Y98/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y98/CLBLM_M_B CLBLM_L_X8Y96/CLBLM_IMUX27 CLBLM_L_X8Y96/CLBLM_M_B4 CLBLM_L_X8Y97/CLBLM_WW2END1 CLBLM_R_X7Y97/CLBLM_IMUX19 CLBLM_R_X7Y97/CLBLM_L_B2 CLBLM_R_X7Y97/CLBLM_WW2END1 DSP_R_X9Y95/DSP_SW2A1_2 INT_INTERFACE_R_X9Y97/INT_INTERFACE_SW2A1 INT_L_X10Y96/IMUX_L26 INT_L_X10Y96/SS2END1 INT_L_X10Y97/SS2A1 INT_L_X10Y97/SW2A1 INT_L_X10Y98/LOGIC_OUTS_L13 INT_L_X10Y98/SS2BEG1 INT_L_X10Y98/SW2BEG1 INT_L_X8Y96/IMUX_L27 INT_L_X8Y96/SW2END1 INT_L_X8Y97/WW2A1 INT_R_X7Y97/IMUX19 INT_R_X7Y97/WW2END1 INT_R_X9Y96/SW2A1 INT_R_X9Y97/SW2BEG1 INT_R_X9Y97/SW2END1 INT_R_X9Y97/WW2BEG1 VBRK_X29Y101/VBRK_SW2A1 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y98/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y96/INT_L.SS2END1->>IMUX_L26 INT_L_X10Y98/INT_L.LOGIC_OUTS_L13->>SS2BEG1 INT_L_X10Y98/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X8Y96/INT_L.SW2END1->>IMUX_L27 INT_R_X7Y97/INT_R.WW2END1->>IMUX19 INT_R_X9Y97/INT_R.SW2END1->>SW2BEG1 INT_R_X9Y97/INT_R.SW2END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

down_clocking_odd_0/ct_0_reg[11] - 
wires: CLBLM_L_X8Y96/CLBLM_IMUX15 CLBLM_L_X8Y96/CLBLM_M_B1 CLBLM_L_X8Y99/CLBLM_IMUX38 CLBLM_L_X8Y99/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y99/CLBLM_M_D3 CLBLM_L_X8Y99/CLBLM_M_DQ INT_L_X8Y96/IMUX_L15 INT_L_X8Y96/SL1END3 INT_L_X8Y97/SL1BEG3 INT_L_X8Y97/SS2END3 INT_L_X8Y98/SS2A3 INT_L_X8Y98/SS2END_N0_3 INT_L_X8Y99/IMUX_L38 INT_L_X8Y99/LOGIC_OUTS_L7 INT_L_X8Y99/SS2BEG3 
pips: CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y99/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y99/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X8Y96/INT_L.SL1END3->>IMUX_L15 INT_L_X8Y97/INT_L.SS2END3->>SL1BEG3 INT_L_X8Y99/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X8Y99/INT_L.LOGIC_OUTS_L7->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a0_carry__0_i_4_n_0 - 
wires: CLBLM_L_X8Y96/CLBLM_BYP1 CLBLM_L_X8Y96/CLBLM_M_AX CLBLM_L_X8Y98/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y98/CLBLM_L_A INT_L_X8Y96/BYP_ALT1 INT_L_X8Y96/BYP_L1 INT_L_X8Y96/SS2END0 INT_L_X8Y97/SS2A0 INT_L_X8Y98/LOGIC_OUTS_L8 INT_L_X8Y98/SS2BEG0 
pips: CLBLM_L_X8Y96/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X8Y98/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y96/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y96/INT_L.SS2END0->>BYP_ALT1 INT_L_X8Y98/INT_L.LOGIC_OUTS_L8->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

divisor_reg_n_0_[9] - 
wires: CLBLM_L_X10Y96/CLBLM_IMUX15 CLBLM_L_X10Y96/CLBLM_IMUX6 CLBLM_L_X10Y96/CLBLM_IMUX7 CLBLM_L_X10Y96/CLBLM_L_A1 CLBLM_L_X10Y96/CLBLM_M_A1 CLBLM_L_X10Y96/CLBLM_M_B1 CLBLM_L_X10Y96/CLBLM_WW2A3 CLBLM_L_X10Y97/CLBLM_IMUX14 CLBLM_L_X10Y97/CLBLM_IMUX7 CLBLM_L_X10Y97/CLBLM_L_B1 CLBLM_L_X10Y97/CLBLM_M_A1 CLBLM_L_X10Y97/CLBLM_WL1END2 CLBLM_L_X10Y98/CLBLM_EE2A3 CLBLM_L_X10Y98/CLBLM_IMUX6 CLBLM_L_X10Y98/CLBLM_L_A1 CLBLM_L_X8Y96/CLBLM_IMUX7 CLBLM_L_X8Y96/CLBLM_M_A1 CLBLM_L_X8Y97/CLBLM_WL1END2 CLBLM_L_X8Y98/CLBLM_ER1BEG3 CLBLM_L_X8Y98/CLBLM_IMUX46 CLBLM_L_X8Y98/CLBLM_IMUX9 CLBLM_L_X8Y98/CLBLM_L_A5 CLBLM_L_X8Y98/CLBLM_L_D5 CLBLM_R_X7Y97/CLBLM_IMUX5 CLBLM_R_X7Y97/CLBLM_L_A6 CLBLM_R_X7Y97/CLBLM_WL1END2 CLBLM_R_X7Y98/CLBLM_ER1BEG3 CLBLM_R_X7Y98/CLBLM_IMUX13 CLBLM_R_X7Y98/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y98/CLBLM_L_AMUX CLBLM_R_X7Y98/CLBLM_L_B6 DSP_R_X9Y95/DSP_EE2A3_3 DSP_R_X9Y95/DSP_WL1END2_2 DSP_R_X9Y95/DSP_WW2A3_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_WW2A3 INT_INTERFACE_R_X9Y97/INT_INTERFACE_WL1END2 INT_INTERFACE_R_X9Y98/INT_INTERFACE_EE2A3 INT_L_X10Y96/IMUX_L15 INT_L_X10Y96/IMUX_L6 INT_L_X10Y96/IMUX_L7 INT_L_X10Y96/SL1END3 INT_L_X10Y96/WW2BEG3 INT_L_X10Y97/IMUX_L14 INT_L_X10Y97/IMUX_L7 INT_L_X10Y97/SL1BEG3 INT_L_X10Y97/SL1END3 INT_L_X10Y97/WL1BEG2 INT_L_X10Y98/EE2END3 INT_L_X10Y98/IMUX_L6 INT_L_X10Y98/SL1BEG3 INT_L_X8Y96/IMUX_L7 INT_L_X8Y96/WW2END3 INT_L_X8Y97/SL1END3 INT_L_X8Y97/WL1BEG2 INT_L_X8Y97/WR1END_S1_0 INT_L_X8Y97/WW2END_N0_3 INT_L_X8Y98/EE2BEG3 INT_L_X8Y98/ER1END3 INT_L_X8Y98/IMUX_L46 INT_L_X8Y98/IMUX_L9 INT_L_X8Y98/SL1BEG3 INT_L_X8Y98/WR1END0 INT_L_X8Y99/ER1END_N3_3 INT_R_X7Y97/IMUX5 INT_R_X7Y97/WL1END2 INT_R_X7Y98/ER1BEG3 INT_R_X7Y98/IMUX13 INT_R_X7Y98/LOGIC_OUTS16 INT_R_X9Y96/WW2A3 INT_R_X9Y97/WL1END2 INT_R_X9Y97/WR1BEG_S0 INT_R_X9Y98/EE2A3 INT_R_X9Y98/WR1BEG0 VBRK_X29Y100/VBRK_WW2A3 VBRK_X29Y101/VBRK_WL1END2 VBRK_X29Y102/VBRK_EE2A3 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y98/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y96/INT_L.SL1END3->>IMUX_L15 INT_L_X10Y96/INT_L.SL1END3->>IMUX_L6 INT_L_X10Y96/INT_L.SL1END3->>IMUX_L7 INT_L_X10Y96/INT_L.SL1END3->>WW2BEG3 INT_L_X10Y97/INT_L.SL1END3->>IMUX_L14 INT_L_X10Y97/INT_L.SL1END3->>IMUX_L7 INT_L_X10Y97/INT_L.SL1END3->>SL1BEG3 INT_L_X10Y97/INT_L.SL1END3->>WL1BEG2 INT_L_X10Y98/INT_L.EE2END3->>IMUX_L6 INT_L_X10Y98/INT_L.EE2END3->>SL1BEG3 INT_L_X8Y96/INT_L.WW2END3->>IMUX_L7 INT_L_X8Y97/INT_L.SL1END3->>WL1BEG2 INT_L_X8Y98/INT_L.ER1END3->>EE2BEG3 INT_L_X8Y98/INT_L.ER1END3->>IMUX_L46 INT_L_X8Y98/INT_L.ER1END3->>SL1BEG3 INT_L_X8Y98/INT_L.WR1END0->>IMUX_L9 INT_R_X7Y97/INT_R.WL1END2->>IMUX5 INT_R_X7Y98/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X7Y98/INT_R.LOGIC_OUTS16->>IMUX13 INT_R_X9Y97/INT_R.WL1END2->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

down_clocking_even_0/minus_one_0/G_5[7] - 
wires: CLBLM_L_X10Y96/CLBLM_IMUX1 CLBLM_L_X10Y96/CLBLM_IMUX9 CLBLM_L_X10Y96/CLBLM_L_A5 CLBLM_L_X10Y96/CLBLM_M_A3 CLBLM_L_X10Y96/CLBLM_WW2A0 CLBLM_L_X10Y97/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y97/CLBLM_L_AMUX CLBLM_L_X10Y97/CLBLM_WW2A2 CLBLM_L_X8Y96/CLBLM_IMUX1 CLBLM_L_X8Y96/CLBLM_M_A3 CLBLM_L_X8Y97/CLBLM_WL1END1 CLBLM_L_X8Y98/CLBLM_EL1BEG2 CLBLM_L_X8Y98/CLBLM_IMUX5 CLBLM_L_X8Y98/CLBLM_L_A6 CLBLM_L_X8Y98/CLBLM_NW2A3 CLBLM_R_X7Y97/CLBLM_IMUX3 CLBLM_R_X7Y97/CLBLM_L_A2 CLBLM_R_X7Y97/CLBLM_WL1END1 CLBLM_R_X7Y98/CLBLM_EL1BEG2 CLBLM_R_X7Y98/CLBLM_IMUX14 CLBLM_R_X7Y98/CLBLM_L_B1 CLBLM_R_X7Y98/CLBLM_NW2A3 DSP_R_X9Y95/DSP_WW2A0_1 DSP_R_X9Y95/DSP_WW2A2_2 INT_INTERFACE_R_X9Y96/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X9Y97/INT_INTERFACE_WW2A2 INT_L_X10Y96/IMUX_L1 INT_L_X10Y96/IMUX_L9 INT_L_X10Y96/SR1BEG_S0 INT_L_X10Y96/SR1END3 INT_L_X10Y96/WW2BEG0 INT_L_X10Y97/LOGIC_OUTS_L16 INT_L_X10Y97/SR1BEG3 INT_L_X10Y97/SR1END_N3_3 INT_L_X10Y97/WW2BEG2 INT_L_X8Y96/IMUX_L1 INT_L_X8Y96/WW2END0 INT_L_X8Y97/NW2BEG3 INT_L_X8Y97/WL1BEG1 INT_L_X8Y97/WW2END2 INT_L_X8Y98/EL1END2 INT_L_X8Y98/IMUX_L5 INT_L_X8Y98/NW2A3 INT_R_X7Y97/IMUX3 INT_R_X7Y97/WL1END1 INT_R_X7Y98/EL1BEG2 INT_R_X7Y98/IMUX14 INT_R_X7Y98/NW2END3 INT_R_X9Y96/WW2A0 INT_R_X9Y97/WW2A2 VBRK_X29Y100/VBRK_WW2A0 VBRK_X29Y101/VBRK_WW2A2 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y97/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X10Y96/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X10Y96/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X10Y96/INT_L.SR1BEG_S0->>WW2BEG0 INT_L_X10Y96/INT_L.SR1END3->>SR1BEG_S0 INT_L_X10Y97/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X10Y97/INT_L.LOGIC_OUTS_L16->>WW2BEG2 INT_L_X8Y96/INT_L.WW2END0->>IMUX_L1 INT_L_X8Y97/INT_L.WW2END2->>NW2BEG3 INT_L_X8Y97/INT_L.WW2END2->>WL1BEG1 INT_L_X8Y98/INT_L.EL1END2->>IMUX_L5 INT_R_X7Y97/INT_R.WL1END1->>IMUX3 INT_R_X7Y98/INT_R.NW2END3->>EL1BEG2 INT_R_X7Y98/INT_R.NW2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

divisor_reg_n_0_[10] - 
wires: BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_WR1END3 BRAM_L_X6Y95/BRAM_WR1END3_1 CLBLM_L_X10Y96/CLBLM_EE2A1 CLBLM_L_X10Y96/CLBLM_IMUX10 CLBLM_L_X10Y96/CLBLM_IMUX11 CLBLM_L_X10Y96/CLBLM_IMUX18 CLBLM_L_X10Y96/CLBLM_L_A4 CLBLM_L_X10Y96/CLBLM_M_A4 CLBLM_L_X10Y96/CLBLM_M_B2 CLBLM_L_X10Y97/CLBLM_IMUX2 CLBLM_L_X10Y97/CLBLM_M_A2 CLBLM_L_X10Y98/CLBLM_EL1BEG1 CLBLM_L_X10Y98/CLBLM_IMUX10 CLBLM_L_X10Y98/CLBLM_L_A4 CLBLM_L_X8Y96/CLBLM_IMUX4 CLBLM_L_X8Y96/CLBLM_M_A6 CLBLM_L_X8Y96/CLBLM_WW2A1 CLBLM_L_X8Y98/CLBLM_ER1BEG1 CLBLM_L_X8Y98/CLBLM_IMUX3 CLBLM_L_X8Y98/CLBLM_L_A2 CLBLM_R_X5Y96/CLBLM_IMUX14 CLBLM_R_X5Y96/CLBLM_L_B1 CLBLM_R_X5Y96/CLBLM_WR1END3 CLBLM_R_X7Y96/CLBLM_WW2A1 CLBLM_R_X7Y97/CLBLM_IMUX0 CLBLM_R_X7Y97/CLBLM_L_A3 CLBLM_R_X7Y98/CLBLM_ER1BEG1 CLBLM_R_X7Y98/CLBLM_IMUX16 CLBLM_R_X7Y98/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y98/CLBLM_L_AQ CLBLM_R_X7Y98/CLBLM_L_B3 DSP_R_X9Y95/DSP_EE2A1_1 DSP_R_X9Y95/DSP_EL1BEG1_3 INT_INTERFACE_R_X9Y96/INT_INTERFACE_EE2A1 INT_INTERFACE_R_X9Y98/INT_INTERFACE_EL1BEG1 INT_L_X10Y96/EE2END1 INT_L_X10Y96/IMUX_L10 INT_L_X10Y96/IMUX_L11 INT_L_X10Y96/IMUX_L18 INT_L_X10Y97/IMUX_L2 INT_L_X10Y97/SL1END1 INT_L_X10Y98/EL1END1 INT_L_X10Y98/IMUX_L10 INT_L_X10Y98/SL1BEG1 INT_L_X6Y96/NL1BEG1 INT_L_X6Y96/WR1BEG3 INT_L_X6Y96/WW2END1 INT_L_X6Y97/EL1BEG0 INT_L_X6Y97/NL1END1 INT_L_X8Y96/EE2BEG1 INT_L_X8Y96/IMUX_L4 INT_L_X8Y96/SS2END1 INT_L_X8Y96/WW2BEG1 INT_L_X8Y97/SS2A1 INT_L_X8Y98/ER1BEG2 INT_L_X8Y98/ER1END1 INT_L_X8Y98/IMUX_L3 INT_L_X8Y98/SS2BEG1 INT_R_X5Y96/IMUX14 INT_R_X5Y96/WR1END3 INT_R_X7Y96/EL1END_S3_0 INT_R_X7Y96/WW2A1 INT_R_X7Y97/EL1END0 INT_R_X7Y97/IMUX0 INT_R_X7Y98/ER1BEG1 INT_R_X7Y98/IMUX16 INT_R_X7Y98/LOGIC_OUTS0 INT_R_X9Y96/EE2A1 INT_R_X9Y98/EL1BEG1 INT_R_X9Y98/ER1END2 VBRK_X18Y100/VBRK_WR1END3 VBRK_X29Y100/VBRK_EE2A1 VBRK_X29Y102/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y98/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y96/INT_L.EE2END1->>IMUX_L10 INT_L_X10Y96/INT_L.EE2END1->>IMUX_L11 INT_L_X10Y96/INT_L.EE2END1->>IMUX_L18 INT_L_X10Y97/INT_L.SL1END1->>IMUX_L2 INT_L_X10Y98/INT_L.EL1END1->>IMUX_L10 INT_L_X10Y98/INT_L.EL1END1->>SL1BEG1 INT_L_X6Y96/INT_L.WW2END1->>NL1BEG1 INT_L_X6Y96/INT_L.WW2END1->>WR1BEG3 INT_L_X6Y97/INT_L.NL1END1->>EL1BEG0 INT_L_X8Y96/INT_L.SS2END1->>EE2BEG1 INT_L_X8Y96/INT_L.SS2END1->>IMUX_L4 INT_L_X8Y96/INT_L.SS2END1->>WW2BEG1 INT_L_X8Y98/INT_L.ER1END1->>ER1BEG2 INT_L_X8Y98/INT_L.ER1END1->>IMUX_L3 INT_L_X8Y98/INT_L.ER1END1->>SS2BEG1 INT_R_X5Y96/INT_R.WR1END3->>IMUX14 INT_R_X7Y97/INT_R.EL1END0->>IMUX0 INT_R_X7Y98/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X7Y98/INT_R.LOGIC_OUTS0->>IMUX16 INT_R_X9Y98/INT_R.ER1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

down_clocking_odd_0/ct_0_reg[8] - 
wires: CLBLM_L_X8Y96/CLBLM_IMUX8 CLBLM_L_X8Y96/CLBLM_M_A5 CLBLM_L_X8Y98/CLBLM_IMUX0 CLBLM_L_X8Y98/CLBLM_L_A3 CLBLM_L_X8Y99/CLBLM_IMUX1 CLBLM_L_X8Y99/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y99/CLBLM_M_A3 CLBLM_L_X8Y99/CLBLM_M_AQ INT_L_X8Y96/IMUX_L8 INT_L_X8Y96/SL1END0 INT_L_X8Y97/NR1BEG0 INT_L_X8Y97/SL1BEG0 INT_L_X8Y97/SS2END0 INT_L_X8Y98/IMUX_L0 INT_L_X8Y98/NR1END0 INT_L_X8Y98/SS2A0 INT_L_X8Y99/IMUX_L1 INT_L_X8Y99/LOGIC_OUTS_L4 INT_L_X8Y99/SS2BEG0 
pips: CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y99/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y99/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y96/INT_L.SL1END0->>IMUX_L8 INT_L_X8Y97/INT_L.SS2END0->>NR1BEG0 INT_L_X8Y97/INT_L.SS2END0->>SL1BEG0 INT_L_X8Y98/INT_L.NR1END0->>IMUX_L0 INT_L_X8Y99/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y99/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_even_0/divisor[8] - 
wires: CLBLM_L_X10Y96/CLBLM_ER1BEG2 CLBLM_L_X10Y96/CLBLM_IMUX4 CLBLM_L_X10Y96/CLBLM_IMUX5 CLBLM_L_X10Y96/CLBLM_L_A6 CLBLM_L_X10Y96/CLBLM_M_A6 CLBLM_L_X10Y96/CLBLM_SW2A1 CLBLM_L_X10Y97/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y97/CLBLM_L_B CLBLM_L_X10Y97/CLBLM_WL1END0 CLBLM_L_X10Y97/CLBLM_WW2A1 CLBLM_L_X8Y96/CLBLM_IMUX2 CLBLM_L_X8Y96/CLBLM_M_A2 CLBLM_L_X8Y97/CLBLM_WR1END3 CLBLM_L_X8Y98/CLBLM_IMUX10 CLBLM_L_X8Y98/CLBLM_L_A4 CLBLM_R_X7Y97/CLBLM_IMUX6 CLBLM_R_X7Y97/CLBLM_L_A1 CLBLM_R_X7Y97/CLBLM_WR1END3 CLBLM_R_X7Y98/CLBLM_IMUX19 CLBLM_R_X7Y98/CLBLM_L_B2 DSP_R_X9Y95/DSP_ER1BEG2_1 DSP_R_X9Y95/DSP_SW2A1_1 DSP_R_X9Y95/DSP_WL1END0_2 DSP_R_X9Y95/DSP_WW2A1_2 INT_INTERFACE_R_X9Y96/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y96/INT_INTERFACE_SW2A1 INT_INTERFACE_R_X9Y97/INT_INTERFACE_WL1END0 INT_INTERFACE_R_X9Y97/INT_INTERFACE_WW2A1 INT_L_X10Y96/ER1END2 INT_L_X10Y96/FAN_ALT1 INT_L_X10Y96/FAN_BOUNCE1 INT_L_X10Y96/IMUX_L4 INT_L_X10Y96/IMUX_L5 INT_L_X10Y96/SW2A1 INT_L_X10Y97/LOGIC_OUTS_L9 INT_L_X10Y97/SW2BEG1 INT_L_X10Y97/WL1BEG0 INT_L_X10Y97/WW2BEG1 INT_L_X8Y96/IMUX_L2 INT_L_X8Y96/SW2END0 INT_L_X8Y97/NL1BEG1 INT_L_X8Y97/WR1BEG3 INT_L_X8Y97/WW2END1 INT_L_X8Y98/IMUX_L10 INT_L_X8Y98/NL1END1 INT_R_X7Y97/IMUX6 INT_R_X7Y97/NL1BEG2 INT_R_X7Y97/WR1END3 INT_R_X7Y98/IMUX19 INT_R_X7Y98/NL1END2 INT_R_X9Y96/ER1BEG2 INT_R_X9Y96/SW2A0 INT_R_X9Y96/SW2END1 INT_R_X9Y97/SW2BEG0 INT_R_X9Y97/WL1END0 INT_R_X9Y97/WW2A1 VBRK_X29Y100/VBRK_ER1BEG2 VBRK_X29Y100/VBRK_SW2A1 VBRK_X29Y101/VBRK_WL1END0 VBRK_X29Y101/VBRK_WW2A1 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y97/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y96/INT_L.ER1END2->>FAN_ALT1 INT_L_X10Y96/INT_L.ER1END2->>IMUX_L5 INT_L_X10Y96/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y96/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X10Y97/INT_L.LOGIC_OUTS_L9->>SW2BEG1 INT_L_X10Y97/INT_L.LOGIC_OUTS_L9->>WL1BEG0 INT_L_X10Y97/INT_L.LOGIC_OUTS_L9->>WW2BEG1 INT_L_X8Y96/INT_L.SW2END0->>IMUX_L2 INT_L_X8Y97/INT_L.WW2END1->>NL1BEG1 INT_L_X8Y97/INT_L.WW2END1->>WR1BEG3 INT_L_X8Y98/INT_L.NL1END1->>IMUX_L10 INT_R_X7Y97/INT_R.WR1END3->>IMUX6 INT_R_X7Y97/INT_R.WR1END3->>NL1BEG2 INT_R_X7Y98/INT_R.NL1END2->>IMUX19 INT_R_X9Y96/INT_R.SW2END1->>ER1BEG2 INT_R_X9Y97/INT_R.WL1END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

down_clocking_odd_0/ct_0_reg[9] - 
wires: CLBLM_L_X8Y96/CLBLM_IMUX11 CLBLM_L_X8Y96/CLBLM_M_A4 CLBLM_L_X8Y98/CLBLM_IMUX6 CLBLM_L_X8Y98/CLBLM_L_A1 CLBLM_L_X8Y99/CLBLM_IMUX18 CLBLM_L_X8Y99/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y99/CLBLM_M_B2 CLBLM_L_X8Y99/CLBLM_M_BQ INT_L_X8Y96/IMUX_L11 INT_L_X8Y96/SL1END1 INT_L_X8Y97/SL1BEG1 INT_L_X8Y97/SS2END1 INT_L_X8Y98/IMUX_L6 INT_L_X8Y98/SR1END2 INT_L_X8Y98/SS2A1 INT_L_X8Y99/IMUX_L18 INT_L_X8Y99/LOGIC_OUTS_L5 INT_L_X8Y99/SR1BEG2 INT_L_X8Y99/SS2BEG1 
pips: CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y99/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y99/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y96/INT_L.SL1END1->>IMUX_L11 INT_L_X8Y97/INT_L.SS2END1->>SL1BEG1 INT_L_X8Y98/INT_L.SR1END2->>IMUX_L6 INT_L_X8Y99/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X8Y99/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_L_X8Y99/INT_L.LOGIC_OUTS_L5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a0_carry__0_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a0_carry__0_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a0_carry__0_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a0_carry__0_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a0_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_0_reg[6] - 
wires: CLBLM_L_X8Y95/CLBLM_IMUX44 CLBLM_L_X8Y95/CLBLM_M_D4 CLBLM_L_X8Y95/CLBLM_SE2A2 CLBLM_L_X8Y97/CLBLM_SW2A2 CLBLM_L_X8Y98/CLBLM_IMUX29 CLBLM_L_X8Y98/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y98/CLBLM_M_C2 CLBLM_L_X8Y98/CLBLM_M_CQ CLBLM_R_X7Y95/CLBLM_SE2A2 CLBLM_R_X7Y97/CLBLM_SW2A2 INT_L_X8Y95/IMUX_L44 INT_L_X8Y95/SE2END2 INT_L_X8Y97/SW2A2 INT_L_X8Y98/IMUX_L29 INT_L_X8Y98/LOGIC_OUTS_L6 INT_L_X8Y98/SW2BEG2 INT_R_X7Y95/SE2A2 INT_R_X7Y96/SE2BEG2 INT_R_X7Y96/SL1END2 INT_R_X7Y97/SL1BEG2 INT_R_X7Y97/SW2END2 
pips: CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y98/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y95/INT_L.SE2END2->>IMUX_L44 INT_L_X8Y98/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X8Y98/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X7Y96/INT_R.SL1END2->>SE2BEG2 INT_R_X7Y97/INT_R.SW2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

divisor_reg_n_0_[7] - 
wires: CLBLM_L_X10Y95/CLBLM_EL1BEG2 CLBLM_L_X10Y95/CLBLM_IMUX36 CLBLM_L_X10Y95/CLBLM_L_D2 CLBLM_L_X10Y96/CLBLM_IMUX12 CLBLM_L_X10Y96/CLBLM_M_B6 CLBLM_L_X10Y96/CLBLM_NE2A1 CLBLM_L_X10Y97/CLBLM_IMUX0 CLBLM_L_X10Y97/CLBLM_IMUX16 CLBLM_L_X10Y97/CLBLM_L_A3 CLBLM_L_X10Y97/CLBLM_L_B3 CLBLM_L_X10Y98/CLBLM_IMUX3 CLBLM_L_X10Y98/CLBLM_L_A2 CLBLM_L_X8Y91/CLBLM_IMUX32 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y91/CLBLM_L_AMUX CLBLM_L_X8Y91/CLBLM_M_C1 CLBLM_L_X8Y91/CLBLM_NW4A2 CLBLM_L_X8Y95/CLBLM_ER1BEG2 CLBLM_L_X8Y95/CLBLM_IMUX45 CLBLM_L_X8Y95/CLBLM_M_D2 CLBLM_R_X7Y91/CLBLM_NW4A2 CLBLM_R_X7Y95/CLBLM_ER1BEG2 CLBLM_R_X7Y96/CLBLM_IMUX36 CLBLM_R_X7Y96/CLBLM_L_D2 DSP_R_X9Y95/DSP_EL1BEG2_0 DSP_R_X9Y95/DSP_NE2A1_1 INT_INTERFACE_R_X9Y95/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X9Y96/INT_INTERFACE_NE2A1 INT_L_X10Y95/EL1END2 INT_L_X10Y95/IMUX_L36 INT_L_X10Y95/NR1BEG2 INT_L_X10Y96/IMUX_L12 INT_L_X10Y96/NE2END1 INT_L_X10Y96/NL1BEG0 INT_L_X10Y96/NL1END_S3_0 INT_L_X10Y96/NN2BEG1 INT_L_X10Y96/NR1END2 INT_L_X10Y97/IMUX_L0 INT_L_X10Y97/IMUX_L16 INT_L_X10Y97/NL1END0 INT_L_X10Y97/NN2A1 INT_L_X10Y98/IMUX_L3 INT_L_X10Y98/NN2END1 INT_L_X6Y95/EL1BEG1 INT_L_X6Y95/NE2BEG2 INT_L_X6Y95/NW6END2 INT_L_X6Y96/NE2A2 INT_L_X8Y90/SR1END3 INT_L_X8Y91/IMUX_L32 INT_L_X8Y91/LOGIC_OUTS_L16 INT_L_X8Y91/NW6BEG2 INT_L_X8Y91/SR1BEG3 INT_L_X8Y91/SR1END_N3_3 INT_L_X8Y95/EL1BEG1 INT_L_X8Y95/ER1BEG3 INT_L_X8Y95/ER1END2 INT_L_X8Y95/IMUX_L45 INT_R_X7Y91/NW6A2 INT_R_X7Y92/NW6B2 INT_R_X7Y93/NW6C2 INT_R_X7Y94/NW6D2 INT_R_X7Y95/EL1END1 INT_R_X7Y95/ER1BEG2 INT_R_X7Y95/NW6E2 INT_R_X7Y96/IMUX36 INT_R_X7Y96/NE2END2 INT_R_X9Y95/EL1BEG2 INT_R_X9Y95/EL1END1 INT_R_X9Y95/ER1END3 INT_R_X9Y95/NE2BEG1 INT_R_X9Y96/ER1END_N3_3 INT_R_X9Y96/NE2A1 VBRK_X29Y100/VBRK_NE2A1 VBRK_X29Y99/VBRK_EL1BEG2 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X10Y95/INT_L.EL1END2->>IMUX_L36 INT_L_X10Y95/INT_L.EL1END2->>NR1BEG2 INT_L_X10Y96/INT_L.NE2END1->>NL1BEG0 INT_L_X10Y96/INT_L.NE2END1->>NN2BEG1 INT_L_X10Y96/INT_L.NR1END2->>IMUX_L12 INT_L_X10Y97/INT_L.NL1END0->>IMUX_L0 INT_L_X10Y97/INT_L.NL1END0->>IMUX_L16 INT_L_X10Y98/INT_L.NN2END1->>IMUX_L3 INT_L_X6Y95/INT_L.NW6END2->>EL1BEG1 INT_L_X6Y95/INT_L.NW6END2->>NE2BEG2 INT_L_X8Y91/INT_L.LOGIC_OUTS_L16->>NW6BEG2 INT_L_X8Y91/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X8Y91/INT_L.SR1END_N3_3->>IMUX_L32 INT_L_X8Y95/INT_L.ER1END2->>EL1BEG1 INT_L_X8Y95/INT_L.ER1END2->>ER1BEG3 INT_L_X8Y95/INT_L.ER1END2->>IMUX_L45 INT_R_X7Y95/INT_R.EL1END1->>ER1BEG2 INT_R_X7Y96/INT_R.NE2END2->>IMUX36 INT_R_X9Y95/INT_R.EL1END1->>NE2BEG1 INT_R_X9Y95/INT_R.ER1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

ct1_carry_i_9_n_0 - 
wires: CLBLM_L_X10Y95/CLBLM_IMUX39 CLBLM_L_X10Y95/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y95/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y95/CLBLM_L_D3 CLBLM_L_X10Y95/CLBLM_M_B CLBLM_L_X10Y95/CLBLM_M_BMUX CLBLM_L_X10Y95/CLBLM_WW2A3 CLBLM_L_X10Y96/CLBLM_IMUX24 CLBLM_L_X10Y96/CLBLM_M_B5 CLBLM_L_X10Y97/CLBLM_IMUX24 CLBLM_L_X10Y97/CLBLM_M_B5 CLBLM_L_X10Y98/CLBLM_IMUX24 CLBLM_L_X10Y98/CLBLM_M_B5 CLBLM_L_X8Y95/CLBLM_IMUX47 CLBLM_L_X8Y95/CLBLM_M_D5 CLBLM_L_X8Y96/CLBLM_WR1END1 CLBLM_R_X7Y96/CLBLM_IMUX41 CLBLM_R_X7Y96/CLBLM_L_D1 CLBLM_R_X7Y96/CLBLM_WR1END1 DSP_R_X9Y95/DSP_WW2A3_0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_WW2A3 INT_L_X10Y95/IMUX_L39 INT_L_X10Y95/LOGIC_OUTS_L13 INT_L_X10Y95/LOGIC_OUTS_L21 INT_L_X10Y95/NL1BEG0 INT_L_X10Y95/NL1END_S3_0 INT_L_X10Y95/WW2BEG3 INT_L_X10Y96/IMUX_L24 INT_L_X10Y96/NL1END0 INT_L_X10Y96/NR1BEG0 INT_L_X10Y97/IMUX_L24 INT_L_X10Y97/NR1BEG0 INT_L_X10Y97/NR1END0 INT_L_X10Y98/IMUX_L24 INT_L_X10Y98/NR1END0 INT_L_X8Y95/IMUX_L47 INT_L_X8Y95/WW2END3 INT_L_X8Y96/WR1BEG1 INT_L_X8Y96/WW2END_N0_3 INT_R_X7Y96/IMUX41 INT_R_X7Y96/WR1END1 INT_R_X9Y95/WW2A3 VBRK_X29Y99/VBRK_WW2A3 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X10Y95/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X10Y95/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y95/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y95/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X10Y95/INT_L.LOGIC_OUTS_L21->>IMUX_L39 INT_L_X10Y95/INT_L.LOGIC_OUTS_L21->>WW2BEG3 INT_L_X10Y96/INT_L.NL1END0->>IMUX_L24 INT_L_X10Y96/INT_L.NL1END0->>NR1BEG0 INT_L_X10Y97/INT_L.NR1END0->>IMUX_L24 INT_L_X10Y97/INT_L.NR1END0->>NR1BEG0 INT_L_X10Y98/INT_L.NR1END0->>IMUX_L24 INT_L_X8Y95/INT_L.WW2END3->>IMUX_L47 INT_L_X8Y96/INT_L.WW2END_N0_3->>WR1BEG1 INT_R_X7Y96/INT_R.WR1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

divisor_reg_n_0_[8] - 
wires: BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_SW2A2 BRAM_L_X6Y95/BRAM_SW2A2_0 CLBLM_L_X10Y95/CLBLM_EL1BEG1 CLBLM_L_X10Y95/CLBLM_IMUX41 CLBLM_L_X10Y95/CLBLM_L_D1 CLBLM_L_X10Y96/CLBLM_IMUX27 CLBLM_L_X10Y96/CLBLM_M_B4 CLBLM_L_X10Y97/CLBLM_IMUX10 CLBLM_L_X10Y97/CLBLM_IMUX19 CLBLM_L_X10Y97/CLBLM_L_A4 CLBLM_L_X10Y97/CLBLM_L_B2 CLBLM_L_X10Y98/CLBLM_IMUX0 CLBLM_L_X10Y98/CLBLM_L_A3 CLBLM_L_X8Y95/CLBLM_IMUX38 CLBLM_L_X8Y95/CLBLM_M_D3 CLBLM_L_X8Y95/CLBLM_SE2A3 CLBLM_L_X8Y96/CLBLM_SW2A3 CLBLM_L_X8Y97/CLBLM_SE2A3 CLBLM_R_X5Y95/CLBLM_IMUX14 CLBLM_R_X5Y95/CLBLM_L_B1 CLBLM_R_X5Y95/CLBLM_SW2A2 CLBLM_R_X7Y95/CLBLM_SE2A3 CLBLM_R_X7Y96/CLBLM_IMUX39 CLBLM_R_X7Y96/CLBLM_L_D3 CLBLM_R_X7Y96/CLBLM_SW2A3 CLBLM_R_X7Y97/CLBLM_SE2A3 CLBLM_R_X7Y98/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y98/CLBLM_L_DQ DSP_R_X9Y95/DSP_EL1BEG1_0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_EL1BEG1 INT_L_X10Y95/EL1END1 INT_L_X10Y95/IMUX_L41 INT_L_X10Y95/NR1BEG1 INT_L_X10Y96/IMUX_L27 INT_L_X10Y96/NR1BEG1 INT_L_X10Y96/NR1END1 INT_L_X10Y97/IMUX_L10 INT_L_X10Y97/IMUX_L19 INT_L_X10Y97/NL1BEG0 INT_L_X10Y97/NL1END_S3_0 INT_L_X10Y97/NR1END1 INT_L_X10Y98/IMUX_L0 INT_L_X10Y98/NL1END0 INT_L_X6Y95/SW2A2 INT_L_X6Y96/SW2BEG2 INT_L_X6Y96/WL1END2 INT_L_X8Y95/EL1BEG2 INT_L_X8Y95/IMUX_L38 INT_L_X8Y95/SE2END3 INT_L_X8Y96/SW2A3 INT_L_X8Y97/SE2END3 INT_L_X8Y97/SW2BEG3 INT_R_X5Y95/IMUX14 INT_R_X5Y95/SW2END2 INT_R_X7Y95/SE2A3 INT_R_X7Y96/IMUX39 INT_R_X7Y96/SE2BEG3 INT_R_X7Y96/SW2END3 INT_R_X7Y96/WL1BEG2 INT_R_X7Y97/SE2A3 INT_R_X7Y97/SW2END_N0_3 INT_R_X7Y98/LOGIC_OUTS3 INT_R_X7Y98/SE2BEG3 INT_R_X9Y95/EL1BEG1 INT_R_X9Y95/EL1END2 VBRK_X18Y99/VBRK_SW2A2 VBRK_X29Y99/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y98/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X10Y95/INT_L.EL1END1->>IMUX_L41 INT_L_X10Y95/INT_L.EL1END1->>NR1BEG1 INT_L_X10Y96/INT_L.NR1END1->>IMUX_L27 INT_L_X10Y96/INT_L.NR1END1->>NR1BEG1 INT_L_X10Y97/INT_L.NR1END1->>IMUX_L10 INT_L_X10Y97/INT_L.NR1END1->>IMUX_L19 INT_L_X10Y97/INT_L.NR1END1->>NL1BEG0 INT_L_X10Y98/INT_L.NL1END0->>IMUX_L0 INT_L_X6Y96/INT_L.WL1END2->>SW2BEG2 INT_L_X8Y95/INT_L.SE2END3->>EL1BEG2 INT_L_X8Y95/INT_L.SE2END3->>IMUX_L38 INT_L_X8Y97/INT_L.SE2END3->>SW2BEG3 INT_R_X5Y95/INT_R.SW2END2->>IMUX14 INT_R_X7Y96/INT_R.SW2END3->>IMUX39 INT_R_X7Y96/INT_R.SW2END3->>SE2BEG3 INT_R_X7Y96/INT_R.SW2END3->>WL1BEG2 INT_R_X7Y98/INT_R.LOGIC_OUTS3->>SE2BEG3 INT_R_X9Y95/INT_R.EL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

down_clocking_odd_0/ct_0_reg[7] - 
wires: CLBLM_L_X10Y94/CLBLM_SE4C3 CLBLM_L_X10Y94/CLBLM_WL1END2 CLBLM_L_X8Y95/CLBLM_IMUX40 CLBLM_L_X8Y95/CLBLM_M_D1 CLBLM_L_X8Y98/CLBLM_IMUX38 CLBLM_L_X8Y98/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y98/CLBLM_M_D3 CLBLM_L_X8Y98/CLBLM_M_DQ DSP_R_X9Y90/DSP_SE4C3_4 DSP_R_X9Y90/DSP_WL1END2_4 INT_INTERFACE_R_X9Y94/INT_INTERFACE_SE4C3 INT_INTERFACE_R_X9Y94/INT_INTERFACE_WL1END2 INT_L_X10Y94/SE6END3 INT_L_X10Y94/WL1BEG2 INT_L_X8Y94/WR1END_S1_0 INT_L_X8Y95/IMUX_L40 INT_L_X8Y95/WR1END0 INT_L_X8Y98/IMUX_L38 INT_L_X8Y98/LOGIC_OUTS_L7 INT_L_X8Y98/SE6BEG3 INT_R_X9Y94/SE6E3 INT_R_X9Y94/WL1END2 INT_R_X9Y94/WR1BEG_S0 INT_R_X9Y95/SE6D3 INT_R_X9Y95/WR1BEG0 INT_R_X9Y96/SE6C3 INT_R_X9Y97/SE6B3 INT_R_X9Y98/SE6A3 VBRK_X29Y98/VBRK_SE4C3 VBRK_X29Y98/VBRK_WL1END2 
pips: CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y98/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X10Y94/INT_L.SE6END3->>WL1BEG2 INT_L_X8Y95/INT_L.WR1END0->>IMUX_L40 INT_L_X8Y98/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X8Y98/INT_L.LOGIC_OUTS_L7->>SE6BEG3 INT_R_X9Y94/INT_R.WL1END2->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a0_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_0_reg[4] - 
wires: CLBLM_L_X8Y95/CLBLM_IMUX32 CLBLM_L_X8Y95/CLBLM_M_C1 CLBLM_L_X8Y98/CLBLM_IMUX1 CLBLM_L_X8Y98/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y98/CLBLM_M_A3 CLBLM_L_X8Y98/CLBLM_M_AQ INT_L_X8Y95/IMUX_L32 INT_L_X8Y95/SW2END0 INT_L_X8Y97/SE2A0 INT_L_X8Y98/IMUX_L1 INT_L_X8Y98/LOGIC_OUTS_L4 INT_L_X8Y98/SE2BEG0 INT_R_X9Y95/SW2A0 INT_R_X9Y96/SL1END0 INT_R_X9Y96/SW2BEG0 INT_R_X9Y97/SE2END0 INT_R_X9Y97/SL1BEG0 
pips: CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y98/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y95/INT_L.SW2END0->>IMUX_L32 INT_L_X8Y98/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y98/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X9Y96/INT_R.SL1END0->>SW2BEG0 INT_R_X9Y97/INT_R.SE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

divisor_reg_n_0_[5] - 
wires: CLBLM_L_X10Y93/CLBLM_EE2A3 CLBLM_L_X10Y94/CLBLM_IMUX15 CLBLM_L_X10Y94/CLBLM_M_B1 CLBLM_L_X10Y95/CLBLM_IMUX23 CLBLM_L_X10Y95/CLBLM_IMUX27 CLBLM_L_X10Y95/CLBLM_L_C3 CLBLM_L_X10Y95/CLBLM_M_B4 CLBLM_L_X10Y97/CLBLM_IMUX26 CLBLM_L_X10Y97/CLBLM_IMUX6 CLBLM_L_X10Y97/CLBLM_L_A1 CLBLM_L_X10Y97/CLBLM_L_B4 CLBLM_L_X8Y91/CLBLM_IMUX15 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y91/CLBLM_L_DQ CLBLM_L_X8Y91/CLBLM_M_B1 CLBLM_L_X8Y95/CLBLM_IMUX29 CLBLM_L_X8Y95/CLBLM_M_C2 CLBLM_L_X8Y96/CLBLM_NW2A3 CLBLM_R_X7Y96/CLBLM_IMUX30 CLBLM_R_X7Y96/CLBLM_L_C5 CLBLM_R_X7Y96/CLBLM_NW2A3 DSP_R_X9Y90/DSP_EE2A3_3 INT_INTERFACE_R_X9Y93/INT_INTERFACE_EE2A3 INT_L_X10Y93/EE2END3 INT_L_X10Y93/NN2BEG3 INT_L_X10Y93/NR1BEG3 INT_L_X10Y94/IMUX_L15 INT_L_X10Y94/NN2A3 INT_L_X10Y94/NR1END3 INT_L_X10Y95/FAN_ALT3 INT_L_X10Y95/FAN_BOUNCE3 INT_L_X10Y95/IMUX_L23 INT_L_X10Y95/IMUX_L27 INT_L_X10Y95/NN2BEG3 INT_L_X10Y95/NN2END3 INT_L_X10Y96/NN2A3 INT_L_X10Y97/FAN_ALT1 INT_L_X10Y97/FAN_BOUNCE1 INT_L_X10Y97/IMUX_L26 INT_L_X10Y97/IMUX_L6 INT_L_X10Y97/NN2END3 INT_L_X8Y91/IMUX_L15 INT_L_X8Y91/LOGIC_OUTS_L3 INT_L_X8Y91/NN2BEG3 INT_L_X8Y92/NN2A3 INT_L_X8Y93/EE2BEG3 INT_L_X8Y93/NN2BEG3 INT_L_X8Y93/NN2END3 INT_L_X8Y94/NN2A3 INT_L_X8Y95/IMUX_L29 INT_L_X8Y95/NN2END3 INT_L_X8Y95/NW2BEG3 INT_L_X8Y96/NW2A3 INT_R_X7Y96/IMUX30 INT_R_X7Y96/NW2END3 INT_R_X9Y93/EE2A3 VBRK_X29Y97/VBRK_EE2A3 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X10Y93/INT_L.EE2END3->>NN2BEG3 INT_L_X10Y93/INT_L.EE2END3->>NR1BEG3 INT_L_X10Y94/INT_L.NR1END3->>IMUX_L15 INT_L_X10Y95/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X10Y95/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X10Y95/INT_L.NN2END3->>FAN_ALT3 INT_L_X10Y95/INT_L.NN2END3->>IMUX_L23 INT_L_X10Y95/INT_L.NN2END3->>NN2BEG3 INT_L_X10Y97/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y97/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X10Y97/INT_L.NN2END3->>FAN_ALT1 INT_L_X10Y97/INT_L.NN2END3->>IMUX_L6 INT_L_X8Y91/INT_L.LOGIC_OUTS_L3->>IMUX_L15 INT_L_X8Y91/INT_L.LOGIC_OUTS_L3->>NN2BEG3 INT_L_X8Y93/INT_L.NN2END3->>EE2BEG3 INT_L_X8Y93/INT_L.NN2END3->>NN2BEG3 INT_L_X8Y95/INT_L.NN2END3->>IMUX_L29 INT_L_X8Y95/INT_L.NN2END3->>NW2BEG3 INT_R_X7Y96/INT_R.NW2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

ct1_carry_i_10_n_0 - 
wires: CLBLM_L_X10Y95/CLBLM_IMUX20 CLBLM_L_X10Y95/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y95/CLBLM_L_C2 CLBLM_L_X10Y95/CLBLM_M_C CLBLM_L_X10Y96/CLBLM_NW2A2 CLBLM_L_X10Y97/CLBLM_IMUX11 CLBLM_L_X10Y97/CLBLM_IMUX13 CLBLM_L_X10Y97/CLBLM_IMUX9 CLBLM_L_X10Y97/CLBLM_L_A5 CLBLM_L_X10Y97/CLBLM_L_B6 CLBLM_L_X10Y97/CLBLM_M_A4 CLBLM_L_X8Y95/CLBLM_IMUX28 CLBLM_L_X8Y95/CLBLM_M_C4 CLBLM_L_X8Y96/CLBLM_ER1BEG2 CLBLM_L_X8Y96/CLBLM_WW2END1 CLBLM_R_X7Y96/CLBLM_ER1BEG2 CLBLM_R_X7Y96/CLBLM_IMUX20 CLBLM_R_X7Y96/CLBLM_L_C2 CLBLM_R_X7Y96/CLBLM_WW2END1 DSP_R_X9Y95/DSP_NW2A2_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_NW2A2 INT_L_X10Y95/IMUX_L20 INT_L_X10Y95/LOGIC_OUTS_L14 INT_L_X10Y95/NN2BEG2 INT_L_X10Y95/NW2BEG2 INT_L_X10Y96/NN2A2 INT_L_X10Y96/NW2A2 INT_L_X10Y97/FAN_ALT5 INT_L_X10Y97/FAN_BOUNCE5 INT_L_X10Y97/IMUX_L11 INT_L_X10Y97/IMUX_L13 INT_L_X10Y97/IMUX_L9 INT_L_X10Y97/NN2END2 INT_L_X8Y95/IMUX_L28 INT_L_X8Y95/SL1END2 INT_L_X8Y96/ER1END2 INT_L_X8Y96/SL1BEG2 INT_L_X8Y96/WW2A1 INT_R_X7Y96/ER1BEG2 INT_R_X7Y96/IMUX20 INT_R_X7Y96/WW2END1 INT_R_X9Y96/NW2END2 INT_R_X9Y96/WW2BEG1 VBRK_X29Y100/VBRK_NW2A2 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y95/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X10Y95/INT_L.LOGIC_OUTS_L14->>IMUX_L20 INT_L_X10Y95/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X10Y95/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_L_X10Y97/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y97/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X10Y97/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X10Y97/INT_L.NN2END2->>FAN_ALT5 INT_L_X10Y97/INT_L.NN2END2->>IMUX_L13 INT_L_X8Y95/INT_L.SL1END2->>IMUX_L28 INT_L_X8Y96/INT_L.ER1END2->>SL1BEG2 INT_R_X7Y96/INT_R.WW2END1->>ER1BEG2 INT_R_X7Y96/INT_R.WW2END1->>IMUX20 INT_R_X9Y96/INT_R.NW2END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 10, 

divisor_reg_n_0_[6] - 
wires: CLBLM_L_X10Y94/CLBLM_IMUX12 CLBLM_L_X10Y94/CLBLM_M_B6 CLBLM_L_X10Y94/CLBLM_NE2A2 CLBLM_L_X10Y95/CLBLM_IMUX17 CLBLM_L_X10Y95/CLBLM_IMUX21 CLBLM_L_X10Y95/CLBLM_L_C4 CLBLM_L_X10Y95/CLBLM_M_B3 CLBLM_L_X10Y97/CLBLM_IMUX25 CLBLM_L_X10Y97/CLBLM_IMUX3 CLBLM_L_X10Y97/CLBLM_L_A2 CLBLM_L_X10Y97/CLBLM_L_B5 CLBLM_L_X8Y92/CLBLM_IMUX31 CLBLM_L_X8Y92/CLBLM_M_C5 CLBLM_L_X8Y93/CLBLM_ER1BEG3 CLBLM_L_X8Y95/CLBLM_IMUX31 CLBLM_L_X8Y95/CLBLM_M_C5 CLBLM_L_X8Y96/CLBLM_WR1END0 CLBLM_R_X7Y93/CLBLM_ER1BEG3 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y93/CLBLM_M_CQ CLBLM_R_X7Y96/CLBLM_IMUX21 CLBLM_R_X7Y96/CLBLM_L_C4 CLBLM_R_X7Y96/CLBLM_WR1END0 DSP_R_X9Y90/DSP_NE2A2_4 INT_INTERFACE_R_X9Y94/INT_INTERFACE_NE2A2 INT_L_X10Y94/IMUX_L12 INT_L_X10Y94/NE2END2 INT_L_X10Y94/NL1BEG1 INT_L_X10Y94/NR1BEG2 INT_L_X10Y95/IMUX_L17 INT_L_X10Y95/IMUX_L21 INT_L_X10Y95/NL1END1 INT_L_X10Y95/NN2BEG1 INT_L_X10Y95/NR1END2 INT_L_X10Y96/NN2A1 INT_L_X10Y97/IMUX_L25 INT_L_X10Y97/IMUX_L3 INT_L_X10Y97/NN2END1 INT_L_X8Y92/IMUX_L31 INT_L_X8Y92/SL1END3 INT_L_X8Y93/EL1BEG2 INT_L_X8Y93/ER1END3 INT_L_X8Y93/NR1BEG3 INT_L_X8Y93/SL1BEG3 INT_L_X8Y94/ER1END_N3_3 INT_L_X8Y94/NR1BEG3 INT_L_X8Y94/NR1END3 INT_L_X8Y95/IMUX_L31 INT_L_X8Y95/NR1END3 INT_L_X8Y95/WR1BEG_S0 INT_L_X8Y96/WR1BEG0 INT_R_X7Y93/ER1BEG3 INT_R_X7Y93/LOGIC_OUTS6 INT_R_X7Y95/WR1END_S1_0 INT_R_X7Y96/IMUX21 INT_R_X7Y96/NL1BEG_N3 INT_R_X7Y96/WR1END0 INT_R_X9Y93/EL1END2 INT_R_X9Y93/NE2BEG2 INT_R_X9Y94/NE2A2 VBRK_X29Y98/VBRK_NE2A2 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y93/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X10Y94/INT_L.NE2END2->>IMUX_L12 INT_L_X10Y94/INT_L.NE2END2->>NL1BEG1 INT_L_X10Y94/INT_L.NE2END2->>NR1BEG2 INT_L_X10Y95/INT_L.NL1END1->>IMUX_L17 INT_L_X10Y95/INT_L.NL1END1->>NN2BEG1 INT_L_X10Y95/INT_L.NR1END2->>IMUX_L21 INT_L_X10Y97/INT_L.NN2END1->>IMUX_L25 INT_L_X10Y97/INT_L.NN2END1->>IMUX_L3 INT_L_X8Y92/INT_L.SL1END3->>IMUX_L31 INT_L_X8Y93/INT_L.ER1END3->>EL1BEG2 INT_L_X8Y93/INT_L.ER1END3->>NR1BEG3 INT_L_X8Y93/INT_L.ER1END3->>SL1BEG3 INT_L_X8Y94/INT_L.NR1END3->>NR1BEG3 INT_L_X8Y95/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y95/INT_L.NR1END3->>WR1BEG_S0 INT_R_X7Y93/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X7Y96/INT_R.NL1BEG_N3->>IMUX21 INT_R_X7Y96/INT_R.WR1END0->>NL1BEG_N3 INT_R_X9Y93/INT_R.EL1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

down_clocking_odd_0/ct_0_reg[5] - 
wires: CLBLM_L_X8Y95/CLBLM_IMUX22 CLBLM_L_X8Y95/CLBLM_M_C3 CLBLM_L_X8Y98/CLBLM_IMUX18 CLBLM_L_X8Y98/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y98/CLBLM_M_B2 CLBLM_L_X8Y98/CLBLM_M_BQ INT_L_X8Y95/IMUX_L22 INT_L_X8Y95/SS2END2 INT_L_X8Y96/SS2A2 INT_L_X8Y97/SR1END2 INT_L_X8Y97/SS2BEG2 INT_L_X8Y98/IMUX_L18 INT_L_X8Y98/LOGIC_OUTS_L5 INT_L_X8Y98/SR1BEG2 
pips: CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y98/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y95/INT_L.SS2END2->>IMUX_L22 INT_L_X8Y97/INT_L.SR1END2->>SS2BEG2 INT_L_X8Y98/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X8Y98/INT_L.LOGIC_OUTS_L5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a0_carry_i_3_n_0 - 
wires: CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y94/CLBLM_M_A CLBLM_L_X8Y95/CLBLM_BYP4 CLBLM_L_X8Y95/CLBLM_M_BX INT_L_X8Y94/LOGIC_OUTS_L12 INT_L_X8Y94/NE2BEG0 INT_L_X8Y95/BYP_ALT4 INT_L_X8Y95/BYP_L4 INT_L_X8Y95/NE2A0 INT_L_X8Y95/WR1END1 INT_R_X9Y94/NE2END_S3_0 INT_R_X9Y95/NE2END0 INT_R_X9Y95/WR1BEG1 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y95/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X8Y94/INT_L.LOGIC_OUTS_L12->>NE2BEG0 INT_L_X8Y95/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y95/INT_L.WR1END1->>BYP_ALT4 INT_R_X9Y95/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_0_reg[2] - 
wires: CLBLM_L_X8Y94/CLBLM_IMUX2 CLBLM_L_X8Y94/CLBLM_M_A2 CLBLM_L_X8Y95/CLBLM_IMUX24 CLBLM_L_X8Y95/CLBLM_M_B5 CLBLM_L_X8Y97/CLBLM_IMUX29 CLBLM_L_X8Y97/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y97/CLBLM_M_C2 CLBLM_L_X8Y97/CLBLM_M_CQ INT_L_X8Y94/IMUX_L2 INT_L_X8Y94/SR1BEG_S0 INT_L_X8Y94/SR1END3 INT_L_X8Y95/IMUX_L24 INT_L_X8Y95/SR1BEG3 INT_L_X8Y95/SR1END_N3_3 INT_L_X8Y95/SW2END2 INT_L_X8Y96/SE2A2 INT_L_X8Y97/IMUX_L29 INT_L_X8Y97/LOGIC_OUTS_L6 INT_L_X8Y97/SE2BEG2 INT_R_X9Y95/SW2A2 INT_R_X9Y96/SE2END2 INT_R_X9Y96/SW2BEG2 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y97/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y94/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X8Y94/INT_L.SR1END3->>SR1BEG_S0 INT_L_X8Y95/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X8Y95/INT_L.SW2END2->>SR1BEG3 INT_L_X8Y97/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X8Y97/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X9Y96/INT_R.SE2END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

divisor_reg_n_0_[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_WW2END1 BRAM_L_X6Y95/BRAM_WW2END1_1 CLBLM_L_X10Y94/CLBLM_EL1BEG0 CLBLM_L_X10Y94/CLBLM_IMUX0 CLBLM_L_X10Y94/CLBLM_IMUX17 CLBLM_L_X10Y94/CLBLM_L_A3 CLBLM_L_X10Y94/CLBLM_M_B3 CLBLM_L_X10Y95/CLBLM_IMUX12 CLBLM_L_X10Y95/CLBLM_IMUX13 CLBLM_L_X10Y95/CLBLM_IMUX28 CLBLM_L_X10Y95/CLBLM_L_B6 CLBLM_L_X10Y95/CLBLM_M_B6 CLBLM_L_X10Y95/CLBLM_M_C4 CLBLM_L_X10Y95/CLBLM_SE2A2 CLBLM_L_X8Y90/CLBLM_SW2A2 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y91/CLBLM_L_CQ CLBLM_L_X8Y94/CLBLM_IMUX4 CLBLM_L_X8Y94/CLBLM_M_A6 CLBLM_L_X8Y95/CLBLM_IMUX12 CLBLM_L_X8Y95/CLBLM_M_B6 CLBLM_L_X8Y96/CLBLM_NW2A2 CLBLM_R_X5Y96/CLBLM_IMUX3 CLBLM_R_X5Y96/CLBLM_L_A2 CLBLM_R_X5Y96/CLBLM_WW2END1 CLBLM_R_X7Y90/CLBLM_IMUX21 CLBLM_R_X7Y90/CLBLM_L_C4 CLBLM_R_X7Y90/CLBLM_SW2A2 CLBLM_R_X7Y96/CLBLM_IMUX19 CLBLM_R_X7Y96/CLBLM_L_B2 CLBLM_R_X7Y96/CLBLM_NW2A2 DSP_R_X9Y90/DSP_EL1BEG0_4 DSP_R_X9Y95/DSP_SE2A2_0 INT_INTERFACE_R_X9Y94/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_SE2A2 INT_L_X10Y93/EL1END_S3_0 INT_L_X10Y94/EL1END0 INT_L_X10Y94/IMUX_L0 INT_L_X10Y94/IMUX_L17 INT_L_X10Y95/IMUX_L12 INT_L_X10Y95/IMUX_L13 INT_L_X10Y95/IMUX_L28 INT_L_X10Y95/SE2END2 INT_L_X6Y96/WW2A1 INT_L_X8Y90/SW2A2 INT_L_X8Y91/LOGIC_OUTS_L2 INT_L_X8Y91/NR1BEG2 INT_L_X8Y91/SW2BEG2 INT_L_X8Y92/NN2BEG2 INT_L_X8Y92/NR1END2 INT_L_X8Y93/NN2A2 INT_L_X8Y94/EL1BEG1 INT_L_X8Y94/IMUX_L4 INT_L_X8Y94/NN2END2 INT_L_X8Y94/NR1BEG2 INT_L_X8Y95/IMUX_L12 INT_L_X8Y95/NE2BEG2 INT_L_X8Y95/NR1END2 INT_L_X8Y95/NW2BEG2 INT_L_X8Y96/NE2A2 INT_L_X8Y96/NW2A2 INT_R_X5Y96/IMUX3 INT_R_X5Y96/WW2END1 INT_R_X7Y90/IMUX21 INT_R_X7Y90/SW2END2 INT_R_X7Y96/IMUX19 INT_R_X7Y96/NW2END2 INT_R_X7Y96/WW2BEG1 INT_R_X9Y94/EL1BEG0 INT_R_X9Y94/EL1END1 INT_R_X9Y95/SE2A2 INT_R_X9Y96/NE2END2 INT_R_X9Y96/SE2BEG2 VBRK_X18Y100/VBRK_WW2END1 VBRK_X29Y98/VBRK_EL1BEG0 VBRK_X29Y99/VBRK_SE2A2 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y94/INT_L.EL1END0->>IMUX_L0 INT_L_X10Y94/INT_L.EL1END0->>IMUX_L17 INT_L_X10Y95/INT_L.SE2END2->>IMUX_L12 INT_L_X10Y95/INT_L.SE2END2->>IMUX_L13 INT_L_X10Y95/INT_L.SE2END2->>IMUX_L28 INT_L_X8Y91/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X8Y91/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_L_X8Y92/INT_L.NR1END2->>NN2BEG2 INT_L_X8Y94/INT_L.NN2END2->>EL1BEG1 INT_L_X8Y94/INT_L.NN2END2->>IMUX_L4 INT_L_X8Y94/INT_L.NN2END2->>NR1BEG2 INT_L_X8Y95/INT_L.NR1END2->>IMUX_L12 INT_L_X8Y95/INT_L.NR1END2->>NE2BEG2 INT_L_X8Y95/INT_L.NR1END2->>NW2BEG2 INT_R_X5Y96/INT_R.WW2END1->>IMUX3 INT_R_X7Y90/INT_R.SW2END2->>IMUX21 INT_R_X7Y96/INT_R.NW2END2->>IMUX19 INT_R_X7Y96/INT_R.NW2END2->>WW2BEG1 INT_R_X9Y94/INT_R.EL1END1->>EL1BEG0 INT_R_X9Y96/INT_R.NE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

divisor_reg_n_0_[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_NW2A1 BRAM_L_X6Y95/BRAM_NW2A1_1 CLBLM_L_X10Y94/CLBLM_IMUX10 CLBLM_L_X10Y94/CLBLM_L_A4 CLBLM_L_X10Y94/CLBLM_SE2A1 CLBLM_L_X10Y95/CLBLM_EL1BEG0 CLBLM_L_X10Y95/CLBLM_IMUX16 CLBLM_L_X10Y95/CLBLM_IMUX24 CLBLM_L_X10Y95/CLBLM_IMUX32 CLBLM_L_X10Y95/CLBLM_IMUX9 CLBLM_L_X10Y95/CLBLM_L_A5 CLBLM_L_X10Y95/CLBLM_L_B3 CLBLM_L_X10Y95/CLBLM_M_B5 CLBLM_L_X10Y95/CLBLM_M_C1 CLBLM_L_X10Y96/CLBLM_IMUX32 CLBLM_L_X10Y96/CLBLM_M_C1 CLBLM_L_X10Y96/CLBLM_WR1END1 CLBLM_L_X8Y94/CLBLM_IMUX8 CLBLM_L_X8Y94/CLBLM_M_A5 CLBLM_L_X8Y94/CLBLM_NE2A0 CLBLM_L_X8Y95/CLBLM_IMUX1 CLBLM_L_X8Y95/CLBLM_IMUX18 CLBLM_L_X8Y95/CLBLM_M_A3 CLBLM_L_X8Y95/CLBLM_M_B2 CLBLM_L_X8Y95/CLBLM_WW2A0 CLBLM_L_X8Y96/CLBLM_WW2END0 CLBLM_R_X5Y96/CLBLM_IMUX10 CLBLM_R_X5Y96/CLBLM_L_A4 CLBLM_R_X5Y96/CLBLM_NW2A1 CLBLM_R_X7Y91/CLBLM_IMUX36 CLBLM_R_X7Y91/CLBLM_L_D2 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y93/CLBLM_M_AQ CLBLM_R_X7Y94/CLBLM_NE2A0 CLBLM_R_X7Y95/CLBLM_WW2A0 CLBLM_R_X7Y96/CLBLM_IMUX10 CLBLM_R_X7Y96/CLBLM_IMUX25 CLBLM_R_X7Y96/CLBLM_L_A4 CLBLM_R_X7Y96/CLBLM_L_B5 CLBLM_R_X7Y96/CLBLM_WW2END0 DSP_R_X9Y90/DSP_SE2A1_4 DSP_R_X9Y95/DSP_EL1BEG0_0 DSP_R_X9Y95/DSP_WR1END1_1 INT_INTERFACE_R_X9Y94/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y95/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y96/INT_INTERFACE_WR1END1 INT_L_X10Y94/EL1END_S3_0 INT_L_X10Y94/IMUX_L10 INT_L_X10Y94/SE2END1 INT_L_X10Y95/EL1END0 INT_L_X10Y95/IMUX_L16 INT_L_X10Y95/IMUX_L24 INT_L_X10Y95/IMUX_L32 INT_L_X10Y95/IMUX_L9 INT_L_X10Y95/NR1BEG0 INT_L_X10Y96/IMUX_L32 INT_L_X10Y96/NR1END0 INT_L_X10Y96/WR1BEG1 INT_L_X6Y95/NW2BEG1 INT_L_X6Y95/WW2END0 INT_L_X6Y96/NW2A1 INT_L_X8Y93/NE2END_S3_0 INT_L_X8Y94/IMUX_L8 INT_L_X8Y94/NE2END0 INT_L_X8Y94/NN2BEG0 INT_L_X8Y95/ER1BEG1 INT_L_X8Y95/IMUX_L1 INT_L_X8Y95/IMUX_L18 INT_L_X8Y95/NN2A0 INT_L_X8Y95/NN2END_S2_0 INT_L_X8Y95/SR1BEG_S0 INT_L_X8Y95/WW2BEG0 INT_L_X8Y96/NN2END0 INT_L_X8Y96/WW2A0 INT_R_X5Y96/IMUX10 INT_R_X5Y96/NW2END1 INT_R_X7Y91/BYP_ALT0 INT_R_X7Y91/BYP_BOUNCE0 INT_R_X7Y91/IMUX36 INT_R_X7Y91/SS2END0 INT_R_X7Y92/SS2A0 INT_R_X7Y93/LOGIC_OUTS4 INT_R_X7Y93/NE2BEG0 INT_R_X7Y93/SS2BEG0 INT_R_X7Y94/NE2A0 INT_R_X7Y95/WW2A0 INT_R_X7Y96/IMUX10 INT_R_X7Y96/IMUX25 INT_R_X7Y96/WW2END0 INT_R_X9Y94/SE2A1 INT_R_X9Y95/EL1BEG0 INT_R_X9Y95/ER1END1 INT_R_X9Y95/SE2BEG1 INT_R_X9Y96/WR1END1 INT_R_X9Y96/WW2BEG0 VBRK_X18Y100/VBRK_NW2A1 VBRK_X29Y100/VBRK_WR1END1 VBRK_X29Y98/VBRK_SE2A1 VBRK_X29Y99/VBRK_EL1BEG0 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y93/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X10Y94/INT_L.SE2END1->>IMUX_L10 INT_L_X10Y95/INT_L.EL1END0->>IMUX_L16 INT_L_X10Y95/INT_L.EL1END0->>IMUX_L24 INT_L_X10Y95/INT_L.EL1END0->>IMUX_L32 INT_L_X10Y95/INT_L.EL1END0->>IMUX_L9 INT_L_X10Y95/INT_L.EL1END0->>NR1BEG0 INT_L_X10Y96/INT_L.NR1END0->>IMUX_L32 INT_L_X10Y96/INT_L.NR1END0->>WR1BEG1 INT_L_X6Y95/INT_L.WW2END0->>NW2BEG1 INT_L_X8Y94/INT_L.NE2END0->>IMUX_L8 INT_L_X8Y94/INT_L.NE2END0->>NN2BEG0 INT_L_X8Y95/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X8Y95/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X8Y95/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X8Y95/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X8Y95/INT_L.SR1BEG_S0->>WW2BEG0 INT_R_X5Y96/INT_R.NW2END1->>IMUX10 INT_R_X7Y91/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y91/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X7Y91/INT_R.SS2END0->>BYP_ALT0 INT_R_X7Y93/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X7Y93/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X7Y96/INT_R.WW2END0->>IMUX10 INT_R_X7Y96/INT_R.WW2END0->>IMUX25 INT_R_X9Y95/INT_R.ER1END1->>EL1BEG0 INT_R_X9Y95/INT_R.ER1END1->>SE2BEG1 INT_R_X9Y96/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

divisor_reg_n_0_[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_WW2END2 BRAM_L_X6Y95/BRAM_WW2END2_1 CLBLM_L_X10Y94/CLBLM_ER1BEG0 CLBLM_L_X10Y94/CLBLM_IMUX9 CLBLM_L_X10Y94/CLBLM_L_A5 CLBLM_L_X10Y95/CLBLM_IMUX15 CLBLM_L_X10Y95/CLBLM_IMUX22 CLBLM_L_X10Y95/CLBLM_IMUX26 CLBLM_L_X10Y95/CLBLM_IMUX6 CLBLM_L_X10Y95/CLBLM_L_A1 CLBLM_L_X10Y95/CLBLM_L_B4 CLBLM_L_X10Y95/CLBLM_M_B1 CLBLM_L_X10Y95/CLBLM_M_C3 CLBLM_L_X10Y95/CLBLM_NE2A3 CLBLM_L_X10Y96/CLBLM_IMUX35 CLBLM_L_X10Y96/CLBLM_M_C6 CLBLM_L_X10Y96/CLBLM_WR1END3 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y91/CLBLM_L_BQ CLBLM_L_X8Y92/CLBLM_IMUX0 CLBLM_L_X8Y92/CLBLM_L_A3 CLBLM_L_X8Y94/CLBLM_IMUX1 CLBLM_L_X8Y94/CLBLM_M_A3 CLBLM_L_X8Y95/CLBLM_IMUX17 CLBLM_L_X8Y95/CLBLM_IMUX8 CLBLM_L_X8Y95/CLBLM_M_A5 CLBLM_L_X8Y95/CLBLM_M_B3 CLBLM_L_X8Y96/CLBLM_WW2END2 CLBLM_R_X5Y96/CLBLM_IMUX5 CLBLM_R_X5Y96/CLBLM_L_A6 CLBLM_R_X5Y96/CLBLM_WW2END2 CLBLM_R_X7Y96/CLBLM_IMUX13 CLBLM_R_X7Y96/CLBLM_IMUX6 CLBLM_R_X7Y96/CLBLM_L_A1 CLBLM_R_X7Y96/CLBLM_L_B6 CLBLM_R_X7Y96/CLBLM_WW2END2 DSP_R_X9Y90/DSP_ER1BEG0_4 DSP_R_X9Y95/DSP_NE2A3_0 DSP_R_X9Y95/DSP_WR1END3_1 INT_INTERFACE_R_X9Y94/INT_INTERFACE_ER1BEG0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_NE2A3 INT_INTERFACE_R_X9Y96/INT_INTERFACE_WR1END3 INT_L_X10Y94/ER1END0 INT_L_X10Y94/IMUX_L9 INT_L_X10Y95/FAN_ALT1 INT_L_X10Y95/FAN_BOUNCE1 INT_L_X10Y95/IMUX_L15 INT_L_X10Y95/IMUX_L22 INT_L_X10Y95/IMUX_L26 INT_L_X10Y95/IMUX_L6 INT_L_X10Y95/NE2END3 INT_L_X10Y95/NL1BEG2 INT_L_X10Y96/IMUX_L35 INT_L_X10Y96/NL1END2 INT_L_X10Y96/WR1BEG3 INT_L_X6Y96/WW2A2 INT_L_X8Y91/LOGIC_OUTS_L1 INT_L_X8Y91/NL1BEG0 INT_L_X8Y91/NL1END_S3_0 INT_L_X8Y92/IMUX_L0 INT_L_X8Y92/NL1END0 INT_L_X8Y92/NN2BEG0 INT_L_X8Y93/EL1BEG3 INT_L_X8Y93/NN2A0 INT_L_X8Y93/NN2END_S2_0 INT_L_X8Y94/EL1BEG_N3 INT_L_X8Y94/IMUX_L1 INT_L_X8Y94/NN2END0 INT_L_X8Y94/NR1BEG0 INT_L_X8Y95/IMUX_L17 INT_L_X8Y95/IMUX_L8 INT_L_X8Y95/NR1END0 INT_L_X8Y96/WW2A2 INT_R_X5Y96/IMUX5 INT_R_X5Y96/WW2END2 INT_R_X7Y96/IMUX13 INT_R_X7Y96/IMUX6 INT_R_X7Y96/WW2BEG2 INT_R_X7Y96/WW2END2 INT_R_X9Y93/EL1END3 INT_R_X9Y93/ER1BEG_S0 INT_R_X9Y93/NR1BEG3 INT_R_X9Y94/ER1BEG0 INT_R_X9Y94/NE2BEG3 INT_R_X9Y94/NR1END3 INT_R_X9Y95/NE2A3 INT_R_X9Y96/WR1END3 INT_R_X9Y96/WW2BEG2 VBRK_X18Y100/VBRK_WW2END2 VBRK_X29Y100/VBRK_WR1END3 VBRK_X29Y98/VBRK_ER1BEG0 VBRK_X29Y99/VBRK_NE2A3 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y94/INT_L.ER1END0->>IMUX_L9 INT_L_X10Y95/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y95/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X10Y95/INT_L.NE2END3->>FAN_ALT1 INT_L_X10Y95/INT_L.NE2END3->>IMUX_L15 INT_L_X10Y95/INT_L.NE2END3->>IMUX_L22 INT_L_X10Y95/INT_L.NE2END3->>IMUX_L6 INT_L_X10Y95/INT_L.NE2END3->>NL1BEG2 INT_L_X10Y96/INT_L.NL1END2->>IMUX_L35 INT_L_X10Y96/INT_L.NL1END2->>WR1BEG3 INT_L_X8Y91/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X8Y92/INT_L.NL1END0->>IMUX_L0 INT_L_X8Y92/INT_L.NL1END0->>NN2BEG0 INT_L_X8Y94/INT_L.NN2END0->>EL1BEG_N3 INT_L_X8Y94/INT_L.NN2END0->>IMUX_L1 INT_L_X8Y94/INT_L.NN2END0->>NR1BEG0 INT_L_X8Y95/INT_L.NR1END0->>IMUX_L17 INT_L_X8Y95/INT_L.NR1END0->>IMUX_L8 INT_R_X5Y96/INT_R.WW2END2->>IMUX5 INT_R_X7Y96/INT_R.WW2END2->>IMUX13 INT_R_X7Y96/INT_R.WW2END2->>IMUX6 INT_R_X7Y96/INT_R.WW2END2->>WW2BEG2 INT_R_X9Y93/INT_R.EL1END3->>ER1BEG_S0 INT_R_X9Y93/INT_R.EL1END3->>NR1BEG3 INT_R_X9Y94/INT_R.NR1END3->>NE2BEG3 INT_R_X9Y96/INT_R.WR1END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

divisor_reg_n_0_[4] - 
wires: BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_WW2END0 BRAM_L_X6Y95/BRAM_WW2END0_1 CLBLM_L_X10Y94/CLBLM_EE2A1 CLBLM_L_X10Y94/CLBLM_IMUX27 CLBLM_L_X10Y94/CLBLM_IMUX3 CLBLM_L_X10Y94/CLBLM_L_A2 CLBLM_L_X10Y94/CLBLM_M_B4 CLBLM_L_X10Y95/CLBLM_IMUX18 CLBLM_L_X10Y95/CLBLM_IMUX19 CLBLM_L_X10Y95/CLBLM_IMUX35 CLBLM_L_X10Y95/CLBLM_L_B2 CLBLM_L_X10Y95/CLBLM_M_B2 CLBLM_L_X10Y95/CLBLM_M_C6 CLBLM_L_X8Y92/CLBLM_IMUX24 CLBLM_L_X8Y92/CLBLM_M_B5 CLBLM_L_X8Y93/CLBLM_EL1BEG0 CLBLM_L_X8Y94/CLBLM_IMUX11 CLBLM_L_X8Y94/CLBLM_M_A4 CLBLM_L_X8Y94/CLBLM_NE2A1 CLBLM_L_X8Y95/CLBLM_IMUX27 CLBLM_L_X8Y95/CLBLM_M_B4 CLBLM_L_X8Y96/CLBLM_NW2A1 CLBLM_R_X5Y96/CLBLM_IMUX9 CLBLM_R_X5Y96/CLBLM_L_A5 CLBLM_R_X5Y96/CLBLM_WW2END0 CLBLM_R_X7Y93/CLBLM_EL1BEG0 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y93/CLBLM_M_BQ CLBLM_R_X7Y94/CLBLM_NE2A1 CLBLM_R_X7Y96/CLBLM_IMUX26 CLBLM_R_X7Y96/CLBLM_L_B4 CLBLM_R_X7Y96/CLBLM_NW2A1 DSP_R_X9Y90/DSP_EE2A1_4 INT_INTERFACE_R_X9Y94/INT_INTERFACE_EE2A1 INT_L_X10Y94/EE2END1 INT_L_X10Y94/IMUX_L27 INT_L_X10Y94/IMUX_L3 INT_L_X10Y94/NR1BEG1 INT_L_X10Y95/IMUX_L18 INT_L_X10Y95/IMUX_L19 INT_L_X10Y95/IMUX_L35 INT_L_X10Y95/NR1END1 INT_L_X6Y96/WW2A0 INT_L_X8Y92/EL1END_S3_0 INT_L_X8Y92/IMUX_L24 INT_L_X8Y92/SL1END0 INT_L_X8Y93/EL1END0 INT_L_X8Y93/SL1BEG0 INT_L_X8Y94/EE2BEG1 INT_L_X8Y94/IMUX_L11 INT_L_X8Y94/NE2END1 INT_L_X8Y94/NR1BEG1 INT_L_X8Y95/IMUX_L27 INT_L_X8Y95/NR1END1 INT_L_X8Y95/NW2BEG1 INT_L_X8Y96/NW2A1 INT_R_X5Y96/IMUX9 INT_R_X5Y96/WW2END0 INT_R_X7Y93/EL1BEG0 INT_R_X7Y93/LOGIC_OUTS5 INT_R_X7Y93/NE2BEG1 INT_R_X7Y94/NE2A1 INT_R_X7Y96/IMUX26 INT_R_X7Y96/NW2END1 INT_R_X7Y96/WW2BEG0 INT_R_X9Y94/EE2A1 VBRK_X18Y100/VBRK_WW2END0 VBRK_X29Y98/VBRK_EE2A1 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y93/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X10Y94/INT_L.EE2END1->>IMUX_L27 INT_L_X10Y94/INT_L.EE2END1->>IMUX_L3 INT_L_X10Y94/INT_L.EE2END1->>NR1BEG1 INT_L_X10Y95/INT_L.NR1END1->>IMUX_L18 INT_L_X10Y95/INT_L.NR1END1->>IMUX_L19 INT_L_X10Y95/INT_L.NR1END1->>IMUX_L35 INT_L_X8Y92/INT_L.SL1END0->>IMUX_L24 INT_L_X8Y93/INT_L.EL1END0->>SL1BEG0 INT_L_X8Y94/INT_L.NE2END1->>EE2BEG1 INT_L_X8Y94/INT_L.NE2END1->>IMUX_L11 INT_L_X8Y94/INT_L.NE2END1->>NR1BEG1 INT_L_X8Y95/INT_L.NR1END1->>IMUX_L27 INT_L_X8Y95/INT_L.NR1END1->>NW2BEG1 INT_R_X5Y96/INT_R.WW2END0->>IMUX9 INT_R_X7Y93/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X7Y93/INT_R.LOGIC_OUTS5->>NE2BEG1 INT_R_X7Y96/INT_R.NW2END1->>IMUX26 INT_R_X7Y96/INT_R.NW2END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

down_clocking_odd_0/ct_0_reg[3] - 
wires: CLBLM_L_X8Y94/CLBLM_IMUX7 CLBLM_L_X8Y94/CLBLM_M_A1 CLBLM_L_X8Y95/CLBLM_IMUX15 CLBLM_L_X8Y95/CLBLM_M_B1 CLBLM_L_X8Y97/CLBLM_IMUX38 CLBLM_L_X8Y97/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y97/CLBLM_M_D3 CLBLM_L_X8Y97/CLBLM_M_DQ INT_L_X8Y94/IMUX_L7 INT_L_X8Y94/SL1END3 INT_L_X8Y95/IMUX_L15 INT_L_X8Y95/SL1BEG3 INT_L_X8Y95/SS2END3 INT_L_X8Y96/SS2A3 INT_L_X8Y96/SS2END_N0_3 INT_L_X8Y97/IMUX_L38 INT_L_X8Y97/LOGIC_OUTS_L7 INT_L_X8Y97/SS2BEG3 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y97/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X8Y94/INT_L.SL1END3->>IMUX_L7 INT_L_X8Y95/INT_L.SS2END3->>IMUX_L15 INT_L_X8Y95/INT_L.SS2END3->>SL1BEG3 INT_L_X8Y97/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X8Y97/INT_L.LOGIC_OUTS_L7->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a0_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_0_reg[0] - 
wires: CLBLM_L_X8Y95/CLBLM_IMUX2 CLBLM_L_X8Y95/CLBLM_M_A2 CLBLM_L_X8Y97/CLBLM_IMUX1 CLBLM_L_X8Y97/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y97/CLBLM_M_A3 CLBLM_L_X8Y97/CLBLM_M_AQ INT_L_X8Y95/IMUX_L2 INT_L_X8Y95/SS2END0 INT_L_X8Y96/SS2A0 INT_L_X8Y97/IMUX_L1 INT_L_X8Y97/LOGIC_OUTS_L4 INT_L_X8Y97/SS2BEG0 
pips: CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y97/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y95/INT_L.SS2END0->>IMUX_L2 INT_L_X8Y97/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y97/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

down_clocking_odd_0/ct_0_reg[1] - 
wires: CLBLM_L_X8Y95/CLBLM_IMUX11 CLBLM_L_X8Y95/CLBLM_M_A4 CLBLM_L_X8Y97/CLBLM_IMUX18 CLBLM_L_X8Y97/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y97/CLBLM_M_B2 CLBLM_L_X8Y97/CLBLM_M_BQ INT_L_X8Y95/IMUX_L11 INT_L_X8Y95/SS2END1 INT_L_X8Y96/SS2A1 INT_L_X8Y97/IMUX_L18 INT_L_X8Y97/LOGIC_OUTS_L5 INT_L_X8Y97/SS2BEG1 
pips: CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y97/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y95/INT_L.SS2END1->>IMUX_L11 INT_L_X8Y97/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X8Y97/INT_L.LOGIC_OUTS_L5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

a0_carry_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a0_carry_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a0_carry_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a0_carry_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

a_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/a0_carry__0_n_0 - 
wires: BRKH_INT_X8Y99/BRKH_INT_NN2A2 CLBLM_L_X10Y95/CLBLM_IMUX7 CLBLM_L_X10Y95/CLBLM_M_A1 CLBLM_L_X10Y95/CLBLM_SE2A3 CLBLM_L_X8Y100/CLBLM_IMUX12 CLBLM_L_X8Y100/CLBLM_IMUX28 CLBLM_L_X8Y100/CLBLM_IMUX4 CLBLM_L_X8Y100/CLBLM_IMUX43 CLBLM_L_X8Y100/CLBLM_M_A6 CLBLM_L_X8Y100/CLBLM_M_B6 CLBLM_L_X8Y100/CLBLM_M_C4 CLBLM_L_X8Y100/CLBLM_M_D6 CLBLM_L_X8Y96/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y96/CLBLM_M_COUT CLBLM_L_X8Y96/CLBLM_M_DMUX CLBLM_L_X8Y97/CLBLM_IMUX24 CLBLM_L_X8Y97/CLBLM_IMUX32 CLBLM_L_X8Y97/CLBLM_IMUX40 CLBLM_L_X8Y97/CLBLM_IMUX8 CLBLM_L_X8Y97/CLBLM_M_A5 CLBLM_L_X8Y97/CLBLM_M_B5 CLBLM_L_X8Y97/CLBLM_M_C1 CLBLM_L_X8Y97/CLBLM_M_D1 CLBLM_L_X8Y98/CLBLM_IMUX11 CLBLM_L_X8Y98/CLBLM_IMUX12 CLBLM_L_X8Y98/CLBLM_IMUX28 CLBLM_L_X8Y98/CLBLM_IMUX43 CLBLM_L_X8Y98/CLBLM_M_A4 CLBLM_L_X8Y98/CLBLM_M_B6 CLBLM_L_X8Y98/CLBLM_M_C4 CLBLM_L_X8Y98/CLBLM_M_D6 CLBLM_L_X8Y99/CLBLM_IMUX17 CLBLM_L_X8Y99/CLBLM_IMUX2 CLBLM_L_X8Y99/CLBLM_IMUX32 CLBLM_L_X8Y99/CLBLM_IMUX40 CLBLM_L_X8Y99/CLBLM_M_A2 CLBLM_L_X8Y99/CLBLM_M_B3 CLBLM_L_X8Y99/CLBLM_M_C1 CLBLM_L_X8Y99/CLBLM_M_D1 DSP_R_X9Y95/DSP_SE2A3_0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_SE2A3 INT_L_X10Y95/IMUX_L7 INT_L_X10Y95/SE2END3 INT_L_X8Y100/IMUX_L12 INT_L_X8Y100/IMUX_L28 INT_L_X8Y100/IMUX_L4 INT_L_X8Y100/IMUX_L43 INT_L_X8Y100/NN2END2 INT_L_X8Y96/EL1BEG3 INT_L_X8Y96/LOGIC_OUTS_L23 INT_L_X8Y96/NL1BEG0 INT_L_X8Y96/NL1END_S3_0 INT_L_X8Y97/EL1BEG_N3 INT_L_X8Y97/IMUX_L24 INT_L_X8Y97/IMUX_L32 INT_L_X8Y97/IMUX_L40 INT_L_X8Y97/IMUX_L8 INT_L_X8Y97/NL1BEG2 INT_L_X8Y97/NL1BEG_N3 INT_L_X8Y97/NL1END0 INT_L_X8Y97/NN2BEG0 INT_L_X8Y98/IMUX_L11 INT_L_X8Y98/IMUX_L12 INT_L_X8Y98/IMUX_L28 INT_L_X8Y98/IMUX_L43 INT_L_X8Y98/NL1BEG1 INT_L_X8Y98/NL1END2 INT_L_X8Y98/NN2A0 INT_L_X8Y98/NN2BEG2 INT_L_X8Y98/NN2END_S2_0 INT_L_X8Y99/IMUX_L17 INT_L_X8Y99/IMUX_L2 INT_L_X8Y99/IMUX_L32 INT_L_X8Y99/IMUX_L40 INT_L_X8Y99/NL1END1 INT_L_X8Y99/NN2A2 INT_L_X8Y99/NN2END0 INT_R_X9Y95/SE2A3 INT_R_X9Y96/EL1END3 INT_R_X9Y96/SE2BEG3 VBRK_X29Y99/VBRK_SE2A3 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y100/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y100/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y100/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y100/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y96/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X8Y96/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y99/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y99/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y99/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y99/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X10Y95/INT_L.SE2END3->>IMUX_L7 INT_L_X8Y100/INT_L.NN2END2->>IMUX_L12 INT_L_X8Y100/INT_L.NN2END2->>IMUX_L28 INT_L_X8Y100/INT_L.NN2END2->>IMUX_L4 INT_L_X8Y100/INT_L.NN2END2->>IMUX_L43 INT_L_X8Y96/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y97/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X8Y97/INT_L.NL1END0->>EL1BEG_N3 INT_L_X8Y97/INT_L.NL1END0->>IMUX_L24 INT_L_X8Y97/INT_L.NL1END0->>IMUX_L32 INT_L_X8Y97/INT_L.NL1END0->>IMUX_L40 INT_L_X8Y97/INT_L.NL1END0->>IMUX_L8 INT_L_X8Y97/INT_L.NL1END0->>NL1BEG_N3 INT_L_X8Y97/INT_L.NL1END0->>NN2BEG0 INT_L_X8Y98/INT_L.NL1END2->>IMUX_L11 INT_L_X8Y98/INT_L.NL1END2->>IMUX_L12 INT_L_X8Y98/INT_L.NL1END2->>IMUX_L28 INT_L_X8Y98/INT_L.NL1END2->>IMUX_L43 INT_L_X8Y98/INT_L.NL1END2->>NL1BEG1 INT_L_X8Y98/INT_L.NL1END2->>NN2BEG2 INT_L_X8Y99/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y99/INT_L.NL1END1->>IMUX_L2 INT_L_X8Y99/INT_L.NN2END0->>IMUX_L32 INT_L_X8Y99/INT_L.NN2END0->>IMUX_L40 INT_R_X9Y96/INT_R.EL1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

down_clocking_even_0/go - 
wires: CLBLM_L_X10Y94/CLBLM_IMUX28 CLBLM_L_X10Y94/CLBLM_IMUX4 CLBLM_L_X10Y94/CLBLM_M_A6 CLBLM_L_X10Y94/CLBLM_M_C4 CLBLM_L_X10Y95/CLBLM_IMUX2 CLBLM_L_X10Y95/CLBLM_M_A2 CLBLM_L_X10Y95/CLBLM_WW2A0 CLBLM_L_X10Y98/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y98/CLBLM_M_A CLBLM_L_X10Y98/CLBLM_WR1END1 CLBLM_L_X10Y98/CLBLM_WW2A0 CLBLM_L_X8Y93/CLBLM_IMUX18 CLBLM_L_X8Y93/CLBLM_IMUX2 CLBLM_L_X8Y93/CLBLM_M_A2 CLBLM_L_X8Y93/CLBLM_M_B2 CLBLM_L_X8Y95/CLBLM_WR1END2 CLBLM_L_X8Y96/CLBLM_SW2A1 CLBLM_L_X8Y98/CLBLM_WR1END2 CLBLM_L_X8Y99/CLBLM_IMUX10 CLBLM_L_X8Y99/CLBLM_L_A4 CLBLM_R_X7Y95/CLBLM_FAN7 CLBLM_R_X7Y95/CLBLM_M_CE CLBLM_R_X7Y95/CLBLM_WR1END2 CLBLM_R_X7Y96/CLBLM_FAN7 CLBLM_R_X7Y96/CLBLM_M_CE CLBLM_R_X7Y96/CLBLM_SW2A1 CLBLM_R_X7Y97/CLBLM_FAN7 CLBLM_R_X7Y97/CLBLM_M_CE CLBLM_R_X7Y98/CLBLM_FAN7 CLBLM_R_X7Y98/CLBLM_M_CE CLBLM_R_X7Y98/CLBLM_WR1END2 DSP_R_X9Y95/DSP_WR1END1_3 DSP_R_X9Y95/DSP_WW2A0_0 DSP_R_X9Y95/DSP_WW2A0_3 INT_INTERFACE_R_X9Y95/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X9Y98/INT_INTERFACE_WR1END1 INT_INTERFACE_R_X9Y98/INT_INTERFACE_WW2A0 INT_L_X10Y94/IMUX_L28 INT_L_X10Y94/IMUX_L4 INT_L_X10Y94/SR1END1 INT_L_X10Y95/IMUX_L2 INT_L_X10Y95/SR1BEG1 INT_L_X10Y95/SS2END0 INT_L_X10Y95/WW2BEG0 INT_L_X10Y96/SS2A0 INT_L_X10Y97/SL1END0 INT_L_X10Y97/SS2BEG0 INT_L_X10Y98/LOGIC_OUTS_L12 INT_L_X10Y98/SL1BEG0 INT_L_X10Y98/WR1BEG1 INT_L_X10Y98/WW2BEG0 INT_L_X8Y93/IMUX_L18 INT_L_X8Y93/IMUX_L2 INT_L_X8Y93/SS2END0 INT_L_X8Y94/SS2A0 INT_L_X8Y95/SS2BEG0 INT_L_X8Y95/WR1BEG2 INT_L_X8Y95/WW2END0 INT_L_X8Y96/SW2A1 INT_L_X8Y97/SR1END1 INT_L_X8Y97/SW2BEG1 INT_L_X8Y98/SR1BEG1 INT_L_X8Y98/WR1BEG2 INT_L_X8Y98/WW2END0 INT_L_X8Y99/IMUX_L10 INT_L_X8Y99/NW2END1 INT_R_X7Y95/FAN7 INT_R_X7Y95/FAN_ALT7 INT_R_X7Y95/NN2BEG2 INT_R_X7Y95/WR1END2 INT_R_X7Y96/FAN7 INT_R_X7Y96/FAN_ALT7 INT_R_X7Y96/NN2A2 INT_R_X7Y96/SW2END1 INT_R_X7Y97/FAN7 INT_R_X7Y97/FAN_ALT7 INT_R_X7Y97/NN2END2 INT_R_X7Y98/FAN7 INT_R_X7Y98/FAN_ALT7 INT_R_X7Y98/WR1END2 INT_R_X9Y95/WW2A0 INT_R_X9Y98/NW2BEG1 INT_R_X9Y98/WR1END1 INT_R_X9Y98/WW2A0 INT_R_X9Y99/NW2A1 VBRK_X29Y102/VBRK_WR1END1 VBRK_X29Y102/VBRK_WW2A0 VBRK_X29Y99/VBRK_WW2A0 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y98/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y99/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y95/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y96/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y97/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y98/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X10Y94/INT_L.SR1END1->>IMUX_L28 INT_L_X10Y94/INT_L.SR1END1->>IMUX_L4 INT_L_X10Y95/INT_L.SS2END0->>IMUX_L2 INT_L_X10Y95/INT_L.SS2END0->>SR1BEG1 INT_L_X10Y95/INT_L.SS2END0->>WW2BEG0 INT_L_X10Y97/INT_L.SL1END0->>SS2BEG0 INT_L_X10Y98/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_L_X10Y98/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_L_X10Y98/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_L_X8Y93/INT_L.SS2END0->>IMUX_L18 INT_L_X8Y93/INT_L.SS2END0->>IMUX_L2 INT_L_X8Y95/INT_L.WW2END0->>SS2BEG0 INT_L_X8Y95/INT_L.WW2END0->>WR1BEG2 INT_L_X8Y97/INT_L.SR1END1->>SW2BEG1 INT_L_X8Y98/INT_L.WW2END0->>SR1BEG1 INT_L_X8Y98/INT_L.WW2END0->>WR1BEG2 INT_L_X8Y99/INT_L.NW2END1->>IMUX_L10 INT_R_X7Y95/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y95/INT_R.WR1END2->>FAN_ALT7 INT_R_X7Y95/INT_R.WR1END2->>NN2BEG2 INT_R_X7Y96/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y96/INT_R.SW2END1->>FAN_ALT7 INT_R_X7Y97/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y97/INT_R.NN2END2->>FAN_ALT7 INT_R_X7Y98/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y98/INT_R.WR1END2->>FAN_ALT7 INT_R_X9Y98/INT_R.WR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 23, 

down_clocking_odd_0/b - 
wires: CLBLM_L_X10Y94/CLBLM_IMUX1 CLBLM_L_X10Y94/CLBLM_IMUX25 CLBLM_L_X10Y94/CLBLM_IMUX29 CLBLM_L_X10Y94/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y94/CLBLM_L_B5 CLBLM_L_X10Y94/CLBLM_M_A3 CLBLM_L_X10Y94/CLBLM_M_AQ CLBLM_L_X10Y94/CLBLM_M_C2 CLBLM_L_X10Y95/CLBLM_IMUX8 CLBLM_L_X10Y95/CLBLM_M_A5 INT_L_X10Y94/BYP_ALT1 INT_L_X10Y94/BYP_BOUNCE1 INT_L_X10Y94/IMUX_L1 INT_L_X10Y94/IMUX_L25 INT_L_X10Y94/IMUX_L29 INT_L_X10Y94/LOGIC_OUTS_L4 INT_L_X10Y94/NR1BEG0 INT_L_X10Y95/IMUX_L8 INT_L_X10Y95/NR1END0 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y94/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X10Y94/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y94/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X10Y94/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X10Y94/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X10Y94/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X10Y94/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X10Y95/INT_L.NR1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

down_clocking_odd_0/a_reg_n_0 - 
wires: CLBLM_L_X10Y94/CLBLM_IMUX16 CLBLM_L_X10Y94/CLBLM_IMUX8 CLBLM_L_X10Y94/CLBLM_L_B3 CLBLM_L_X10Y94/CLBLM_M_A5 CLBLM_L_X10Y95/CLBLM_IMUX1 CLBLM_L_X10Y95/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y95/CLBLM_M_A3 CLBLM_L_X10Y95/CLBLM_M_AQ CLBLM_L_X10Y95/CLBLM_NW4A0 CLBLM_L_X8Y99/CLBLM_IMUX6 CLBLM_L_X8Y99/CLBLM_L_A1 DSP_R_X9Y95/DSP_NW4A0_0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_NW4A0 INT_L_X10Y94/IMUX_L16 INT_L_X10Y94/IMUX_L8 INT_L_X10Y94/SL1END0 INT_L_X10Y95/IMUX_L1 INT_L_X10Y95/LOGIC_OUTS_L4 INT_L_X10Y95/NW6BEG0 INT_L_X10Y95/SL1BEG0 INT_L_X8Y98/NW6END_S0_0 INT_L_X8Y99/IMUX_L6 INT_L_X8Y99/NL1BEG_N3 INT_L_X8Y99/NW6END0 INT_R_X9Y95/NW6A0 INT_R_X9Y96/NW6B0 INT_R_X9Y97/NW6C0 INT_R_X9Y98/NW6D0 INT_R_X9Y99/NW6E0 VBRK_X29Y99/VBRK_NW4A0 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y95/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y99/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y94/INT_L.SL1END0->>IMUX_L16 INT_L_X10Y94/INT_L.SL1END0->>IMUX_L8 INT_L_X10Y95/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X10Y95/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_L_X10Y95/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X8Y99/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X8Y99/INT_L.NW6END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

b0_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_1_reg[6] - 
wires: CLBLM_L_X10Y95/CLBLM_EE2A2 CLBLM_L_X10Y95/CLBLM_IMUX37 CLBLM_L_X10Y95/CLBLM_L_D4 CLBLM_L_X8Y95/CLBLM_IMUX20 CLBLM_L_X8Y95/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y95/CLBLM_L_C2 CLBLM_L_X8Y95/CLBLM_L_CQ DSP_R_X9Y95/DSP_EE2A2_0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_EE2A2 INT_L_X10Y95/EE2END2 INT_L_X10Y95/IMUX_L37 INT_L_X8Y95/EE2BEG2 INT_L_X8Y95/IMUX_L20 INT_L_X8Y95/LOGIC_OUTS_L2 INT_R_X9Y95/EE2A2 VBRK_X29Y99/VBRK_EE2A2 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y95/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y95/INT_L.EE2END2->>IMUX_L37 INT_L_X8Y95/INT_L.LOGIC_OUTS_L2->>EE2BEG2 INT_L_X8Y95/INT_L.LOGIC_OUTS_L2->>IMUX_L20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_odd_0/ct_1_reg[7] - 
wires: CLBLM_L_X10Y95/CLBLM_EE2A3 CLBLM_L_X10Y95/CLBLM_IMUX46 CLBLM_L_X10Y95/CLBLM_L_D5 CLBLM_L_X8Y95/CLBLM_IMUX39 CLBLM_L_X8Y95/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y95/CLBLM_L_D3 CLBLM_L_X8Y95/CLBLM_L_DQ DSP_R_X9Y95/DSP_EE2A3_0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_EE2A3 INT_L_X10Y95/EE2END3 INT_L_X10Y95/IMUX_L46 INT_L_X8Y95/EE2BEG3 INT_L_X8Y95/IMUX_L39 INT_L_X8Y95/LOGIC_OUTS_L3 INT_R_X9Y95/EE2A3 VBRK_X29Y99/VBRK_EE2A3 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y95/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X10Y95/INT_L.EE2END3->>IMUX_L46 INT_L_X8Y95/INT_L.LOGIC_OUTS_L3->>EE2BEG3 INT_L_X8Y95/INT_L.LOGIC_OUTS_L3->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

b0_carry_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_1_reg[14] - 
wires: CLBLM_L_X10Y96/CLBLM_IMUX36 CLBLM_L_X10Y96/CLBLM_L_D2 CLBLM_L_X10Y97/CLBLM_EE2A2 CLBLM_L_X8Y97/CLBLM_IMUX20 CLBLM_L_X8Y97/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y97/CLBLM_L_C2 CLBLM_L_X8Y97/CLBLM_L_CQ DSP_R_X9Y95/DSP_EE2A2_2 INT_INTERFACE_R_X9Y97/INT_INTERFACE_EE2A2 INT_L_X10Y96/IMUX_L36 INT_L_X10Y96/SL1END2 INT_L_X10Y97/EE2END2 INT_L_X10Y97/SL1BEG2 INT_L_X8Y97/EE2BEG2 INT_L_X8Y97/IMUX_L20 INT_L_X8Y97/LOGIC_OUTS_L2 INT_R_X9Y97/EE2A2 VBRK_X29Y101/VBRK_EE2A2 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y97/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y96/INT_L.SL1END2->>IMUX_L36 INT_L_X10Y97/INT_L.EE2END2->>SL1BEG2 INT_L_X8Y97/INT_L.LOGIC_OUTS_L2->>EE2BEG2 INT_L_X8Y97/INT_L.LOGIC_OUTS_L2->>IMUX_L20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_odd_0/ct_1_reg[15] - 
wires: CLBLM_L_X10Y96/CLBLM_IMUX37 CLBLM_L_X10Y96/CLBLM_L_D4 CLBLM_L_X10Y96/CLBLM_SE2A2 CLBLM_L_X8Y97/CLBLM_IMUX39 CLBLM_L_X8Y97/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y97/CLBLM_L_D3 CLBLM_L_X8Y97/CLBLM_L_DQ DSP_R_X9Y95/DSP_SE2A2_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_SE2A2 INT_L_X10Y96/IMUX_L37 INT_L_X10Y96/SE2END2 INT_L_X8Y97/EL1BEG2 INT_L_X8Y97/IMUX_L39 INT_L_X8Y97/LOGIC_OUTS_L3 INT_R_X9Y96/SE2A2 INT_R_X9Y97/EL1END2 INT_R_X9Y97/SE2BEG2 VBRK_X29Y100/VBRK_SE2A2 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y97/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X10Y96/INT_L.SE2END2->>IMUX_L37 INT_L_X8Y97/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_L_X8Y97/INT_L.LOGIC_OUTS_L3->>IMUX_L39 INT_R_X9Y97/INT_R.EL1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

b0_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_1_reg[4] - 
wires: CLBLM_L_X10Y95/CLBLM_EE2A0 CLBLM_L_X10Y95/CLBLM_IMUX33 CLBLM_L_X10Y95/CLBLM_L_C1 CLBLM_L_X8Y95/CLBLM_IMUX0 CLBLM_L_X8Y95/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y95/CLBLM_L_A3 CLBLM_L_X8Y95/CLBLM_L_AQ DSP_R_X9Y95/DSP_EE2A0_0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_EE2A0 INT_L_X10Y95/EE2END0 INT_L_X10Y95/IMUX_L33 INT_L_X8Y95/EE2BEG0 INT_L_X8Y95/IMUX_L0 INT_L_X8Y95/LOGIC_OUTS_L0 INT_R_X9Y95/EE2A0 VBRK_X29Y99/VBRK_EE2A0 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y95/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y95/INT_L.EE2END0->>IMUX_L33 INT_L_X8Y95/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X8Y95/INT_L.LOGIC_OUTS_L0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_odd_0/ct_1_reg[5] - 
wires: CLBLM_L_X10Y95/CLBLM_ER1BEG3 CLBLM_L_X10Y95/CLBLM_IMUX30 CLBLM_L_X10Y95/CLBLM_L_C5 CLBLM_L_X8Y95/CLBLM_IMUX19 CLBLM_L_X8Y95/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y95/CLBLM_L_B2 CLBLM_L_X8Y95/CLBLM_L_BQ DSP_R_X9Y95/DSP_ER1BEG3_0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_ER1BEG3 INT_L_X10Y95/ER1END3 INT_L_X10Y95/IMUX_L30 INT_L_X10Y96/ER1END_N3_3 INT_L_X8Y95/ER1BEG2 INT_L_X8Y95/IMUX_L19 INT_L_X8Y95/LOGIC_OUTS_L1 INT_R_X9Y95/ER1BEG3 INT_R_X9Y95/ER1END2 VBRK_X29Y99/VBRK_ER1BEG3 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y95/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y95/INT_L.ER1END3->>IMUX_L30 INT_L_X8Y95/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X8Y95/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_R_X9Y95/INT_R.ER1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

b0_carry_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_1_reg[12] - 
wires: CLBLM_L_X10Y96/CLBLM_ER1BEG1 CLBLM_L_X10Y96/CLBLM_IMUX20 CLBLM_L_X10Y96/CLBLM_L_C2 CLBLM_L_X8Y97/CLBLM_IMUX0 CLBLM_L_X8Y97/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y97/CLBLM_L_A3 CLBLM_L_X8Y97/CLBLM_L_AQ DSP_R_X9Y95/DSP_ER1BEG1_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_ER1BEG1 INT_L_X10Y96/ER1END1 INT_L_X10Y96/IMUX_L20 INT_L_X8Y96/SE2A0 INT_L_X8Y97/IMUX_L0 INT_L_X8Y97/LOGIC_OUTS_L0 INT_L_X8Y97/SE2BEG0 INT_R_X9Y96/ER1BEG1 INT_R_X9Y96/SE2END0 VBRK_X29Y100/VBRK_ER1BEG1 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y97/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y96/INT_L.ER1END1->>IMUX_L20 INT_L_X8Y97/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y97/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_R_X9Y96/INT_R.SE2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_odd_0/ct_1_reg[13] - 
wires: CLBLM_L_X10Y96/CLBLM_EL1BEG3 CLBLM_L_X10Y96/CLBLM_IMUX23 CLBLM_L_X10Y96/CLBLM_L_C3 CLBLM_L_X8Y97/CLBLM_IMUX19 CLBLM_L_X8Y97/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y97/CLBLM_L_B2 CLBLM_L_X8Y97/CLBLM_L_BQ DSP_R_X9Y95/DSP_EL1BEG3_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_EL1BEG3 INT_L_X10Y96/EL1END3 INT_L_X10Y96/IMUX_L23 INT_L_X8Y97/EL1BEG0 INT_L_X8Y97/IMUX_L19 INT_L_X8Y97/LOGIC_OUTS_L1 INT_R_X9Y96/EL1BEG3 INT_R_X9Y96/EL1END_S3_0 INT_R_X9Y97/EL1BEG_N3 INT_R_X9Y97/EL1END0 VBRK_X29Y100/VBRK_EL1BEG3 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y97/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y96/INT_L.EL1END3->>IMUX_L23 INT_L_X8Y97/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X8Y97/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_R_X9Y97/INT_R.EL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

b0_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_1_reg[10] - 
wires: CLBLM_L_X10Y96/CLBLM_EL1BEG0 CLBLM_L_X10Y96/CLBLM_IMUX16 CLBLM_L_X10Y96/CLBLM_L_B3 CLBLM_L_X8Y96/CLBLM_IMUX20 CLBLM_L_X8Y96/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y96/CLBLM_L_C2 CLBLM_L_X8Y96/CLBLM_L_CQ DSP_R_X9Y95/DSP_EL1BEG0_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_EL1BEG0 INT_L_X10Y95/EL1END_S3_0 INT_L_X10Y96/EL1END0 INT_L_X10Y96/IMUX_L16 INT_L_X8Y96/EL1BEG1 INT_L_X8Y96/IMUX_L20 INT_L_X8Y96/LOGIC_OUTS_L2 INT_R_X9Y96/EL1BEG0 INT_R_X9Y96/EL1END1 VBRK_X29Y100/VBRK_EL1BEG0 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y96/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y96/INT_L.EL1END0->>IMUX_L16 INT_L_X8Y96/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_L_X8Y96/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_R_X9Y96/INT_R.EL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_odd_0/ct_1_reg[11] - 
wires: CLBLM_L_X10Y96/CLBLM_EE2A3 CLBLM_L_X10Y96/CLBLM_IMUX14 CLBLM_L_X10Y96/CLBLM_L_B1 CLBLM_L_X8Y96/CLBLM_IMUX39 CLBLM_L_X8Y96/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y96/CLBLM_L_D3 CLBLM_L_X8Y96/CLBLM_L_DQ DSP_R_X9Y95/DSP_EE2A3_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_EE2A3 INT_L_X10Y96/EE2END3 INT_L_X10Y96/IMUX_L14 INT_L_X8Y96/EE2BEG3 INT_L_X8Y96/IMUX_L39 INT_L_X8Y96/LOGIC_OUTS_L3 INT_R_X9Y96/EE2A3 VBRK_X29Y100/VBRK_EE2A3 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y96/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X10Y96/INT_L.EE2END3->>IMUX_L14 INT_L_X8Y96/INT_L.LOGIC_OUTS_L3->>EE2BEG3 INT_L_X8Y96/INT_L.LOGIC_OUTS_L3->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

b0_carry_i_3__0_n_0 - 
wires: CLBLM_L_X10Y94/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y94/CLBLM_L_A CLBLM_L_X10Y95/CLBLM_BYP5 CLBLM_L_X10Y95/CLBLM_L_BX INT_L_X10Y94/LOGIC_OUTS_L8 INT_L_X10Y94/NL1BEG2 INT_L_X10Y94/NL1BEG_N3 INT_L_X10Y95/BYP_ALT5 INT_L_X10Y95/BYP_L5 INT_L_X10Y95/NL1END2 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y95/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX INT_L_X10Y94/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X10Y94/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X10Y95/INT_L.BYP_ALT5->>BYP_L5 INT_L_X10Y95/INT_L.NL1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_1_reg[2] - 
wires: CLBLM_L_X10Y94/CLBLM_EE2A2 CLBLM_L_X10Y94/CLBLM_IMUX5 CLBLM_L_X10Y94/CLBLM_L_A6 CLBLM_L_X10Y95/CLBLM_ER1BEG0 CLBLM_L_X10Y95/CLBLM_IMUX25 CLBLM_L_X10Y95/CLBLM_L_B5 CLBLM_L_X8Y94/CLBLM_IMUX20 CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y94/CLBLM_L_C2 CLBLM_L_X8Y94/CLBLM_L_CQ DSP_R_X9Y90/DSP_EE2A2_4 DSP_R_X9Y95/DSP_ER1BEG0_0 INT_INTERFACE_R_X9Y94/INT_INTERFACE_EE2A2 INT_INTERFACE_R_X9Y95/INT_INTERFACE_ER1BEG0 INT_L_X10Y94/EE2END2 INT_L_X10Y94/IMUX_L5 INT_L_X10Y95/ER1END0 INT_L_X10Y95/IMUX_L25 INT_L_X8Y94/EE2BEG2 INT_L_X8Y94/ER1BEG3 INT_L_X8Y94/IMUX_L20 INT_L_X8Y94/LOGIC_OUTS_L2 INT_R_X9Y94/EE2A2 INT_R_X9Y94/ER1BEG_S0 INT_R_X9Y94/ER1END3 INT_R_X9Y95/ER1BEG0 INT_R_X9Y95/ER1END_N3_3 VBRK_X29Y98/VBRK_EE2A2 VBRK_X29Y99/VBRK_ER1BEG0 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y94/INT_L.EE2END2->>IMUX_L5 INT_L_X10Y95/INT_L.ER1END0->>IMUX_L25 INT_L_X8Y94/INT_L.LOGIC_OUTS_L2->>EE2BEG2 INT_L_X8Y94/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X8Y94/INT_L.LOGIC_OUTS_L2->>IMUX_L20 INT_R_X9Y94/INT_R.ER1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_odd_0/ct_1_reg[3] - 
wires: CLBLM_L_X10Y94/CLBLM_EE2A3 CLBLM_L_X10Y94/CLBLM_IMUX6 CLBLM_L_X10Y94/CLBLM_L_A1 CLBLM_L_X10Y95/CLBLM_IMUX14 CLBLM_L_X10Y95/CLBLM_L_B1 CLBLM_L_X8Y94/CLBLM_IMUX39 CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y94/CLBLM_L_D3 CLBLM_L_X8Y94/CLBLM_L_DQ DSP_R_X9Y90/DSP_EE2A3_4 INT_INTERFACE_R_X9Y94/INT_INTERFACE_EE2A3 INT_L_X10Y94/EE2END3 INT_L_X10Y94/IMUX_L6 INT_L_X10Y94/NR1BEG3 INT_L_X10Y95/IMUX_L14 INT_L_X10Y95/NR1END3 INT_L_X8Y94/EE2BEG3 INT_L_X8Y94/IMUX_L39 INT_L_X8Y94/LOGIC_OUTS_L3 INT_R_X9Y94/EE2A3 VBRK_X29Y98/VBRK_EE2A3 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X10Y94/INT_L.EE2END3->>IMUX_L6 INT_L_X10Y94/INT_L.EE2END3->>NR1BEG3 INT_L_X10Y95/INT_L.NR1END3->>IMUX_L14 INT_L_X8Y94/INT_L.LOGIC_OUTS_L3->>EE2BEG3 INT_L_X8Y94/INT_L.LOGIC_OUTS_L3->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

b0_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_1_reg[0] - 
wires: CLBLM_L_X10Y95/CLBLM_IMUX10 CLBLM_L_X10Y95/CLBLM_L_A4 CLBLM_L_X10Y95/CLBLM_NE2A1 CLBLM_L_X8Y94/CLBLM_IMUX0 CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y94/CLBLM_L_A3 CLBLM_L_X8Y94/CLBLM_L_AQ DSP_R_X9Y95/DSP_NE2A1_0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_NE2A1 INT_L_X10Y95/IMUX_L10 INT_L_X10Y95/NE2END1 INT_L_X8Y94/ER1BEG1 INT_L_X8Y94/IMUX_L0 INT_L_X8Y94/LOGIC_OUTS_L0 INT_R_X9Y94/ER1END1 INT_R_X9Y94/NE2BEG1 INT_R_X9Y95/NE2A1 VBRK_X29Y99/VBRK_NE2A1 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y95/INT_L.NE2END1->>IMUX_L10 INT_L_X8Y94/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X8Y94/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_R_X9Y94/INT_R.ER1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

down_clocking_odd_0/ct_1_reg[1] - 
wires: CLBLM_L_X10Y95/CLBLM_IMUX0 CLBLM_L_X10Y95/CLBLM_L_A3 CLBLM_L_X10Y95/CLBLM_NE2A0 CLBLM_L_X8Y94/CLBLM_IMUX19 CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y94/CLBLM_L_B2 CLBLM_L_X8Y94/CLBLM_L_BQ DSP_R_X9Y95/DSP_NE2A0_0 INT_INTERFACE_R_X9Y95/INT_INTERFACE_NE2A0 INT_L_X10Y94/NE2END_S3_0 INT_L_X10Y95/IMUX_L0 INT_L_X10Y95/NE2END0 INT_L_X8Y94/EL1BEG0 INT_L_X8Y94/IMUX_L19 INT_L_X8Y94/LOGIC_OUTS_L1 INT_R_X9Y93/EL1END_S3_0 INT_R_X9Y94/EL1END0 INT_R_X9Y94/NE2BEG0 INT_R_X9Y95/NE2A0 VBRK_X29Y99/VBRK_NE2A0 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y95/INT_L.NE2END0->>IMUX_L0 INT_L_X8Y94/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X8Y94/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_R_X9Y94/INT_R.EL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

b0_carry_i_4__0_n_0 - 
wires: CLBLM_L_X10Y96/CLBLM_BYP0 CLBLM_L_X10Y96/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y96/CLBLM_L_AX CLBLM_L_X10Y96/CLBLM_M_A INT_L_X10Y96/BYP_ALT0 INT_L_X10Y96/BYP_L0 INT_L_X10Y96/LOGIC_OUTS_L12 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X10Y96/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y96/INT_L.BYP_ALT0->>BYP_L0 INT_L_X10Y96/INT_L.LOGIC_OUTS_L12->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_1_reg[8] - 
wires: CLBLM_L_X10Y96/CLBLM_EE2A0 CLBLM_L_X10Y96/CLBLM_IMUX0 CLBLM_L_X10Y96/CLBLM_IMUX8 CLBLM_L_X10Y96/CLBLM_L_A3 CLBLM_L_X10Y96/CLBLM_M_A5 CLBLM_L_X8Y96/CLBLM_IMUX0 CLBLM_L_X8Y96/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y96/CLBLM_L_A3 CLBLM_L_X8Y96/CLBLM_L_AQ DSP_R_X9Y95/DSP_EE2A0_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_EE2A0 INT_L_X10Y96/EE2END0 INT_L_X10Y96/IMUX_L0 INT_L_X10Y96/IMUX_L8 INT_L_X8Y96/EE2BEG0 INT_L_X8Y96/IMUX_L0 INT_L_X8Y96/LOGIC_OUTS_L0 INT_R_X9Y96/EE2A0 VBRK_X29Y100/VBRK_EE2A0 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y96/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y96/INT_L.EE2END0->>IMUX_L0 INT_L_X10Y96/INT_L.EE2END0->>IMUX_L8 INT_L_X8Y96/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X8Y96/INT_L.LOGIC_OUTS_L0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_odd_0/ct_1_reg[9] - 
wires: CLBLM_L_X10Y96/CLBLM_EL1BEG1 CLBLM_L_X10Y96/CLBLM_IMUX2 CLBLM_L_X10Y96/CLBLM_IMUX3 CLBLM_L_X10Y96/CLBLM_L_A2 CLBLM_L_X10Y96/CLBLM_M_A2 CLBLM_L_X8Y96/CLBLM_IMUX19 CLBLM_L_X8Y96/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y96/CLBLM_L_B2 CLBLM_L_X8Y96/CLBLM_L_BQ DSP_R_X9Y95/DSP_EL1BEG1_1 INT_INTERFACE_R_X9Y96/INT_INTERFACE_EL1BEG1 INT_L_X10Y96/EL1END1 INT_L_X10Y96/IMUX_L2 INT_L_X10Y96/IMUX_L3 INT_L_X8Y96/ER1BEG2 INT_L_X8Y96/IMUX_L19 INT_L_X8Y96/LOGIC_OUTS_L1 INT_R_X9Y96/EL1BEG1 INT_R_X9Y96/ER1END2 VBRK_X29Y100/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y96/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y96/INT_L.EL1END1->>IMUX_L2 INT_L_X10Y96/INT_L.EL1END1->>IMUX_L3 INT_L_X8Y96/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_L_X8Y96/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_R_X9Y96/INT_R.ER1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

b0_carry_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

b0_carry_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

b0_carry_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

b0_carry_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

b0_carry_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

b0_carry_i_7__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

b0_carry_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

b0_carry_i_8__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

b_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/b0_carry__0_n_0 - 
wires: CLBLM_L_X10Y94/CLBLM_IMUX11 CLBLM_L_X10Y94/CLBLM_M_A4 CLBLM_L_X10Y94/CLBLM_WW2A1 CLBLM_L_X10Y96/CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y96/CLBLM_L_COUT CLBLM_L_X10Y96/CLBLM_L_DMUX CLBLM_L_X8Y94/CLBLM_IMUX16 CLBLM_L_X8Y94/CLBLM_IMUX3 CLBLM_L_X8Y94/CLBLM_IMUX34 CLBLM_L_X8Y94/CLBLM_IMUX36 CLBLM_L_X8Y94/CLBLM_L_A2 CLBLM_L_X8Y94/CLBLM_L_B3 CLBLM_L_X8Y94/CLBLM_L_C6 CLBLM_L_X8Y94/CLBLM_L_D2 CLBLM_L_X8Y95/CLBLM_IMUX10 CLBLM_L_X8Y95/CLBLM_IMUX26 CLBLM_L_X8Y95/CLBLM_IMUX33 CLBLM_L_X8Y95/CLBLM_IMUX41 CLBLM_L_X8Y95/CLBLM_L_A4 CLBLM_L_X8Y95/CLBLM_L_B4 CLBLM_L_X8Y95/CLBLM_L_C1 CLBLM_L_X8Y95/CLBLM_L_D1 CLBLM_L_X8Y96/CLBLM_IMUX16 CLBLM_L_X8Y96/CLBLM_IMUX21 CLBLM_L_X8Y96/CLBLM_IMUX37 CLBLM_L_X8Y96/CLBLM_IMUX6 CLBLM_L_X8Y96/CLBLM_L_A1 CLBLM_L_X8Y96/CLBLM_L_B3 CLBLM_L_X8Y96/CLBLM_L_C4 CLBLM_L_X8Y96/CLBLM_L_D4 CLBLM_L_X8Y97/CLBLM_IMUX14 CLBLM_L_X8Y97/CLBLM_IMUX23 CLBLM_L_X8Y97/CLBLM_IMUX3 CLBLM_L_X8Y97/CLBLM_IMUX36 CLBLM_L_X8Y97/CLBLM_L_A2 CLBLM_L_X8Y97/CLBLM_L_B1 CLBLM_L_X8Y97/CLBLM_L_C3 CLBLM_L_X8Y97/CLBLM_L_D2 DSP_R_X9Y90/DSP_WW2A1_4 INT_INTERFACE_R_X9Y94/INT_INTERFACE_WW2A1 INT_L_X10Y94/IMUX_L11 INT_L_X10Y94/SS2END1 INT_L_X10Y94/WW2BEG1 INT_L_X10Y95/SS2A1 INT_L_X10Y96/LOGIC_OUTS_L19 INT_L_X10Y96/SS2BEG1 INT_L_X8Y94/FAN_ALT7 INT_L_X8Y94/FAN_BOUNCE7 INT_L_X8Y94/IMUX_L16 INT_L_X8Y94/IMUX_L3 INT_L_X8Y94/IMUX_L34 INT_L_X8Y94/IMUX_L36 INT_L_X8Y94/NL1BEG1 INT_L_X8Y94/WW2END1 INT_L_X8Y95/IMUX_L10 INT_L_X8Y95/IMUX_L26 INT_L_X8Y95/IMUX_L33 INT_L_X8Y95/IMUX_L41 INT_L_X8Y95/NL1BEG0 INT_L_X8Y95/NL1END1 INT_L_X8Y95/NL1END_S3_0 INT_L_X8Y96/IMUX_L16 INT_L_X8Y96/IMUX_L21 INT_L_X8Y96/IMUX_L37 INT_L_X8Y96/IMUX_L6 INT_L_X8Y96/NL1BEG2 INT_L_X8Y96/NL1BEG_N3 INT_L_X8Y96/NL1END0 INT_L_X8Y96/NR1BEG3 INT_L_X8Y97/IMUX_L14 INT_L_X8Y97/IMUX_L23 INT_L_X8Y97/IMUX_L3 INT_L_X8Y97/IMUX_L36 INT_L_X8Y97/NL1END2 INT_L_X8Y97/NR1END3 INT_R_X9Y94/WW2A1 VBRK_X29Y98/VBRK_WW2A1 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y96/CLBLM_L.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_L_X10Y96/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y95/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y96/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y97/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X10Y94/INT_L.SS2END1->>IMUX_L11 INT_L_X10Y94/INT_L.SS2END1->>WW2BEG1 INT_L_X10Y96/INT_L.LOGIC_OUTS_L19->>SS2BEG1 INT_L_X8Y94/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X8Y94/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X8Y94/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X8Y94/INT_L.WW2END1->>FAN_ALT7 INT_L_X8Y94/INT_L.WW2END1->>IMUX_L3 INT_L_X8Y94/INT_L.WW2END1->>IMUX_L36 INT_L_X8Y94/INT_L.WW2END1->>NL1BEG1 INT_L_X8Y95/INT_L.NL1END1->>IMUX_L10 INT_L_X8Y95/INT_L.NL1END1->>IMUX_L26 INT_L_X8Y95/INT_L.NL1END1->>IMUX_L33 INT_L_X8Y95/INT_L.NL1END1->>IMUX_L41 INT_L_X8Y95/INT_L.NL1END1->>NL1BEG0 INT_L_X8Y96/INT_L.NL1BEG_N3->>IMUX_L21 INT_L_X8Y96/INT_L.NL1BEG_N3->>IMUX_L37 INT_L_X8Y96/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X8Y96/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X8Y96/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X8Y96/INT_L.NL1END0->>IMUX_L16 INT_L_X8Y96/INT_L.NL1END0->>NL1BEG_N3 INT_L_X8Y97/INT_L.NL1END2->>IMUX_L3 INT_L_X8Y97/INT_L.NL1END2->>IMUX_L36 INT_L_X8Y97/INT_L.NR1END3->>IMUX_L14 INT_L_X8Y97/INT_L.NR1END3->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

clk_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/clk - 
wires: CLBLM_L_X8Y93/CLBLM_IMUX0 CLBLM_L_X8Y93/CLBLM_IMUX24 CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y93/CLBLM_L_A3 CLBLM_L_X8Y93/CLBLM_L_AQ CLBLM_L_X8Y93/CLBLM_M_B5 INT_L_X8Y93/IMUX_L0 INT_L_X8Y93/IMUX_L24 INT_L_X8Y93/LOGIC_OUTS_L0 
pips: CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y93/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y93/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y93/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

clk_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_even_0/ct1__7 - 
wires: CLBLM_L_X8Y93/CLBLM_IMUX4 CLBLM_L_X8Y93/CLBLM_M_A6 CLBLM_L_X8Y93/CLBLM_SE2A2 CLBLM_R_X7Y93/CLBLM_SE2A2 CLBLM_R_X7Y95/CLBLM_IMUX2 CLBLM_R_X7Y95/CLBLM_IMUX27 CLBLM_R_X7Y95/CLBLM_IMUX35 CLBLM_R_X7Y95/CLBLM_IMUX43 CLBLM_R_X7Y95/CLBLM_M_A2 CLBLM_R_X7Y95/CLBLM_M_B4 CLBLM_R_X7Y95/CLBLM_M_C6 CLBLM_R_X7Y95/CLBLM_M_D6 CLBLM_R_X7Y96/CLBLM_IMUX11 CLBLM_R_X7Y96/CLBLM_IMUX22 CLBLM_R_X7Y96/CLBLM_IMUX27 CLBLM_R_X7Y96/CLBLM_IMUX43 CLBLM_R_X7Y96/CLBLM_M_A4 CLBLM_R_X7Y96/CLBLM_M_B4 CLBLM_R_X7Y96/CLBLM_M_C3 CLBLM_R_X7Y96/CLBLM_M_D6 CLBLM_R_X7Y97/CLBLM_IMUX2 CLBLM_R_X7Y97/CLBLM_IMUX24 CLBLM_R_X7Y97/CLBLM_IMUX32 CLBLM_R_X7Y97/CLBLM_IMUX40 CLBLM_R_X7Y97/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y97/CLBLM_L_COUT CLBLM_R_X7Y97/CLBLM_L_DMUX CLBLM_R_X7Y97/CLBLM_M_A2 CLBLM_R_X7Y97/CLBLM_M_B5 CLBLM_R_X7Y97/CLBLM_M_C1 CLBLM_R_X7Y97/CLBLM_M_D1 CLBLM_R_X7Y98/CLBLM_IMUX17 CLBLM_R_X7Y98/CLBLM_IMUX32 CLBLM_R_X7Y98/CLBLM_IMUX40 CLBLM_R_X7Y98/CLBLM_IMUX8 CLBLM_R_X7Y98/CLBLM_M_A5 CLBLM_R_X7Y98/CLBLM_M_B3 CLBLM_R_X7Y98/CLBLM_M_C1 CLBLM_R_X7Y98/CLBLM_M_D1 INT_L_X6Y98/EL1BEG0 INT_L_X6Y98/NW2END1 INT_L_X8Y93/IMUX_L4 INT_L_X8Y93/SE2END2 INT_R_X7Y93/SE2A2 INT_R_X7Y94/SE2BEG2 INT_R_X7Y94/SR1END2 INT_R_X7Y95/IMUX2 INT_R_X7Y95/IMUX27 INT_R_X7Y95/IMUX35 INT_R_X7Y95/IMUX43 INT_R_X7Y95/SL1END1 INT_R_X7Y95/SR1BEG2 INT_R_X7Y96/FAN_BOUNCE_S3_2 INT_R_X7Y96/IMUX11 INT_R_X7Y96/IMUX22 INT_R_X7Y96/IMUX27 INT_R_X7Y96/IMUX43 INT_R_X7Y96/SL1BEG1 INT_R_X7Y96/SL1END1 INT_R_X7Y97/EL1END_S3_0 INT_R_X7Y97/FAN_ALT2 INT_R_X7Y97/FAN_BOUNCE2 INT_R_X7Y97/IMUX2 INT_R_X7Y97/IMUX24 INT_R_X7Y97/IMUX32 INT_R_X7Y97/IMUX40 INT_R_X7Y97/LOGIC_OUTS19 INT_R_X7Y97/NW2BEG1 INT_R_X7Y97/SL1BEG1 INT_R_X7Y98/EL1END0 INT_R_X7Y98/IMUX17 INT_R_X7Y98/IMUX32 INT_R_X7Y98/IMUX40 INT_R_X7Y98/IMUX8 INT_R_X7Y98/NW2A1 
pips: CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y97/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X7Y97/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X6Y98/INT_L.NW2END1->>EL1BEG0 INT_L_X8Y93/INT_L.SE2END2->>IMUX_L4 INT_R_X7Y94/INT_R.SR1END2->>SE2BEG2 INT_R_X7Y95/INT_R.SL1END1->>IMUX2 INT_R_X7Y95/INT_R.SL1END1->>IMUX27 INT_R_X7Y95/INT_R.SL1END1->>IMUX35 INT_R_X7Y95/INT_R.SL1END1->>IMUX43 INT_R_X7Y95/INT_R.SL1END1->>SR1BEG2 INT_R_X7Y96/INT_R.FAN_BOUNCE_S3_2->>IMUX22 INT_R_X7Y96/INT_R.SL1END1->>IMUX11 INT_R_X7Y96/INT_R.SL1END1->>IMUX27 INT_R_X7Y96/INT_R.SL1END1->>IMUX43 INT_R_X7Y96/INT_R.SL1END1->>SL1BEG1 INT_R_X7Y97/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y97/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X7Y97/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X7Y97/INT_R.FAN_BOUNCE2->>IMUX40 INT_R_X7Y97/INT_R.LOGIC_OUTS19->>FAN_ALT2 INT_R_X7Y97/INT_R.LOGIC_OUTS19->>IMUX2 INT_R_X7Y97/INT_R.LOGIC_OUTS19->>NW2BEG1 INT_R_X7Y97/INT_R.LOGIC_OUTS19->>SL1BEG1 INT_R_X7Y98/INT_R.EL1END0->>IMUX17 INT_R_X7Y98/INT_R.EL1END0->>IMUX32 INT_R_X7Y98/INT_R.EL1END0->>IMUX40 INT_R_X7Y98/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

down_clocking_even_0/clk_reg_n_0 - 
wires: CLBLM_L_X8Y93/CLBLM_IMUX1 CLBLM_L_X8Y93/CLBLM_IMUX17 CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y93/CLBLM_M_A3 CLBLM_L_X8Y93/CLBLM_M_AQ CLBLM_L_X8Y93/CLBLM_M_B3 INT_L_X8Y93/IMUX_L1 INT_L_X8Y93/IMUX_L17 INT_L_X8Y93/LOGIC_OUTS_L4 
pips: CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y93/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y93/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y93/INT_L.LOGIC_OUTS_L4->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

down_clocking_odd_0/c - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

clrint_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

clrint - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_WW2END0 BRAM_L_X6Y85/BRAM_WW2END0_4 CLBLM_R_X5Y89/CLBLM_IMUX25 CLBLM_R_X5Y89/CLBLM_IMUX33 CLBLM_R_X5Y89/CLBLM_IMUX41 CLBLM_R_X5Y89/CLBLM_L_B5 CLBLM_R_X5Y89/CLBLM_L_C1 CLBLM_R_X5Y89/CLBLM_L_D1 CLBLM_R_X5Y89/CLBLM_WW2END0 CLBLM_R_X7Y89/CLBLM_IMUX1 CLBLM_R_X7Y89/CLBLM_IMUX17 CLBLM_R_X7Y89/CLBLM_IMUX29 CLBLM_R_X7Y89/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y89/CLBLM_M_A3 CLBLM_R_X7Y89/CLBLM_M_AQ CLBLM_R_X7Y89/CLBLM_M_B3 CLBLM_R_X7Y89/CLBLM_M_C2 INT_L_X6Y89/WW2A0 INT_R_X5Y89/IMUX25 INT_R_X5Y89/IMUX33 INT_R_X5Y89/IMUX41 INT_R_X5Y89/WW2END0 INT_R_X7Y89/IMUX1 INT_R_X7Y89/IMUX17 INT_R_X7Y89/IMUX29 INT_R_X7Y89/LOGIC_OUTS4 INT_R_X7Y89/NL1BEG_N3 INT_R_X7Y89/WW2BEG0 VBRK_X18Y93/VBRK_WW2END0 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y89/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X5Y89/INT_R.WW2END0->>IMUX25 INT_R_X5Y89/INT_R.WW2END0->>IMUX33 INT_R_X5Y89/INT_R.WW2END0->>IMUX41 INT_R_X7Y89/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y89/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X7Y89/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X7Y89/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X7Y89/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

switch_ack_clrint - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_EE2BEG1 BRAM_L_X6Y85/BRAM_EE2BEG1_4 CLBLM_R_X5Y89/CLBLM_EE2BEG1 CLBLM_R_X5Y89/CLBLM_IMUX19 CLBLM_R_X5Y89/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y89/CLBLM_L_B2 CLBLM_R_X5Y89/CLBLM_L_BQ CLBLM_R_X7Y89/CLBLM_IMUX11 CLBLM_R_X7Y89/CLBLM_IMUX18 CLBLM_R_X7Y89/CLBLM_M_A4 CLBLM_R_X7Y89/CLBLM_M_B2 INT_L_X6Y89/EE2A1 INT_R_X5Y89/EE2BEG1 INT_R_X5Y89/IMUX19 INT_R_X5Y89/LOGIC_OUTS1 INT_R_X7Y89/EE2END1 INT_R_X7Y89/IMUX11 INT_R_X7Y89/IMUX18 VBRK_X18Y93/VBRK_EE2BEG1 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y89/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X5Y89/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X5Y89/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X7Y89/INT_R.EE2END1->>IMUX11 INT_R_X7Y89/INT_R.EE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

state_reg_n_0_[1] - 
wires: CLBLM_L_X8Y90/CLBLM_EL1BEG2 CLBLM_L_X8Y90/CLBLM_IMUX12 CLBLM_L_X8Y90/CLBLM_IMUX4 CLBLM_L_X8Y90/CLBLM_IMUX5 CLBLM_L_X8Y90/CLBLM_L_A6 CLBLM_L_X8Y90/CLBLM_M_A6 CLBLM_L_X8Y90/CLBLM_M_B6 CLBLM_R_X7Y89/CLBLM_IMUX15 CLBLM_R_X7Y89/CLBLM_IMUX4 CLBLM_R_X7Y89/CLBLM_M_A6 CLBLM_R_X7Y89/CLBLM_M_B1 CLBLM_R_X7Y90/CLBLM_EL1BEG2 CLBLM_R_X7Y90/CLBLM_IMUX14 CLBLM_R_X7Y90/CLBLM_IMUX6 CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y90/CLBLM_L_A1 CLBLM_R_X7Y90/CLBLM_L_B1 CLBLM_R_X7Y90/CLBLM_L_BMUX INT_L_X8Y90/EL1END2 INT_L_X8Y90/IMUX_L12 INT_L_X8Y90/IMUX_L4 INT_L_X8Y90/IMUX_L5 INT_R_X7Y89/FAN_ALT1 INT_R_X7Y89/FAN_BOUNCE1 INT_R_X7Y89/IMUX15 INT_R_X7Y89/IMUX4 INT_R_X7Y89/SL1END3 INT_R_X7Y90/EL1BEG2 INT_R_X7Y90/IMUX14 INT_R_X7Y90/IMUX6 INT_R_X7Y90/LOGIC_OUTS17 INT_R_X7Y90/SL1BEG3 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y90/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X8Y90/INT_L.EL1END2->>IMUX_L12 INT_L_X8Y90/INT_L.EL1END2->>IMUX_L4 INT_L_X8Y90/INT_L.EL1END2->>IMUX_L5 INT_R_X7Y89/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y89/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X7Y89/INT_R.SL1END3->>FAN_ALT1 INT_R_X7Y89/INT_R.SL1END3->>IMUX15 INT_R_X7Y90/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X7Y90/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X7Y90/INT_R.LOGIC_OUTS17->>IMUX6 INT_R_X7Y90/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

state_reg_n_0_[0] - 
wires: CLBLM_L_X8Y90/CLBLM_EL1BEG0 CLBLM_L_X8Y90/CLBLM_IMUX24 CLBLM_L_X8Y90/CLBLM_IMUX8 CLBLM_L_X8Y90/CLBLM_IMUX9 CLBLM_L_X8Y90/CLBLM_L_A5 CLBLM_L_X8Y90/CLBLM_M_A5 CLBLM_L_X8Y90/CLBLM_M_B5 CLBLM_R_X7Y89/CLBLM_IMUX27 CLBLM_R_X7Y89/CLBLM_IMUX8 CLBLM_R_X7Y89/CLBLM_M_A5 CLBLM_R_X7Y89/CLBLM_M_B4 CLBLM_R_X7Y90/CLBLM_EL1BEG0 CLBLM_R_X7Y90/CLBLM_IMUX19 CLBLM_R_X7Y90/CLBLM_IMUX3 CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y90/CLBLM_L_A2 CLBLM_R_X7Y90/CLBLM_L_B2 CLBLM_R_X7Y90/CLBLM_L_BQ INT_L_X8Y89/EL1END_S3_0 INT_L_X8Y90/EL1END0 INT_L_X8Y90/IMUX_L24 INT_L_X8Y90/IMUX_L8 INT_L_X8Y90/IMUX_L9 INT_R_X7Y88/FAN_BOUNCE_S3_2 INT_R_X7Y89/FAN_ALT2 INT_R_X7Y89/FAN_BOUNCE2 INT_R_X7Y89/IMUX27 INT_R_X7Y89/IMUX8 INT_R_X7Y89/SL1END1 INT_R_X7Y90/EL1BEG0 INT_R_X7Y90/IMUX19 INT_R_X7Y90/IMUX3 INT_R_X7Y90/LOGIC_OUTS1 INT_R_X7Y90/SL1BEG1 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y90/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y90/INT_L.EL1END0->>IMUX_L24 INT_L_X8Y90/INT_L.EL1END0->>IMUX_L8 INT_L_X8Y90/INT_L.EL1END0->>IMUX_L9 INT_R_X7Y89/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y89/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X7Y89/INT_R.SL1END1->>FAN_ALT2 INT_R_X7Y89/INT_R.SL1END1->>IMUX27 INT_R_X7Y90/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X7Y90/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X7Y90/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X7Y90/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

write - 
wires: CLBLM_L_X10Y89/CLBLM_IMUX6 CLBLM_L_X10Y89/CLBLM_L_A1 CLBLM_L_X10Y89/CLBLM_SE2A3 CLBLM_L_X8Y89/CLBLM_SW2A0 CLBLM_L_X8Y90/CLBLM_IMUX17 CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y90/CLBLM_L_C CLBLM_L_X8Y90/CLBLM_L_CMUX CLBLM_L_X8Y90/CLBLM_M_B3 CLBLM_R_X7Y89/CLBLM_IMUX2 CLBLM_R_X7Y89/CLBLM_M_A2 CLBLM_R_X7Y89/CLBLM_SW2A0 DSP_R_X9Y85/DSP_SE2A3_4 INT_INTERFACE_R_X9Y89/INT_INTERFACE_SE2A3 INT_L_X10Y89/IMUX_L6 INT_L_X10Y89/SE2END3 INT_L_X8Y89/SW2A0 INT_L_X8Y90/ER1BEG3 INT_L_X8Y90/IMUX_L17 INT_L_X8Y90/LOGIC_OUTS_L10 INT_L_X8Y90/LOGIC_OUTS_L18 INT_L_X8Y90/SW2BEG0 INT_R_X7Y89/IMUX2 INT_R_X7Y89/SW2END0 INT_R_X9Y89/SE2A3 INT_R_X9Y90/ER1END3 INT_R_X9Y90/SE2BEG3 INT_R_X9Y91/ER1END_N3_3 VBRK_X29Y93/VBRK_SE2A3 
pips: CLBLM_L_X10Y89/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y90/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X8Y90/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y90/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X10Y89/INT_L.SE2END3->>IMUX_L6 INT_L_X8Y90/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_L_X8Y90/INT_L.LOGIC_OUTS_L18->>IMUX_L17 INT_L_X8Y90/INT_L.LOGIC_OUTS_L18->>SW2BEG0 INT_R_X7Y89/INT_R.SW2END0->>IMUX2 INT_R_X9Y90/INT_R.ER1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

clrint_i_3_n_0 - 
wires: CLBLM_L_X8Y89/CLBLM_WL1END3 CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y90/CLBLM_M_A CLBLM_R_X7Y89/CLBLM_IMUX7 CLBLM_R_X7Y89/CLBLM_M_A1 CLBLM_R_X7Y89/CLBLM_WL1END3 INT_L_X8Y89/WL1BEG3 INT_L_X8Y90/LOGIC_OUTS_L12 INT_L_X8Y90/WL1BEG_N3 INT_R_X7Y89/IMUX7 INT_R_X7Y89/WL1END3 INT_R_X7Y90/WL1END_N1_3 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y90/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_R_X7Y89/INT_R.WL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_WW2END2 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_NW2A1 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_NW4END1 BRAM_L_X6Y85/BRAM_WW2END2_4 BRAM_L_X6Y90/BRAM_NW2A1_3 BRAM_L_X6Y95/BRAM_NW4END1_0 CLBLM_L_X8Y89/CLBLM_WL1END0 CLBLM_L_X8Y90/CLBLM_IMUX11 CLBLM_L_X8Y90/CLBLM_IMUX3 CLBLM_L_X8Y90/CLBLM_L_A2 CLBLM_L_X8Y90/CLBLM_M_A4 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y91/CLBLM_M_BQ CLBLM_L_X8Y91/CLBLM_WL1END0 CLBLM_L_X8Y92/CLBLM_IMUX5 CLBLM_L_X8Y92/CLBLM_L_A6 CLBLM_R_X5Y89/CLBLM_IMUX10 CLBLM_R_X5Y89/CLBLM_IMUX13 CLBLM_R_X5Y89/CLBLM_IMUX2 CLBLM_R_X5Y89/CLBLM_IMUX34 CLBLM_R_X5Y89/CLBLM_IMUX37 CLBLM_R_X5Y89/CLBLM_L_A4 CLBLM_R_X5Y89/CLBLM_L_B6 CLBLM_R_X5Y89/CLBLM_L_C6 CLBLM_R_X5Y89/CLBLM_L_D4 CLBLM_R_X5Y89/CLBLM_M_A2 CLBLM_R_X5Y89/CLBLM_WW2END2 CLBLM_R_X5Y93/CLBLM_IMUX26 CLBLM_R_X5Y93/CLBLM_IMUX9 CLBLM_R_X5Y93/CLBLM_L_A5 CLBLM_R_X5Y93/CLBLM_L_B4 CLBLM_R_X5Y93/CLBLM_NW2A1 CLBLM_R_X5Y94/CLBLM_IMUX11 CLBLM_R_X5Y94/CLBLM_IMUX27 CLBLM_R_X5Y94/CLBLM_M_A4 CLBLM_R_X5Y94/CLBLM_M_B4 CLBLM_R_X5Y95/CLBLM_NW4END1 CLBLM_R_X7Y89/CLBLM_IMUX32 CLBLM_R_X7Y89/CLBLM_M_C1 CLBLM_R_X7Y89/CLBLM_WL1END0 CLBLM_R_X7Y90/CLBLM_IMUX25 CLBLM_R_X7Y90/CLBLM_IMUX5 CLBLM_R_X7Y90/CLBLM_L_A6 CLBLM_R_X7Y90/CLBLM_L_B5 CLBLM_R_X7Y91/CLBLM_IMUX26 CLBLM_R_X7Y91/CLBLM_IMUX33 CLBLM_R_X7Y91/CLBLM_IMUX9 CLBLM_R_X7Y91/CLBLM_L_A5 CLBLM_R_X7Y91/CLBLM_L_B4 CLBLM_R_X7Y91/CLBLM_L_C1 CLBLM_R_X7Y91/CLBLM_WL1END0 INT_L_X6Y89/WW2A2 INT_L_X6Y91/NW6A1 INT_L_X6Y92/NW2BEG1 INT_L_X6Y92/NW2END1 INT_L_X6Y92/NW6B1 INT_L_X6Y93/NW2A1 INT_L_X6Y93/NW6C1 INT_L_X6Y94/NW6D1 INT_L_X6Y95/NW6E1 INT_L_X8Y89/NR1BEG1 INT_L_X8Y89/SS2END1 INT_L_X8Y89/WL1BEG0 INT_L_X8Y90/IMUX_L11 INT_L_X8Y90/IMUX_L3 INT_L_X8Y90/NR1END1 INT_L_X8Y90/SS2A1 INT_L_X8Y91/LOGIC_OUTS_L5 INT_L_X8Y91/NE2BEG1 INT_L_X8Y91/SS2BEG1 INT_L_X8Y91/WL1BEG0 INT_L_X8Y92/IMUX_L5 INT_L_X8Y92/NE2A1 INT_L_X8Y92/WR1END2 INT_R_X5Y89/FAN_ALT1 INT_R_X5Y89/FAN_BOUNCE1 INT_R_X5Y89/IMUX10 INT_R_X5Y89/IMUX13 INT_R_X5Y89/IMUX2 INT_R_X5Y89/IMUX34 INT_R_X5Y89/IMUX37 INT_R_X5Y89/WW2END2 INT_R_X5Y93/IMUX26 INT_R_X5Y93/IMUX9 INT_R_X5Y93/NW2END1 INT_R_X5Y94/IMUX11 INT_R_X5Y94/IMUX27 INT_R_X5Y94/SR1END1 INT_R_X5Y95/NW6END1 INT_R_X5Y95/SR1BEG1 INT_R_X7Y89/FAN_BOUNCE_S3_6 INT_R_X7Y89/IMUX32 INT_R_X7Y89/NN2BEG1 INT_R_X7Y89/SR1END2 INT_R_X7Y89/WL1END0 INT_R_X7Y89/WW2BEG2 INT_R_X7Y90/BYP_ALT5 INT_R_X7Y90/BYP_BOUNCE5 INT_R_X7Y90/FAN_ALT6 INT_R_X7Y90/FAN_BOUNCE6 INT_R_X7Y90/IMUX25 INT_R_X7Y90/IMUX5 INT_R_X7Y90/NN2A1 INT_R_X7Y90/SR1BEG2 INT_R_X7Y90/SR1END1 INT_R_X7Y91/IMUX26 INT_R_X7Y91/IMUX33 INT_R_X7Y91/IMUX9 INT_R_X7Y91/NN2END1 INT_R_X7Y91/NW2BEG1 INT_R_X7Y91/NW6BEG1 INT_R_X7Y91/SR1BEG1 INT_R_X7Y91/WL1END0 INT_R_X7Y92/NW2A1 INT_R_X9Y92/NE2END1 INT_R_X9Y92/WR1BEG2 VBRK_X18Y93/VBRK_WW2END2 VBRK_X18Y97/VBRK_NW2A1 VBRK_X18Y99/VBRK_NW4END1 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X6Y92/INT_L.NW2END1->>NW2BEG1 INT_L_X8Y89/INT_L.SS2END1->>NR1BEG1 INT_L_X8Y89/INT_L.SS2END1->>WL1BEG0 INT_L_X8Y90/INT_L.NR1END1->>IMUX_L11 INT_L_X8Y90/INT_L.NR1END1->>IMUX_L3 INT_L_X8Y91/INT_L.LOGIC_OUTS_L5->>NE2BEG1 INT_L_X8Y91/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_L_X8Y91/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X8Y92/INT_L.WR1END2->>IMUX_L5 INT_R_X5Y89/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X5Y89/INT_R.FAN_BOUNCE1->>IMUX10 INT_R_X5Y89/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X5Y89/INT_R.FAN_BOUNCE1->>IMUX34 INT_R_X5Y89/INT_R.WW2END2->>FAN_ALT1 INT_R_X5Y89/INT_R.WW2END2->>IMUX13 INT_R_X5Y89/INT_R.WW2END2->>IMUX37 INT_R_X5Y93/INT_R.NW2END1->>IMUX26 INT_R_X5Y93/INT_R.NW2END1->>IMUX9 INT_R_X5Y94/INT_R.SR1END1->>IMUX11 INT_R_X5Y94/INT_R.SR1END1->>IMUX27 INT_R_X5Y95/INT_R.NW6END1->>SR1BEG1 INT_R_X7Y89/INT_R.SR1END2->>WW2BEG2 INT_R_X7Y89/INT_R.WL1END0->>IMUX32 INT_R_X7Y89/INT_R.WL1END0->>NN2BEG1 INT_R_X7Y90/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y90/INT_R.BYP_BOUNCE5->>IMUX5 INT_R_X7Y90/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X7Y90/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X7Y90/INT_R.SR1END1->>BYP_ALT5 INT_R_X7Y90/INT_R.SR1END1->>FAN_ALT6 INT_R_X7Y90/INT_R.SR1END1->>SR1BEG2 INT_R_X7Y91/INT_R.NN2END1->>IMUX26 INT_R_X7Y91/INT_R.NN2END1->>IMUX33 INT_R_X7Y91/INT_R.NN2END1->>NW2BEG1 INT_R_X7Y91/INT_R.NN2END1->>NW6BEG1 INT_R_X7Y91/INT_R.NN2END1->>SR1BEG1 INT_R_X7Y91/INT_R.WL1END0->>IMUX9 INT_R_X9Y92/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 27, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 15, 

ct1_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_even_0/ct_reg[14] - 
wires: CLBLM_R_X7Y97/CLBLM_IMUX36 CLBLM_R_X7Y97/CLBLM_L_D2 CLBLM_R_X7Y98/CLBLM_IMUX29 CLBLM_R_X7Y98/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y98/CLBLM_M_C2 CLBLM_R_X7Y98/CLBLM_M_CQ INT_R_X7Y97/IMUX36 INT_R_X7Y97/SL1END2 INT_R_X7Y98/IMUX29 INT_R_X7Y98/LOGIC_OUTS6 INT_R_X7Y98/SL1BEG2 
pips: CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y98/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X7Y97/INT_R.SL1END2->>IMUX36 INT_R_X7Y98/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X7Y98/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_even_0/ct_reg[15] - 
wires: CLBLM_R_X7Y97/CLBLM_IMUX46 CLBLM_R_X7Y97/CLBLM_L_D5 CLBLM_R_X7Y98/CLBLM_IMUX38 CLBLM_R_X7Y98/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y98/CLBLM_M_D3 CLBLM_R_X7Y98/CLBLM_M_DQ INT_R_X7Y97/IMUX46 INT_R_X7Y97/SL1END3 INT_R_X7Y98/IMUX38 INT_R_X7Y98/LOGIC_OUTS7 INT_R_X7Y98/SL1BEG3 
pips: CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y98/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X7Y97/INT_R.SL1END3->>IMUX46 INT_R_X7Y98/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X7Y98/INT_R.LOGIC_OUTS7->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_even_0/minus_one_0/p_38_in - 
wires: CLBLM_L_X10Y97/CLBLM_IMUX1 CLBLM_L_X10Y97/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y97/CLBLM_L_A CLBLM_L_X10Y97/CLBLM_M_A3 INT_L_X10Y97/IMUX_L1 INT_L_X10Y97/LOGIC_OUTS_L8 
pips: CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y97/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y97/INT_L.LOGIC_OUTS_L8->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

divisor_reg_n_0_[11] - 
wires: CLBLM_L_X10Y96/CLBLM_IMUX17 CLBLM_L_X10Y96/CLBLM_M_B3 CLBLM_L_X10Y97/CLBLM_IMUX17 CLBLM_L_X10Y97/CLBLM_IMUX8 CLBLM_L_X10Y97/CLBLM_M_A5 CLBLM_L_X10Y97/CLBLM_M_B3 CLBLM_L_X10Y97/CLBLM_SE2A0 CLBLM_L_X10Y98/CLBLM_ER1BEG1 CLBLM_L_X10Y98/CLBLM_IMUX11 CLBLM_L_X10Y98/CLBLM_IMUX27 CLBLM_L_X10Y98/CLBLM_M_A4 CLBLM_L_X10Y98/CLBLM_M_B4 CLBLM_L_X8Y96/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y96/CLBLM_M_BQ CLBLM_L_X8Y98/CLBLM_IMUX19 CLBLM_L_X8Y98/CLBLM_L_B2 DSP_R_X9Y95/DSP_ER1BEG1_3 DSP_R_X9Y95/DSP_SE2A0_2 INT_INTERFACE_R_X9Y97/INT_INTERFACE_SE2A0 INT_INTERFACE_R_X9Y98/INT_INTERFACE_ER1BEG1 INT_L_X10Y96/IMUX_L17 INT_L_X10Y96/SL1END0 INT_L_X10Y97/IMUX_L17 INT_L_X10Y97/IMUX_L8 INT_L_X10Y97/SE2END0 INT_L_X10Y97/SL1BEG0 INT_L_X10Y98/ER1END1 INT_L_X10Y98/IMUX_L11 INT_L_X10Y98/IMUX_L27 INT_L_X8Y96/LOGIC_OUTS_L5 INT_L_X8Y96/NN2BEG1 INT_L_X8Y97/NN2A1 INT_L_X8Y98/EL1BEG0 INT_L_X8Y98/IMUX_L19 INT_L_X8Y98/NN2END1 INT_R_X9Y97/EL1END_S3_0 INT_R_X9Y97/SE2A0 INT_R_X9Y98/EL1END0 INT_R_X9Y98/ER1BEG1 INT_R_X9Y98/SE2BEG0 VBRK_X29Y101/VBRK_SE2A0 VBRK_X29Y102/VBRK_ER1BEG1 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y96/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y96/INT_L.SL1END0->>IMUX_L17 INT_L_X10Y97/INT_L.SE2END0->>IMUX_L17 INT_L_X10Y97/INT_L.SE2END0->>IMUX_L8 INT_L_X10Y97/INT_L.SE2END0->>SL1BEG0 INT_L_X10Y98/INT_L.ER1END1->>IMUX_L11 INT_L_X10Y98/INT_L.ER1END1->>IMUX_L27 INT_L_X8Y96/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X8Y98/INT_L.NN2END1->>EL1BEG0 INT_L_X8Y98/INT_L.NN2END1->>IMUX_L19 INT_R_X9Y98/INT_R.EL1END0->>ER1BEG1 INT_R_X9Y98/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

divisor_reg_n_0_[12] - 
wires: CLBLM_L_X10Y97/CLBLM_IMUX12 CLBLM_L_X10Y97/CLBLM_IMUX4 CLBLM_L_X10Y97/CLBLM_M_A6 CLBLM_L_X10Y97/CLBLM_M_B6 CLBLM_L_X10Y98/CLBLM_EE2A2 CLBLM_L_X10Y98/CLBLM_IMUX12 CLBLM_L_X10Y98/CLBLM_IMUX7 CLBLM_L_X10Y98/CLBLM_M_A1 CLBLM_L_X10Y98/CLBLM_M_B6 CLBLM_L_X8Y98/CLBLM_ER1BEG2 CLBLM_L_X8Y98/CLBLM_IMUX21 CLBLM_L_X8Y98/CLBLM_L_C4 CLBLM_R_X7Y98/CLBLM_ER1BEG2 CLBLM_R_X7Y98/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y98/CLBLM_L_BQ DSP_R_X9Y95/DSP_EE2A2_3 INT_INTERFACE_R_X9Y98/INT_INTERFACE_EE2A2 INT_L_X10Y97/IMUX_L12 INT_L_X10Y97/IMUX_L4 INT_L_X10Y97/SL1END2 INT_L_X10Y98/BYP_ALT3 INT_L_X10Y98/BYP_BOUNCE3 INT_L_X10Y98/EE2END2 INT_L_X10Y98/IMUX_L12 INT_L_X10Y98/IMUX_L7 INT_L_X10Y98/SL1BEG2 INT_L_X10Y99/BYP_BOUNCE_N3_3 INT_L_X8Y98/EE2BEG2 INT_L_X8Y98/ER1END2 INT_L_X8Y98/IMUX_L21 INT_R_X7Y98/ER1BEG2 INT_R_X7Y98/LOGIC_OUTS1 INT_R_X9Y98/EE2A2 VBRK_X29Y102/VBRK_EE2A2 
pips: CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y98/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y97/INT_L.SL1END2->>IMUX_L12 INT_L_X10Y97/INT_L.SL1END2->>IMUX_L4 INT_L_X10Y98/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X10Y98/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X10Y98/INT_L.EE2END2->>BYP_ALT3 INT_L_X10Y98/INT_L.EE2END2->>IMUX_L12 INT_L_X10Y98/INT_L.EE2END2->>SL1BEG2 INT_L_X8Y98/INT_L.ER1END2->>EE2BEG2 INT_L_X8Y98/INT_L.ER1END2->>IMUX_L21 INT_R_X7Y98/INT_R.LOGIC_OUTS1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct[0]_i_4_n_0 - 
wires: CLBLM_L_X10Y97/CLBLM_IMUX27 CLBLM_L_X10Y97/CLBLM_M_B4 CLBLM_L_X10Y98/CLBLM_IMUX1 CLBLM_L_X10Y98/CLBLM_IMUX17 CLBLM_L_X10Y98/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y98/CLBLM_L_A CLBLM_L_X10Y98/CLBLM_M_A3 CLBLM_L_X10Y98/CLBLM_M_B3 INT_L_X10Y97/IMUX_L27 INT_L_X10Y97/SR1END1 INT_L_X10Y98/IMUX_L1 INT_L_X10Y98/IMUX_L17 INT_L_X10Y98/LOGIC_OUTS_L8 INT_L_X10Y98/SR1BEG1 
pips: CLBLM_L_X10Y97/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y98/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y97/INT_L.SR1END1->>IMUX_L27 INT_L_X10Y98/INT_L.LOGIC_OUTS_L8->>IMUX_L1 INT_L_X10Y98/INT_L.LOGIC_OUTS_L8->>IMUX_L17 INT_L_X10Y98/INT_L.LOGIC_OUTS_L8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ct1_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_even_0/ct_reg[12] - 
wires: CLBLM_R_X7Y97/CLBLM_IMUX33 CLBLM_R_X7Y97/CLBLM_L_C1 CLBLM_R_X7Y98/CLBLM_IMUX1 CLBLM_R_X7Y98/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y98/CLBLM_M_A3 CLBLM_R_X7Y98/CLBLM_M_AQ INT_R_X7Y97/IMUX33 INT_R_X7Y97/SL1END0 INT_R_X7Y98/IMUX1 INT_R_X7Y98/LOGIC_OUTS4 INT_R_X7Y98/SL1BEG0 
pips: CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y98/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X7Y97/INT_R.SL1END0->>IMUX33 INT_R_X7Y98/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y98/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_even_0/ct_reg[13] - 
wires: CLBLM_R_X7Y97/CLBLM_IMUX21 CLBLM_R_X7Y97/CLBLM_L_C4 CLBLM_R_X7Y98/CLBLM_IMUX18 CLBLM_R_X7Y98/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y98/CLBLM_M_B2 CLBLM_R_X7Y98/CLBLM_M_BQ INT_R_X7Y97/IMUX21 INT_R_X7Y97/SR1END2 INT_R_X7Y98/IMUX18 INT_R_X7Y98/LOGIC_OUTS5 INT_R_X7Y98/SR1BEG2 
pips: CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y98/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X7Y97/INT_R.SR1END2->>IMUX21 INT_R_X7Y98/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y98/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ct1_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_even_0/ct_reg[10] - 
wires: CLBLM_R_X7Y97/CLBLM_IMUX25 CLBLM_R_X7Y97/CLBLM_IMUX29 CLBLM_R_X7Y97/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y97/CLBLM_L_B5 CLBLM_R_X7Y97/CLBLM_M_C2 CLBLM_R_X7Y97/CLBLM_M_CQ INT_R_X7Y97/FAN_ALT5 INT_R_X7Y97/FAN_BOUNCE5 INT_R_X7Y97/IMUX25 INT_R_X7Y97/IMUX29 INT_R_X7Y97/LOGIC_OUTS6 
pips: CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y97/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X7Y97/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y97/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X7Y97/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X7Y97/INT_R.LOGIC_OUTS6->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_even_0/ct_reg[11] - 
wires: CLBLM_R_X7Y97/CLBLM_IMUX14 CLBLM_R_X7Y97/CLBLM_IMUX38 CLBLM_R_X7Y97/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y97/CLBLM_L_B1 CLBLM_R_X7Y97/CLBLM_M_D3 CLBLM_R_X7Y97/CLBLM_M_DQ INT_R_X7Y97/IMUX14 INT_R_X7Y97/IMUX38 INT_R_X7Y97/LOGIC_OUTS7 
pips: CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y97/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X7Y97/INT_R.LOGIC_OUTS7->>IMUX14 INT_R_X7Y97/INT_R.LOGIC_OUTS7->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ct1_carry__0_i_4_n_0 - 
wires: CLBLM_L_X8Y97/CLBLM_SE2A1 CLBLM_L_X8Y97/CLBLM_WL1END0 CLBLM_R_X7Y97/CLBLM_BYP0 CLBLM_R_X7Y97/CLBLM_L_AX CLBLM_R_X7Y97/CLBLM_SE2A1 CLBLM_R_X7Y97/CLBLM_WL1END0 CLBLM_R_X7Y98/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y98/CLBLM_L_B INT_L_X8Y97/SE2END1 INT_L_X8Y97/WL1BEG0 INT_R_X7Y97/BYP0 INT_R_X7Y97/BYP_ALT0 INT_R_X7Y97/SE2A1 INT_R_X7Y97/WL1END0 INT_R_X7Y98/LOGIC_OUTS9 INT_R_X7Y98/SE2BEG1 
pips: CLBLM_R_X7Y97/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y98/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X8Y97/INT_L.SE2END1->>WL1BEG0 INT_R_X7Y97/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y97/INT_R.WL1END0->>BYP_ALT0 INT_R_X7Y98/INT_R.LOGIC_OUTS9->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_even_0/ct_reg[8] - 
wires: CLBLM_R_X7Y97/CLBLM_IMUX1 CLBLM_R_X7Y97/CLBLM_IMUX9 CLBLM_R_X7Y97/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y97/CLBLM_L_A5 CLBLM_R_X7Y97/CLBLM_M_A3 CLBLM_R_X7Y97/CLBLM_M_AQ CLBLM_R_X7Y98/CLBLM_IMUX25 CLBLM_R_X7Y98/CLBLM_L_B5 INT_R_X7Y97/IMUX1 INT_R_X7Y97/IMUX9 INT_R_X7Y97/LOGIC_OUTS4 INT_R_X7Y97/NR1BEG0 INT_R_X7Y98/IMUX25 INT_R_X7Y98/NR1END0 
pips: CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y97/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X7Y97/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y97/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X7Y97/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X7Y98/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_even_0/ct_reg[9] - 
wires: CLBLM_R_X7Y97/CLBLM_IMUX10 CLBLM_R_X7Y97/CLBLM_IMUX18 CLBLM_R_X7Y97/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y97/CLBLM_L_A4 CLBLM_R_X7Y97/CLBLM_M_B2 CLBLM_R_X7Y97/CLBLM_M_BQ CLBLM_R_X7Y98/CLBLM_IMUX26 CLBLM_R_X7Y98/CLBLM_L_B4 INT_R_X7Y97/IMUX10 INT_R_X7Y97/IMUX18 INT_R_X7Y97/LOGIC_OUTS5 INT_R_X7Y97/NR1BEG1 INT_R_X7Y98/IMUX26 INT_R_X7Y98/NR1END1 
pips: CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y97/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y97/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X7Y97/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X7Y97/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y97/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X7Y98/INT_R.NR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ct1_carry__0_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct1_carry__0_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct1_carry__0_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct1_carry__0_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct1_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_even_0/ct_reg[6] - 
wires: CLBLM_R_X7Y96/CLBLM_IMUX29 CLBLM_R_X7Y96/CLBLM_IMUX37 CLBLM_R_X7Y96/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y96/CLBLM_L_D4 CLBLM_R_X7Y96/CLBLM_M_C2 CLBLM_R_X7Y96/CLBLM_M_CQ INT_R_X7Y96/IMUX29 INT_R_X7Y96/IMUX37 INT_R_X7Y96/LOGIC_OUTS6 
pips: CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y96/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X7Y96/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X7Y96/INT_R.LOGIC_OUTS6->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_even_0/ct_reg[7] - 
wires: CLBLM_R_X7Y96/CLBLM_IMUX38 CLBLM_R_X7Y96/CLBLM_IMUX46 CLBLM_R_X7Y96/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y96/CLBLM_L_D5 CLBLM_R_X7Y96/CLBLM_M_D3 CLBLM_R_X7Y96/CLBLM_M_DQ INT_R_X7Y96/IMUX38 INT_R_X7Y96/IMUX46 INT_R_X7Y96/LOGIC_OUTS7 
pips: CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y96/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X7Y96/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X7Y96/INT_R.LOGIC_OUTS7->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ct1_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_even_0/ct_reg[4] - 
wires: CLBLM_R_X7Y96/CLBLM_IMUX1 CLBLM_R_X7Y96/CLBLM_IMUX33 CLBLM_R_X7Y96/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y96/CLBLM_L_C1 CLBLM_R_X7Y96/CLBLM_M_A3 CLBLM_R_X7Y96/CLBLM_M_AQ INT_R_X7Y96/IMUX1 INT_R_X7Y96/IMUX33 INT_R_X7Y96/LOGIC_OUTS4 
pips: CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y96/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X7Y96/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y96/INT_R.LOGIC_OUTS4->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_even_0/ct_reg[5] - 
wires: CLBLM_R_X7Y96/CLBLM_IMUX18 CLBLM_R_X7Y96/CLBLM_IMUX23 CLBLM_R_X7Y96/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y96/CLBLM_L_C3 CLBLM_R_X7Y96/CLBLM_M_B2 CLBLM_R_X7Y96/CLBLM_M_BQ INT_R_X7Y96/IMUX18 INT_R_X7Y96/IMUX23 INT_R_X7Y96/LOGIC_OUTS5 INT_R_X7Y96/NL1BEG0 INT_R_X7Y96/NL1END_S3_0 INT_R_X7Y97/NL1END0 
pips: CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y96/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X7Y96/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y96/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X7Y96/INT_R.NL1END_S3_0->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ct1_carry_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_EL1BEG3 BRAM_L_X6Y95/BRAM_EL1BEG3_0 CLBLM_R_X5Y95/CLBLM_EL1BEG3 CLBLM_R_X5Y96/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y96/CLBLM_L_A CLBLM_R_X7Y96/CLBLM_BYP5 CLBLM_R_X7Y96/CLBLM_L_BX INT_L_X6Y95/EL1END3 INT_L_X6Y95/NR1BEG3 INT_L_X6Y96/EL1BEG2 INT_L_X6Y96/NR1END3 INT_R_X5Y95/EL1BEG3 INT_R_X5Y96/EL1BEG_N3 INT_R_X5Y96/LOGIC_OUTS8 INT_R_X7Y96/BYP5 INT_R_X7Y96/BYP_ALT5 INT_R_X7Y96/EL1END2 VBRK_X18Y99/VBRK_EL1BEG3 
pips: CLBLM_R_X5Y96/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y96/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X6Y95/INT_L.EL1END3->>NR1BEG3 INT_L_X6Y96/INT_L.NR1END3->>EL1BEG2 INT_R_X5Y96/INT_R.LOGIC_OUTS8->>EL1BEG_N3 INT_R_X7Y96/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y96/INT_R.EL1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_even_0/ct_reg[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_NW2A3 BRAM_L_X6Y95/BRAM_NW2A3_1 CLBLM_R_X5Y96/CLBLM_IMUX6 CLBLM_R_X5Y96/CLBLM_L_A1 CLBLM_R_X5Y96/CLBLM_NW2A3 CLBLM_R_X7Y95/CLBLM_IMUX29 CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y95/CLBLM_M_C2 CLBLM_R_X7Y95/CLBLM_M_CQ CLBLM_R_X7Y96/CLBLM_IMUX16 CLBLM_R_X7Y96/CLBLM_L_B3 INT_L_X6Y95/NL1BEG1 INT_L_X6Y95/NW2BEG3 INT_L_X6Y95/WL1END1 INT_L_X6Y95/WR1END3 INT_L_X6Y96/EL1BEG0 INT_L_X6Y96/NL1END1 INT_L_X6Y96/NW2A3 INT_R_X5Y96/IMUX6 INT_R_X5Y96/NW2END3 INT_R_X7Y95/EL1END_S3_0 INT_R_X7Y95/IMUX29 INT_R_X7Y95/LOGIC_OUTS6 INT_R_X7Y95/WL1BEG1 INT_R_X7Y95/WR1BEG3 INT_R_X7Y96/EL1END0 INT_R_X7Y96/IMUX16 VBRK_X18Y100/VBRK_NW2A3 
pips: CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y95/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X6Y95/INT_L.WL1END1->>NL1BEG1 INT_L_X6Y95/INT_L.WR1END3->>NW2BEG3 INT_L_X6Y96/INT_L.NL1END1->>EL1BEG0 INT_R_X5Y96/INT_R.NW2END3->>IMUX6 INT_R_X7Y95/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X7Y95/INT_R.LOGIC_OUTS6->>WL1BEG1 INT_R_X7Y95/INT_R.LOGIC_OUTS6->>WR1BEG3 INT_R_X7Y96/INT_R.EL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

down_clocking_even_0/ct_reg[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X6Y96/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y95/BRAM_EE2BEG3_1 BRAM_L_X6Y95/BRAM_WW2END3_0 CLBLM_R_X5Y95/CLBLM_WW2END3 CLBLM_R_X5Y96/CLBLM_EE2BEG3 CLBLM_R_X5Y96/CLBLM_IMUX0 CLBLM_R_X5Y96/CLBLM_L_A3 CLBLM_R_X7Y95/CLBLM_IMUX38 CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y95/CLBLM_M_D3 CLBLM_R_X7Y95/CLBLM_M_DQ CLBLM_R_X7Y96/CLBLM_IMUX14 CLBLM_R_X7Y96/CLBLM_L_B1 INT_L_X6Y95/WW2A3 INT_L_X6Y96/EE2A3 INT_R_X5Y95/WW2END3 INT_R_X5Y96/EE2BEG3 INT_R_X5Y96/IMUX0 INT_R_X5Y96/NL1BEG_N3 INT_R_X5Y96/WW2END_N0_3 INT_R_X7Y95/IMUX38 INT_R_X7Y95/LOGIC_OUTS7 INT_R_X7Y95/WW2BEG3 INT_R_X7Y96/EE2END3 INT_R_X7Y96/IMUX14 VBRK_X18Y100/VBRK_EE2BEG3 VBRK_X18Y99/VBRK_WW2END3 
pips: CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y95/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X5Y96/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X5Y96/INT_R.WW2END_N0_3->>IMUX0 INT_R_X5Y96/INT_R.WW2END_N0_3->>NL1BEG_N3 INT_R_X7Y95/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X7Y95/INT_R.LOGIC_OUTS7->>WW2BEG3 INT_R_X7Y96/INT_R.EE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ct1_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_even_0/ct_reg[0] - 
wires: CLBLM_R_X7Y95/CLBLM_IMUX1 CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y95/CLBLM_M_A3 CLBLM_R_X7Y95/CLBLM_M_AQ CLBLM_R_X7Y96/CLBLM_IMUX9 CLBLM_R_X7Y96/CLBLM_L_A5 INT_R_X7Y95/IMUX1 INT_R_X7Y95/LOGIC_OUTS4 INT_R_X7Y95/NR1BEG0 INT_R_X7Y96/IMUX9 INT_R_X7Y96/NR1END0 
pips: CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y95/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X7Y95/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y95/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X7Y96/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

down_clocking_even_0/ct_reg[1] - 
wires: CLBLM_R_X7Y95/CLBLM_IMUX18 CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y95/CLBLM_M_B2 CLBLM_R_X7Y95/CLBLM_M_BQ CLBLM_R_X7Y96/CLBLM_IMUX0 CLBLM_R_X7Y96/CLBLM_L_A3 INT_R_X7Y95/IMUX18 INT_R_X7Y95/LOGIC_OUTS5 INT_R_X7Y95/NL1BEG0 INT_R_X7Y95/NL1END_S3_0 INT_R_X7Y96/IMUX0 INT_R_X7Y96/NL1END0 
pips: CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y95/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y96/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X7Y95/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y95/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X7Y96/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ct1_carry_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct1_carry_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct1_carry_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct1_carry_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[0]_i_5_n_0 - 
wires: CLBLM_L_X10Y96/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y96/CLBLM_M_C CLBLM_L_X10Y98/CLBLM_IMUX4 CLBLM_L_X10Y98/CLBLM_M_A6 INT_L_X10Y96/LOGIC_OUTS_L14 INT_L_X10Y96/NN2BEG2 INT_L_X10Y97/NN2A2 INT_L_X10Y98/IMUX_L4 INT_L_X10Y98/NN2END2 
pips: CLBLM_L_X10Y96/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y98/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X10Y96/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X10Y98/INT_L.NN2END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[0]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[0]_i_11_n_0 - 
wires: CLBLM_L_X10Y94/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y94/CLBLM_M_B CLBLM_L_X10Y94/CLBLM_M_BMUX CLBLM_L_X10Y96/CLBLM_IMUX29 CLBLM_L_X10Y96/CLBLM_M_C2 INT_L_X10Y94/LOGIC_OUTS_L21 INT_L_X10Y94/NN2BEG3 INT_L_X10Y95/NN2A3 INT_L_X10Y96/IMUX_L29 INT_L_X10Y96/NN2END3 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X10Y94/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y96/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X10Y94/INT_L.LOGIC_OUTS_L21->>NN2BEG3 INT_L_X10Y96/INT_L.NN2END3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[0]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_SW2A0 BRAM_L_X6Y90/BRAM_SW2A0_0 CLBLM_R_X5Y90/CLBLM_BYP1 CLBLM_R_X5Y90/CLBLM_M_AX CLBLM_R_X5Y90/CLBLM_SW2A0 CLBLM_R_X5Y91/CLBLM_IMUX0 CLBLM_R_X5Y91/CLBLM_L_A3 CLBLM_R_X7Y91/CLBLM_IMUX0 CLBLM_R_X7Y91/CLBLM_IMUX24 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y91/CLBLM_L_A3 CLBLM_R_X7Y91/CLBLM_L_AQ CLBLM_R_X7Y91/CLBLM_M_B5 CLBLM_R_X7Y92/CLBLM_IMUX1 CLBLM_R_X7Y92/CLBLM_M_A3 INT_L_X6Y90/SW2A0 INT_L_X6Y91/SW2BEG0 INT_L_X6Y91/WR1END1 INT_R_X5Y90/BYP1 INT_R_X5Y90/BYP_ALT1 INT_R_X5Y90/NL1BEG0 INT_R_X5Y90/NL1END_S3_0 INT_R_X5Y90/SW2END0 INT_R_X5Y91/IMUX0 INT_R_X5Y91/NL1END0 INT_R_X7Y91/IMUX0 INT_R_X7Y91/IMUX24 INT_R_X7Y91/LOGIC_OUTS0 INT_R_X7Y91/NR1BEG0 INT_R_X7Y91/WR1BEG1 INT_R_X7Y92/IMUX1 INT_R_X7Y92/NR1END0 VBRK_X18Y94/VBRK_SW2A0 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y91/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X6Y91/INT_L.WR1END1->>SW2BEG0 INT_R_X5Y90/INT_R.BYP_ALT1->>BYP1 INT_R_X5Y90/INT_R.SW2END0->>BYP_ALT1 INT_R_X5Y90/INT_R.SW2END0->>NL1BEG0 INT_R_X5Y91/INT_R.NL1END0->>IMUX0 INT_R_X7Y91/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X7Y91/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X7Y91/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X7Y91/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X7Y92/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

ct_reg[15]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_SW2A3 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_NW2A1 BRAM_L_X6Y85/BRAM_SW2A3_4 BRAM_L_X6Y90/BRAM_NW2A1_4 BRAM_L_X6Y90/BRAM_WW2END1_3 CLBLM_R_X5Y89/CLBLM_IMUX14 CLBLM_R_X5Y89/CLBLM_IMUX30 CLBLM_R_X5Y89/CLBLM_IMUX46 CLBLM_R_X5Y89/CLBLM_IMUX7 CLBLM_R_X5Y89/CLBLM_L_B1 CLBLM_R_X5Y89/CLBLM_L_C5 CLBLM_R_X5Y89/CLBLM_L_D5 CLBLM_R_X5Y89/CLBLM_M_A1 CLBLM_R_X5Y89/CLBLM_SW2A3 CLBLM_R_X5Y93/CLBLM_IMUX19 CLBLM_R_X5Y93/CLBLM_IMUX3 CLBLM_R_X5Y93/CLBLM_L_A2 CLBLM_R_X5Y93/CLBLM_L_B2 CLBLM_R_X5Y93/CLBLM_WW2END1 CLBLM_R_X5Y94/CLBLM_IMUX1 CLBLM_R_X5Y94/CLBLM_IMUX18 CLBLM_R_X5Y94/CLBLM_M_A3 CLBLM_R_X5Y94/CLBLM_M_B2 CLBLM_R_X5Y94/CLBLM_NW2A1 CLBLM_R_X7Y89/CLBLM_IMUX22 CLBLM_R_X7Y89/CLBLM_M_C3 CLBLM_R_X7Y91/CLBLM_IMUX19 CLBLM_R_X7Y91/CLBLM_IMUX3 CLBLM_R_X7Y91/CLBLM_IMUX30 CLBLM_R_X7Y91/CLBLM_L_A2 CLBLM_R_X7Y91/CLBLM_L_B2 CLBLM_R_X7Y91/CLBLM_L_C5 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y93/CLBLM_M_COUT CLBLM_R_X7Y93/CLBLM_M_DMUX INT_L_X6Y89/SE2A3 INT_L_X6Y89/SW2A3 INT_L_X6Y90/SE2BEG3 INT_L_X6Y90/SR1END3 INT_L_X6Y90/SW2BEG3 INT_L_X6Y91/ER1BEG3 INT_L_X6Y91/SR1BEG3 INT_L_X6Y91/SR1END2 INT_L_X6Y91/SR1END_N3_3 INT_L_X6Y92/SR1BEG2 INT_L_X6Y92/SR1END1 INT_L_X6Y93/NW2BEG1 INT_L_X6Y93/SR1BEG1 INT_L_X6Y93/WL1END0 INT_L_X6Y93/WW2A1 INT_L_X6Y94/NW2A1 INT_R_X5Y89/FAN_BOUNCE_S3_0 INT_R_X5Y89/IMUX14 INT_R_X5Y89/IMUX30 INT_R_X5Y89/IMUX46 INT_R_X5Y89/IMUX7 INT_R_X5Y89/SW2END3 INT_R_X5Y90/FAN_ALT0 INT_R_X5Y90/FAN_BOUNCE0 INT_R_X5Y90/SW2END_N0_3 INT_R_X5Y93/IMUX19 INT_R_X5Y93/IMUX3 INT_R_X5Y93/WW2END1 INT_R_X5Y94/IMUX1 INT_R_X5Y94/IMUX18 INT_R_X5Y94/NW2END1 INT_R_X7Y89/IMUX22 INT_R_X7Y89/SE2END3 INT_R_X7Y91/ER1END3 INT_R_X7Y91/IMUX19 INT_R_X7Y91/IMUX3 INT_R_X7Y91/IMUX30 INT_R_X7Y91/SS2END1 INT_R_X7Y92/ER1END_N3_3 INT_R_X7Y92/SS2A1 INT_R_X7Y93/LOGIC_OUTS23 INT_R_X7Y93/SS2BEG1 INT_R_X7Y93/WL1BEG0 INT_R_X7Y93/WW2BEG1 VBRK_X18Y93/VBRK_SW2A3 VBRK_X18Y97/VBRK_WW2END1 VBRK_X18Y98/VBRK_NW2A1 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y93/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X7Y93/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X6Y90/INT_L.SR1END3->>SE2BEG3 INT_L_X6Y90/INT_L.SR1END3->>SW2BEG3 INT_L_X6Y91/INT_L.SR1END2->>ER1BEG3 INT_L_X6Y91/INT_L.SR1END2->>SR1BEG3 INT_L_X6Y92/INT_L.SR1END1->>SR1BEG2 INT_L_X6Y93/INT_L.WL1END0->>NW2BEG1 INT_L_X6Y93/INT_L.WL1END0->>SR1BEG1 INT_R_X5Y89/INT_R.FAN_BOUNCE_S3_0->>IMUX14 INT_R_X5Y89/INT_R.SW2END3->>IMUX30 INT_R_X5Y89/INT_R.SW2END3->>IMUX46 INT_R_X5Y89/INT_R.SW2END3->>IMUX7 INT_R_X5Y90/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X5Y90/INT_R.SW2END_N0_3->>FAN_ALT0 INT_R_X5Y93/INT_R.WW2END1->>IMUX19 INT_R_X5Y93/INT_R.WW2END1->>IMUX3 INT_R_X5Y94/INT_R.NW2END1->>IMUX1 INT_R_X5Y94/INT_R.NW2END1->>IMUX18 INT_R_X7Y89/INT_R.SE2END3->>IMUX22 INT_R_X7Y91/INT_R.ER1END3->>IMUX30 INT_R_X7Y91/INT_R.SS2END1->>IMUX19 INT_R_X7Y91/INT_R.SS2END1->>IMUX3 INT_R_X7Y93/INT_R.LOGIC_OUTS23->>SS2BEG1 INT_R_X7Y93/INT_R.LOGIC_OUTS23->>WL1BEG0 INT_R_X7Y93/INT_R.LOGIC_OUTS23->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 21, 

ctrl[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_NW4END2 BRAM_L_X6Y85/BRAM_WW2END1_4 BRAM_L_X6Y90/BRAM_NW4END2_3 CLBLM_R_X5Y89/CLBLM_IMUX11 CLBLM_R_X5Y89/CLBLM_IMUX16 CLBLM_R_X5Y89/CLBLM_IMUX20 CLBLM_R_X5Y89/CLBLM_IMUX36 CLBLM_R_X5Y89/CLBLM_L_B3 CLBLM_R_X5Y89/CLBLM_L_C2 CLBLM_R_X5Y89/CLBLM_L_D2 CLBLM_R_X5Y89/CLBLM_M_A4 CLBLM_R_X5Y89/CLBLM_WW2END1 CLBLM_R_X5Y93/CLBLM_IMUX14 CLBLM_R_X5Y93/CLBLM_IMUX6 CLBLM_R_X5Y93/CLBLM_L_A1 CLBLM_R_X5Y93/CLBLM_L_B1 CLBLM_R_X5Y93/CLBLM_NW4END2 CLBLM_R_X5Y94/CLBLM_IMUX17 CLBLM_R_X5Y94/CLBLM_IMUX8 CLBLM_R_X5Y94/CLBLM_M_A5 CLBLM_R_X5Y94/CLBLM_M_B3 CLBLM_R_X7Y89/CLBLM_IMUX31 CLBLM_R_X7Y89/CLBLM_M_C5 CLBLM_R_X7Y91/CLBLM_IMUX16 CLBLM_R_X7Y91/CLBLM_IMUX21 CLBLM_R_X7Y91/CLBLM_IMUX42 CLBLM_R_X7Y91/CLBLM_IMUX6 CLBLM_R_X7Y91/CLBLM_L_A1 CLBLM_R_X7Y91/CLBLM_L_B3 CLBLM_R_X7Y91/CLBLM_L_C4 CLBLM_R_X7Y91/CLBLM_L_D6 CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y92/CLBLM_L_BQ INT_L_X6Y89/NW6A2 INT_L_X6Y89/WW2A1 INT_L_X6Y90/NW6B2 INT_L_X6Y91/NW6C2 INT_L_X6Y92/NW6D2 INT_L_X6Y93/NW6E2 INT_R_X5Y88/FAN_BOUNCE_S3_2 INT_R_X5Y88/FAN_BOUNCE_S3_6 INT_R_X5Y89/FAN_ALT2 INT_R_X5Y89/FAN_ALT6 INT_R_X5Y89/FAN_BOUNCE2 INT_R_X5Y89/FAN_BOUNCE6 INT_R_X5Y89/IMUX11 INT_R_X5Y89/IMUX16 INT_R_X5Y89/IMUX20 INT_R_X5Y89/IMUX36 INT_R_X5Y89/WW2END1 INT_R_X5Y93/FAN_BOUNCE_S3_2 INT_R_X5Y93/IMUX14 INT_R_X5Y93/IMUX6 INT_R_X5Y93/NL1BEG1 INT_R_X5Y93/NW6END2 INT_R_X5Y94/FAN_ALT2 INT_R_X5Y94/FAN_BOUNCE2 INT_R_X5Y94/IMUX17 INT_R_X5Y94/IMUX8 INT_R_X5Y94/NL1END1 INT_R_X7Y89/BYP_ALT5 INT_R_X7Y89/BYP_BOUNCE5 INT_R_X7Y89/IMUX31 INT_R_X7Y89/NW6BEG2 INT_R_X7Y89/SS2END1 INT_R_X7Y89/WW2BEG1 INT_R_X7Y90/FAN_BOUNCE_S3_2 INT_R_X7Y90/SS2A1 INT_R_X7Y91/BYP_ALT2 INT_R_X7Y91/BYP_ALT5 INT_R_X7Y91/BYP_BOUNCE2 INT_R_X7Y91/BYP_BOUNCE5 INT_R_X7Y91/FAN_ALT2 INT_R_X7Y91/FAN_BOUNCE2 INT_R_X7Y91/IMUX16 INT_R_X7Y91/IMUX21 INT_R_X7Y91/IMUX42 INT_R_X7Y91/IMUX6 INT_R_X7Y91/SL1END1 INT_R_X7Y91/SS2BEG1 INT_R_X7Y92/BYP_BOUNCE_N3_2 INT_R_X7Y92/LOGIC_OUTS1 INT_R_X7Y92/SL1BEG1 VBRK_X18Y93/VBRK_WW2END1 VBRK_X18Y97/VBRK_NW4END2 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y92/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X5Y89/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y89/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X5Y89/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X5Y89/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X5Y89/INT_R.WW2END1->>FAN_ALT6 INT_R_X5Y89/INT_R.WW2END1->>IMUX11 INT_R_X5Y89/INT_R.WW2END1->>IMUX20 INT_R_X5Y89/INT_R.WW2END1->>IMUX36 INT_R_X5Y93/INT_R.FAN_BOUNCE_S3_2->>IMUX14 INT_R_X5Y93/INT_R.FAN_BOUNCE_S3_2->>IMUX6 INT_R_X5Y93/INT_R.NW6END2->>NL1BEG1 INT_R_X5Y94/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y94/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X5Y94/INT_R.NL1END1->>FAN_ALT2 INT_R_X5Y94/INT_R.NL1END1->>IMUX17 INT_R_X7Y89/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y89/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X7Y89/INT_R.SS2END1->>BYP_ALT5 INT_R_X7Y89/INT_R.SS2END1->>NW6BEG2 INT_R_X7Y89/INT_R.SS2END1->>WW2BEG1 INT_R_X7Y91/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X7Y91/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y91/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X7Y91/INT_R.BYP_BOUNCE5->>BYP_ALT2 INT_R_X7Y91/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X7Y91/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y91/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X7Y91/INT_R.SL1END1->>BYP_ALT5 INT_R_X7Y91/INT_R.SL1END1->>FAN_ALT2 INT_R_X7Y91/INT_R.SL1END1->>IMUX42 INT_R_X7Y91/INT_R.SL1END1->>SS2BEG1 INT_R_X7Y92/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

clk_source - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 37, 

ctrl[0] - 
wires: CLBLM_L_X8Y89/CLBLM_IMUX1 CLBLM_L_X8Y89/CLBLM_IMUX17 CLBLM_L_X8Y89/CLBLM_M_A3 CLBLM_L_X8Y89/CLBLM_M_B3 CLBLM_L_X8Y91/CLBLM_IMUX1 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y91/CLBLM_M_A3 CLBLM_L_X8Y91/CLBLM_M_AQ INT_L_X8Y89/IMUX_L1 INT_L_X8Y89/IMUX_L17 INT_L_X8Y89/SS2END0 INT_L_X8Y90/SS2A0 INT_L_X8Y91/IMUX_L1 INT_L_X8Y91/LOGIC_OUTS_L4 INT_L_X8Y91/SS2BEG0 
pips: CLBLM_L_X8Y89/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y89/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y89/INT_L.SS2END0->>IMUX_L1 INT_L_X8Y89/INT_L.SS2END0->>IMUX_L17 INT_L_X8Y91/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y91/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ct[0]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[0]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[0]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[0]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[10] - 
wires: BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_NE2A3 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WR1END0 BRAM_L_X6Y90/BRAM_NE2A3_3 BRAM_L_X6Y90/BRAM_WR1END0_4 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y92/CLBLM_M_BMUX CLBLM_R_X5Y93/CLBLM_IMUX10 CLBLM_R_X5Y93/CLBLM_L_A4 CLBLM_R_X5Y93/CLBLM_NE2A3 CLBLM_R_X5Y94/CLBLM_WR1END0 INT_L_X6Y93/NE2END3 INT_L_X6Y93/WR1BEG_S0 INT_L_X6Y94/WR1BEG0 INT_R_X5Y92/LOGIC_OUTS21 INT_R_X5Y92/NE2BEG3 INT_R_X5Y93/IMUX10 INT_R_X5Y93/NE2A3 INT_R_X5Y93/SR1BEG_S0 INT_R_X5Y93/WR1END_S1_0 INT_R_X5Y94/WR1END0 VBRK_X18Y97/VBRK_NE2A3 VBRK_X18Y98/VBRK_WR1END0 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X6Y93/INT_L.NE2END3->>WR1BEG_S0 INT_R_X5Y92/INT_R.LOGIC_OUTS21->>NE2BEG3 INT_R_X5Y93/INT_R.SR1BEG_S0->>IMUX10 INT_R_X5Y93/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[11] - 
wires: CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y92/CLBLM_M_CMUX CLBLM_R_X5Y93/CLBLM_IMUX25 CLBLM_R_X5Y93/CLBLM_L_B5 INT_R_X5Y92/LOGIC_OUTS22 INT_R_X5Y92/NR1BEG0 INT_R_X5Y93/IMUX25 INT_R_X5Y93/NR1END0 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X5Y92/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X5Y93/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[12] - 
wires: CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y92/CLBLM_M_DMUX CLBLM_R_X5Y94/CLBLM_IMUX2 CLBLM_R_X5Y94/CLBLM_M_A2 INT_R_X5Y92/LOGIC_OUTS23 INT_R_X5Y92/NN2BEG1 INT_R_X5Y93/NN2A1 INT_R_X5Y94/IMUX2 INT_R_X5Y94/NN2END1 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X5Y92/INT_R.LOGIC_OUTS23->>NN2BEG1 INT_R_X5Y94/INT_R.NN2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[12]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[12]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[12]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[12]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[13] - 
wires: CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y93/CLBLM_M_AMUX CLBLM_R_X5Y94/CLBLM_IMUX7 CLBLM_R_X5Y94/CLBLM_M_A1 INT_R_X5Y93/LOGIC_OUTS20 INT_R_X5Y93/NR1BEG2 INT_R_X5Y94/BYP_ALT3 INT_R_X5Y94/BYP_BOUNCE3 INT_R_X5Y94/IMUX7 INT_R_X5Y94/NR1END2 INT_R_X5Y95/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_R_X5Y93/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X5Y94/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X5Y94/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X5Y94/INT_R.NR1END2->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[14] - 
wires: CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y93/CLBLM_M_BMUX CLBLM_R_X5Y94/CLBLM_IMUX15 CLBLM_R_X5Y94/CLBLM_M_B1 INT_R_X5Y93/LOGIC_OUTS21 INT_R_X5Y93/NR1BEG3 INT_R_X5Y94/IMUX15 INT_R_X5Y94/NR1END3 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X5Y93/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X5Y94/INT_R.NR1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WL1END0 BRAM_L_X6Y85/BRAM_SW2A1_4 BRAM_L_X6Y90/BRAM_SW2A1_3 BRAM_L_X6Y90/BRAM_WL1END0_4 CLBLM_L_X8Y90/CLBLM_NE2A2 CLBLM_L_X8Y90/CLBLM_NW4A2 CLBLM_L_X8Y91/CLBLM_NW2A2 CLBLM_R_X5Y89/CLBLM_FAN7 CLBLM_R_X5Y89/CLBLM_M_CE CLBLM_R_X5Y89/CLBLM_SW2A1 CLBLM_R_X5Y93/CLBLM_FAN6 CLBLM_R_X5Y93/CLBLM_L_CE CLBLM_R_X5Y93/CLBLM_SW2A1 CLBLM_R_X5Y94/CLBLM_FAN7 CLBLM_R_X5Y94/CLBLM_M_CE CLBLM_R_X5Y94/CLBLM_WL1END0 CLBLM_R_X7Y89/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y89/CLBLM_M_C CLBLM_R_X7Y90/CLBLM_NE2A2 CLBLM_R_X7Y90/CLBLM_NW4A2 CLBLM_R_X7Y91/CLBLM_FAN6 CLBLM_R_X7Y91/CLBLM_L_CE CLBLM_R_X7Y91/CLBLM_NW2A2 INT_L_X6Y89/SW2A1 INT_L_X6Y90/NW2END2 INT_L_X6Y90/SW2BEG1 INT_L_X6Y93/SW2A1 INT_L_X6Y94/NW6END2 INT_L_X6Y94/SW2BEG1 INT_L_X6Y94/WL1BEG0 INT_L_X8Y90/NE2END2 INT_L_X8Y90/NW2BEG2 INT_L_X8Y90/NW6BEG2 INT_L_X8Y91/NW2A2 INT_R_X5Y89/FAN7 INT_R_X5Y89/FAN_ALT7 INT_R_X5Y89/SW2END1 INT_R_X5Y93/FAN6 INT_R_X5Y93/FAN_ALT6 INT_R_X5Y93/SW2END1 INT_R_X5Y94/BYP_ALT1 INT_R_X5Y94/BYP_BOUNCE1 INT_R_X5Y94/FAN7 INT_R_X5Y94/FAN_ALT7 INT_R_X5Y94/GFAN1 INT_R_X5Y94/WL1END0 INT_R_X7Y89/LOGIC_OUTS14 INT_R_X7Y89/NE2BEG2 INT_R_X7Y89/NW2BEG2 INT_R_X7Y90/NE2A2 INT_R_X7Y90/NW2A2 INT_R_X7Y90/NW6A2 INT_R_X7Y91/FAN6 INT_R_X7Y91/FAN_ALT6 INT_R_X7Y91/NW2END2 INT_R_X7Y91/NW6B2 INT_R_X7Y92/NW6C2 INT_R_X7Y93/NW6D2 INT_R_X7Y94/NW6E2 VBRK_X18Y93/VBRK_SW2A1 VBRK_X18Y97/VBRK_SW2A1 VBRK_X18Y98/VBRK_WL1END0 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X5Y93/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y94/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y89/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y91/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X6Y90/INT_L.NW2END2->>SW2BEG1 INT_L_X6Y94/INT_L.NW6END2->>SW2BEG1 INT_L_X6Y94/INT_L.NW6END2->>WL1BEG0 INT_L_X8Y90/INT_L.NE2END2->>NW2BEG2 INT_L_X8Y90/INT_L.NE2END2->>NW6BEG2 INT_R_X5Y89/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y89/INT_R.SW2END1->>FAN_ALT7 INT_R_X5Y93/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y93/INT_R.SW2END1->>FAN_ALT6 INT_R_X5Y94/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X5Y94/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X5Y94/INT_R.FAN_ALT7->>FAN7 INT_R_X5Y94/INT_R.GFAN1->>FAN_ALT7 INT_R_X5Y94/INT_R.WL1END0->>BYP_ALT1 INT_R_X7Y89/INT_R.LOGIC_OUTS14->>NE2BEG2 INT_R_X7Y89/INT_R.LOGIC_OUTS14->>NW2BEG2 INT_R_X7Y91/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y91/INT_R.NW2END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

ctrl[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_WL1END3 BRAM_L_X6Y85/BRAM_WL1END3_4 CLBLM_R_X5Y89/CLBLM_IMUX23 CLBLM_R_X5Y89/CLBLM_IMUX26 CLBLM_R_X5Y89/CLBLM_IMUX39 CLBLM_R_X5Y89/CLBLM_L_B4 CLBLM_R_X5Y89/CLBLM_L_C3 CLBLM_R_X5Y89/CLBLM_L_D3 CLBLM_R_X5Y89/CLBLM_WL1END3 CLBLM_R_X7Y89/CLBLM_IMUX28 CLBLM_R_X7Y89/CLBLM_M_C4 CLBLM_R_X7Y90/CLBLM_IMUX30 CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y90/CLBLM_L_C5 CLBLM_R_X7Y90/CLBLM_M_AQ INT_L_X6Y89/WL1BEG3 INT_L_X6Y90/WL1BEG_N3 INT_L_X6Y90/WR1END1 INT_R_X5Y89/IMUX23 INT_R_X5Y89/IMUX26 INT_R_X5Y89/IMUX39 INT_R_X5Y89/SR1BEG_S0 INT_R_X5Y89/WL1END3 INT_R_X5Y90/WL1END_N1_3 INT_R_X7Y89/IMUX28 INT_R_X7Y89/SR1END1 INT_R_X7Y90/IMUX30 INT_R_X7Y90/LOGIC_OUTS4 INT_R_X7Y90/NL1BEG_N3 INT_R_X7Y90/SR1BEG1 INT_R_X7Y90/WR1BEG1 VBRK_X18Y93/VBRK_WL1END3 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y90/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X6Y90/INT_L.WR1END1->>WL1BEG_N3 INT_R_X5Y89/INT_R.SR1BEG_S0->>IMUX26 INT_R_X5Y89/INT_R.WL1END3->>IMUX23 INT_R_X5Y89/INT_R.WL1END3->>IMUX39 INT_R_X5Y89/INT_R.WL1END3->>SR1BEG_S0 INT_R_X7Y89/INT_R.SR1END1->>IMUX28 INT_R_X7Y90/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X7Y90/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X7Y90/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X7Y90/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct[15]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[10] - 
wires: BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_NE2A0 BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_WR1END0 BRAM_L_X6Y90/BRAM_EE2BEG0_3 BRAM_L_X6Y90/BRAM_NE2A0_4 BRAM_L_X6Y95/BRAM_WR1END0_0 CLBLM_R_X5Y92/CLBLM_IMUX14 CLBLM_R_X5Y92/CLBLM_IMUX27 CLBLM_R_X5Y92/CLBLM_L_B1 CLBLM_R_X5Y92/CLBLM_M_B4 CLBLM_R_X5Y93/CLBLM_EE2BEG0 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y93/CLBLM_L_AQ CLBLM_R_X5Y94/CLBLM_NE2A0 CLBLM_R_X5Y95/CLBLM_IMUX24 CLBLM_R_X5Y95/CLBLM_M_B5 CLBLM_R_X5Y95/CLBLM_WR1END0 CLBLM_R_X7Y93/CLBLM_IMUX17 CLBLM_R_X7Y93/CLBLM_M_B3 INT_L_X6Y93/EE2A0 INT_L_X6Y93/NE2END_S3_0 INT_L_X6Y94/NE2END0 INT_L_X6Y94/NL1BEG_N3 INT_L_X6Y94/WR1BEG_S0 INT_L_X6Y95/WR1BEG0 INT_R_X5Y92/FAN_ALT3 INT_R_X5Y92/FAN_BOUNCE3 INT_R_X5Y92/FAN_BOUNCE_S3_0 INT_R_X5Y92/IMUX14 INT_R_X5Y92/IMUX27 INT_R_X5Y93/EE2BEG0 INT_R_X5Y93/FAN_ALT0 INT_R_X5Y93/FAN_BOUNCE0 INT_R_X5Y93/LOGIC_OUTS0 INT_R_X5Y93/NE2BEG0 INT_R_X5Y94/NE2A0 INT_R_X5Y94/WR1END_S1_0 INT_R_X5Y95/IMUX24 INT_R_X5Y95/WR1END0 INT_R_X7Y93/EE2END0 INT_R_X7Y93/IMUX17 VBRK_X18Y97/VBRK_EE2BEG0 VBRK_X18Y98/VBRK_NE2A0 VBRK_X18Y99/VBRK_WR1END0 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X6Y94/INT_L.NE2END0->>NL1BEG_N3 INT_L_X6Y94/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_R_X5Y92/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y92/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X5Y92/INT_R.FAN_BOUNCE_S3_0->>FAN_ALT3 INT_R_X5Y92/INT_R.FAN_BOUNCE_S3_0->>IMUX14 INT_R_X5Y93/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X5Y93/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X5Y93/INT_R.LOGIC_OUTS0->>FAN_ALT0 INT_R_X5Y93/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X5Y95/INT_R.WR1END0->>IMUX24 INT_R_X7Y93/INT_R.EE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct_reg[15]_i_29_n_6 - 
wires: CLBLM_R_X7Y93/CLBLM_IMUX15 CLBLM_R_X7Y93/CLBLM_M_B1 CLBLM_R_X7Y94/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y94/CLBLM_L_BMUX INT_R_X7Y93/IMUX15 INT_R_X7Y93/SL1END3 INT_R_X7Y94/LOGIC_OUTS17 INT_R_X7Y94/SL1BEG3 
pips: CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X7Y93/INT_R.SL1END3->>IMUX15 INT_R_X7Y94/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct_reg[15]_i_29_n_5 - 
wires: CLBLM_R_X7Y93/CLBLM_IMUX27 CLBLM_R_X7Y93/CLBLM_M_B4 CLBLM_R_X7Y94/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y94/CLBLM_L_CMUX INT_R_X7Y93/IMUX27 INT_R_X7Y93/SR1END1 INT_R_X7Y94/LOGIC_OUTS18 INT_R_X7Y94/SR1BEG1 
pips: CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X7Y93/INT_R.SR1END1->>IMUX27 INT_R_X7Y94/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[15]_i_28_n_0 - 
wires: CLBLM_L_X8Y91/CLBLM_SW2A0 CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y92/CLBLM_M_A CLBLM_R_X7Y91/CLBLM_SW2A0 CLBLM_R_X7Y92/CLBLM_IMUX22 CLBLM_R_X7Y92/CLBLM_IMUX24 CLBLM_R_X7Y92/CLBLM_IMUX45 CLBLM_R_X7Y92/CLBLM_IMUX8 CLBLM_R_X7Y92/CLBLM_M_A5 CLBLM_R_X7Y92/CLBLM_M_B5 CLBLM_R_X7Y92/CLBLM_M_C3 CLBLM_R_X7Y92/CLBLM_M_D2 CLBLM_R_X7Y93/CLBLM_IMUX1 CLBLM_R_X7Y93/CLBLM_IMUX24 CLBLM_R_X7Y93/CLBLM_IMUX31 CLBLM_R_X7Y93/CLBLM_IMUX47 CLBLM_R_X7Y93/CLBLM_M_A3 CLBLM_R_X7Y93/CLBLM_M_B5 CLBLM_R_X7Y93/CLBLM_M_C5 CLBLM_R_X7Y93/CLBLM_M_D5 INT_L_X8Y91/SW2A0 INT_L_X8Y92/LOGIC_OUTS_L12 INT_L_X8Y92/SW2BEG0 INT_R_X7Y91/NL1BEG0 INT_R_X7Y91/NL1END_S3_0 INT_R_X7Y91/SW2END0 INT_R_X7Y92/IMUX22 INT_R_X7Y92/IMUX24 INT_R_X7Y92/IMUX45 INT_R_X7Y92/IMUX8 INT_R_X7Y92/NL1BEG_N3 INT_R_X7Y92/NL1END0 INT_R_X7Y92/NR1BEG0 INT_R_X7Y92/NR1BEG3 INT_R_X7Y93/IMUX1 INT_R_X7Y93/IMUX24 INT_R_X7Y93/IMUX31 INT_R_X7Y93/IMUX47 INT_R_X7Y93/NR1END0 INT_R_X7Y93/NR1END3 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X8Y92/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_R_X7Y91/INT_R.SW2END0->>NL1BEG0 INT_R_X7Y92/INT_R.NL1BEG_N3->>IMUX22 INT_R_X7Y92/INT_R.NL1BEG_N3->>IMUX45 INT_R_X7Y92/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X7Y92/INT_R.NL1END0->>IMUX24 INT_R_X7Y92/INT_R.NL1END0->>IMUX8 INT_R_X7Y92/INT_R.NL1END0->>NL1BEG_N3 INT_R_X7Y92/INT_R.NL1END0->>NR1BEG0 INT_R_X7Y93/INT_R.NR1END0->>IMUX1 INT_R_X7Y93/INT_R.NR1END0->>IMUX24 INT_R_X7Y93/INT_R.NR1END3->>IMUX31 INT_R_X7Y93/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

ct[11] - 
wires: BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_EE2BEG1 BRAM_L_X6Y90/BRAM_EE2BEG1_3 CLBLM_R_X5Y92/CLBLM_IMUX22 CLBLM_R_X5Y92/CLBLM_M_C3 CLBLM_R_X5Y93/CLBLM_EE2BEG1 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y93/CLBLM_L_BQ CLBLM_R_X5Y95/CLBLM_IMUX27 CLBLM_R_X5Y95/CLBLM_IMUX29 CLBLM_R_X5Y95/CLBLM_M_B4 CLBLM_R_X5Y95/CLBLM_M_C2 CLBLM_R_X7Y93/CLBLM_IMUX18 CLBLM_R_X7Y93/CLBLM_M_B2 INT_L_X6Y93/EE2A1 INT_R_X5Y92/IMUX22 INT_R_X5Y92/SR1END2 INT_R_X5Y93/EE2BEG1 INT_R_X5Y93/LOGIC_OUTS1 INT_R_X5Y93/NN2BEG1 INT_R_X5Y93/SR1BEG2 INT_R_X5Y94/NN2A1 INT_R_X5Y95/BYP_ALT1 INT_R_X5Y95/BYP_BOUNCE1 INT_R_X5Y95/IMUX27 INT_R_X5Y95/IMUX29 INT_R_X5Y95/NN2END1 INT_R_X7Y93/EE2END1 INT_R_X7Y93/IMUX18 VBRK_X18Y97/VBRK_EE2BEG1 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X5Y92/INT_R.SR1END2->>IMUX22 INT_R_X5Y93/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X5Y93/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X5Y93/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X5Y95/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X5Y95/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X5Y95/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X5Y95/INT_R.NN2END1->>BYP_ALT1 INT_R_X7Y93/INT_R.EE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct[15]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[8] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WR1END0 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y90/BRAM_EE2BEG2_3 BRAM_L_X6Y90/BRAM_WL1END1_1 BRAM_L_X6Y90/BRAM_WR1END0_2 CLBLM_R_X5Y91/CLBLM_IMUX43 CLBLM_R_X5Y91/CLBLM_M_D6 CLBLM_R_X5Y91/CLBLM_WL1END1 CLBLM_R_X5Y92/CLBLM_IMUX9 CLBLM_R_X5Y92/CLBLM_L_A5 CLBLM_R_X5Y92/CLBLM_WR1END0 CLBLM_R_X5Y93/CLBLM_EE2BEG2 CLBLM_R_X5Y93/CLBLM_IMUX21 CLBLM_R_X5Y93/CLBLM_L_C4 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y91/CLBLM_L_AMUX CLBLM_R_X7Y93/CLBLM_IMUX11 CLBLM_R_X7Y93/CLBLM_M_A4 INT_L_X6Y91/WL1BEG1 INT_L_X6Y91/WR1BEG_S0 INT_L_X6Y91/WR1END3 INT_L_X6Y92/WR1BEG0 INT_L_X6Y93/EE2A2 INT_R_X5Y91/IMUX43 INT_R_X5Y91/NN2BEG2 INT_R_X5Y91/WL1END1 INT_R_X5Y91/WR1END_S1_0 INT_R_X5Y92/IMUX9 INT_R_X5Y92/NN2A2 INT_R_X5Y92/WR1END0 INT_R_X5Y93/EE2BEG2 INT_R_X5Y93/IMUX21 INT_R_X5Y93/NN2END2 INT_R_X7Y91/LOGIC_OUTS16 INT_R_X7Y91/WR1BEG3 INT_R_X7Y93/EE2END2 INT_R_X7Y93/FAN_ALT5 INT_R_X7Y93/FAN_BOUNCE5 INT_R_X7Y93/IMUX11 VBRK_X18Y95/VBRK_WL1END1 VBRK_X18Y96/VBRK_WR1END0 VBRK_X18Y97/VBRK_EE2BEG2 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y91/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X6Y91/INT_L.WR1END3->>WL1BEG1 INT_L_X6Y91/INT_L.WR1END3->>WR1BEG_S0 INT_R_X5Y91/INT_R.WL1END1->>IMUX43 INT_R_X5Y91/INT_R.WL1END1->>NN2BEG2 INT_R_X5Y92/INT_R.WR1END0->>IMUX9 INT_R_X5Y93/INT_R.NN2END2->>EE2BEG2 INT_R_X5Y93/INT_R.NN2END2->>IMUX21 INT_R_X7Y91/INT_R.LOGIC_OUTS16->>WR1BEG3 INT_R_X7Y93/INT_R.EE2END2->>FAN_ALT5 INT_R_X7Y93/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y93/INT_R.FAN_BOUNCE5->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct_reg[15]_i_30_n_4 - 
wires: CLBLM_R_X7Y93/CLBLM_IMUX2 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y93/CLBLM_L_DMUX CLBLM_R_X7Y93/CLBLM_M_A2 INT_R_X7Y93/IMUX2 INT_R_X7Y93/LOGIC_OUTS19 
pips: CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X7Y93/INT_R.LOGIC_OUTS19->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct_reg[15]_i_29_n_7 - 
wires: CLBLM_R_X7Y93/CLBLM_IMUX7 CLBLM_R_X7Y93/CLBLM_M_A1 CLBLM_R_X7Y94/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y94/CLBLM_L_AMUX INT_R_X7Y93/IMUX7 INT_R_X7Y93/SR1END3 INT_R_X7Y94/LOGIC_OUTS16 INT_R_X7Y94/SR1BEG3 INT_R_X7Y94/SR1END_N3_3 
pips: CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y93/INT_R.SR1END3->>IMUX7 INT_R_X7Y94/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[9] - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WW2END3 BRAM_L_X6Y90/BRAM_WW2END3_2 CLBLM_L_X8Y92/CLBLM_NE2A3 CLBLM_L_X8Y93/CLBLM_IMUX31 CLBLM_L_X8Y93/CLBLM_M_C5 CLBLM_L_X8Y93/CLBLM_WR1END0 CLBLM_R_X5Y92/CLBLM_IMUX7 CLBLM_R_X5Y92/CLBLM_M_A1 CLBLM_R_X5Y92/CLBLM_WW2END3 CLBLM_R_X5Y93/CLBLM_IMUX20 CLBLM_R_X5Y93/CLBLM_L_C2 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y91/CLBLM_L_BMUX CLBLM_R_X7Y92/CLBLM_NE2A3 CLBLM_R_X7Y93/CLBLM_IMUX8 CLBLM_R_X7Y93/CLBLM_M_A5 CLBLM_R_X7Y93/CLBLM_WR1END0 INT_L_X6Y92/WW2A3 INT_L_X8Y92/NE2END3 INT_L_X8Y92/NR1BEG3 INT_L_X8Y92/WR1BEG_S0 INT_L_X8Y93/IMUX_L31 INT_L_X8Y93/NR1END3 INT_L_X8Y93/WR1BEG0 INT_R_X5Y92/IMUX7 INT_R_X5Y92/WW2END3 INT_R_X5Y93/BYP_ALT0 INT_R_X5Y93/BYP_BOUNCE0 INT_R_X5Y93/IMUX20 INT_R_X5Y93/WW2END_N0_3 INT_R_X7Y91/LOGIC_OUTS17 INT_R_X7Y91/NE2BEG3 INT_R_X7Y92/NE2A3 INT_R_X7Y92/WR1END_S1_0 INT_R_X7Y92/WW2BEG3 INT_R_X7Y93/IMUX8 INT_R_X7Y93/WR1END0 VBRK_X18Y96/VBRK_WW2END3 
pips: CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y91/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y92/INT_L.NE2END3->>NR1BEG3 INT_L_X8Y92/INT_L.NE2END3->>WR1BEG_S0 INT_L_X8Y93/INT_L.NR1END3->>IMUX_L31 INT_R_X5Y92/INT_R.WW2END3->>IMUX7 INT_R_X5Y93/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X5Y93/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X5Y93/INT_R.WW2END_N0_3->>BYP_ALT0 INT_R_X7Y91/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X7Y92/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X7Y93/INT_R.WR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct[15]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[15]_i_27_n_5 - 
wires: CLBLM_R_X7Y93/CLBLM_IMUX40 CLBLM_R_X7Y93/CLBLM_M_D1 CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y95/CLBLM_L_CMUX INT_R_X7Y93/IMUX40 INT_R_X7Y93/SS2END0 INT_R_X7Y94/SS2A0 INT_R_X7Y95/LOGIC_OUTS18 INT_R_X7Y95/SS2BEG0 
pips: CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y95/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X7Y93/INT_R.SS2END0->>IMUX40 INT_R_X7Y95/INT_R.LOGIC_OUTS18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[15] - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_ER1BEG0 BRAM_L_X6Y90/BRAM_ER1BEG0_4 CLBLM_R_X5Y93/CLBLM_IMUX22 CLBLM_R_X5Y93/CLBLM_M_C3 CLBLM_R_X5Y94/CLBLM_ER1BEG0 CLBLM_R_X5Y94/CLBLM_IMUX25 CLBLM_R_X5Y94/CLBLM_IMUX9 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y94/CLBLM_L_A5 CLBLM_R_X5Y94/CLBLM_L_B5 CLBLM_R_X5Y94/CLBLM_M_BMUX CLBLM_R_X7Y93/CLBLM_IMUX45 CLBLM_R_X7Y93/CLBLM_M_D2 INT_L_X6Y93/EL1BEG3 INT_L_X6Y94/EL1BEG_N3 INT_L_X6Y94/ER1END0 INT_R_X5Y93/ER1BEG_S0 INT_R_X5Y93/IMUX22 INT_R_X5Y93/SL1END3 INT_R_X5Y94/ER1BEG0 INT_R_X5Y94/IMUX25 INT_R_X5Y94/IMUX9 INT_R_X5Y94/LOGIC_OUTS21 INT_R_X5Y94/SL1BEG3 INT_R_X5Y94/SR1BEG_S0 INT_R_X7Y93/EL1END3 INT_R_X7Y93/IMUX45 VBRK_X18Y98/VBRK_ER1BEG0 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X6Y94/INT_L.ER1END0->>EL1BEG_N3 INT_R_X5Y93/INT_R.SL1END3->>ER1BEG_S0 INT_R_X5Y93/INT_R.SL1END3->>IMUX22 INT_R_X5Y94/INT_R.LOGIC_OUTS21->>SL1BEG3 INT_R_X5Y94/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X5Y94/INT_R.SR1BEG_S0->>IMUX25 INT_R_X5Y94/INT_R.SR1BEG_S0->>IMUX9 INT_R_X7Y93/INT_R.EL1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct_reg[15]_i_27_n_6 - 
wires: CLBLM_L_X8Y93/CLBLM_SW2A3 CLBLM_L_X8Y94/CLBLM_SE2A3 CLBLM_R_X7Y93/CLBLM_IMUX38 CLBLM_R_X7Y93/CLBLM_M_D3 CLBLM_R_X7Y93/CLBLM_SW2A3 CLBLM_R_X7Y94/CLBLM_SE2A3 CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y95/CLBLM_L_BMUX INT_L_X8Y93/SW2A3 INT_L_X8Y94/SE2END3 INT_L_X8Y94/SW2BEG3 INT_R_X7Y93/IMUX38 INT_R_X7Y93/SW2END3 INT_R_X7Y94/SE2A3 INT_R_X7Y94/SW2END_N0_3 INT_R_X7Y95/LOGIC_OUTS17 INT_R_X7Y95/SE2BEG3 
pips: CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y95/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X8Y94/INT_L.SE2END3->>SW2BEG3 INT_R_X7Y93/INT_R.SW2END3->>IMUX38 INT_R_X7Y95/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[14] - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_SE2A1 BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_SE2A1 BRAM_L_X6Y90/BRAM_SE2A1_2 BRAM_L_X6Y90/BRAM_SE2A1_3 BRAM_L_X6Y90/BRAM_WL1END0_2 CLBLM_R_X5Y92/CLBLM_IMUX41 CLBLM_R_X5Y92/CLBLM_L_D1 CLBLM_R_X5Y92/CLBLM_SE2A1 CLBLM_R_X5Y92/CLBLM_WL1END0 CLBLM_R_X5Y93/CLBLM_IMUX18 CLBLM_R_X5Y93/CLBLM_M_B2 CLBLM_R_X5Y93/CLBLM_SE2A1 CLBLM_R_X5Y94/CLBLM_IMUX10 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y94/CLBLM_L_A4 CLBLM_R_X5Y94/CLBLM_M_BQ CLBLM_R_X7Y93/CLBLM_IMUX44 CLBLM_R_X7Y93/CLBLM_M_D4 INT_L_X6Y92/SE2END1 INT_L_X6Y92/WL1BEG0 INT_L_X6Y93/ER1BEG2 INT_L_X6Y93/SE2END1 INT_R_X5Y92/IMUX41 INT_R_X5Y92/SE2A1 INT_R_X5Y92/WL1END0 INT_R_X5Y93/IMUX18 INT_R_X5Y93/SE2A1 INT_R_X5Y93/SE2BEG1 INT_R_X5Y93/SL1END1 INT_R_X5Y94/IMUX10 INT_R_X5Y94/LOGIC_OUTS5 INT_R_X5Y94/SE2BEG1 INT_R_X5Y94/SL1BEG1 INT_R_X7Y93/ER1END2 INT_R_X7Y93/IMUX44 VBRK_X18Y96/VBRK_SE2A1 VBRK_X18Y96/VBRK_WL1END0 VBRK_X18Y97/VBRK_SE2A1 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X6Y92/INT_L.SE2END1->>WL1BEG0 INT_L_X6Y93/INT_L.SE2END1->>ER1BEG2 INT_R_X5Y92/INT_R.WL1END0->>IMUX41 INT_R_X5Y93/INT_R.SL1END1->>IMUX18 INT_R_X5Y93/INT_R.SL1END1->>SE2BEG1 INT_R_X5Y94/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X5Y94/INT_R.LOGIC_OUTS5->>SE2BEG1 INT_R_X5Y94/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X7Y93/INT_R.ER1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct[15]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[15]_i_27_n_7 - 
wires: CLBLM_R_X7Y93/CLBLM_IMUX29 CLBLM_R_X7Y93/CLBLM_M_C2 CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y95/CLBLM_L_AMUX INT_L_X6Y93/SE2A2 INT_L_X6Y94/SE2BEG2 INT_L_X6Y94/SW2END2 INT_R_X7Y93/IMUX29 INT_R_X7Y93/SE2END2 INT_R_X7Y94/SW2A2 INT_R_X7Y95/LOGIC_OUTS16 INT_R_X7Y95/SW2BEG2 
pips: CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y95/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X6Y94/INT_L.SW2END2->>SE2BEG2 INT_R_X7Y93/INT_R.SE2END2->>IMUX29 INT_R_X7Y95/INT_R.LOGIC_OUTS16->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[13] - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y90/BRAM_EE2BEG2_4 CLBLM_R_X5Y93/CLBLM_IMUX7 CLBLM_R_X5Y93/CLBLM_M_A1 CLBLM_R_X5Y94/CLBLM_EE2BEG2 CLBLM_R_X5Y94/CLBLM_IMUX44 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y94/CLBLM_M_AMUX CLBLM_R_X5Y94/CLBLM_M_D4 CLBLM_R_X5Y95/CLBLM_IMUX34 CLBLM_R_X5Y95/CLBLM_L_C6 CLBLM_R_X7Y93/CLBLM_IMUX28 CLBLM_R_X7Y93/CLBLM_M_C4 INT_L_X6Y94/EE2A2 INT_R_X5Y93/IMUX7 INT_R_X5Y93/SR1END3 INT_R_X5Y94/EE2BEG2 INT_R_X5Y94/IMUX44 INT_R_X5Y94/LOGIC_OUTS20 INT_R_X5Y94/NL1BEG1 INT_R_X5Y94/SR1BEG3 INT_R_X5Y94/SR1END_N3_3 INT_R_X5Y95/IMUX34 INT_R_X5Y95/NL1END1 INT_R_X7Y93/IMUX28 INT_R_X7Y93/SL1END2 INT_R_X7Y94/EE2END2 INT_R_X7Y94/SL1BEG2 VBRK_X18Y98/VBRK_EE2BEG2 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X5Y93/INT_R.SR1END3->>IMUX7 INT_R_X5Y94/INT_R.LOGIC_OUTS20->>EE2BEG2 INT_R_X5Y94/INT_R.LOGIC_OUTS20->>IMUX44 INT_R_X5Y94/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X5Y94/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X5Y95/INT_R.NL1END1->>IMUX34 INT_R_X7Y93/INT_R.SL1END2->>IMUX28 INT_R_X7Y94/INT_R.EE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct_reg[15]_i_29_n_4 - 
wires: CLBLM_R_X7Y93/CLBLM_IMUX22 CLBLM_R_X7Y93/CLBLM_M_C3 CLBLM_R_X7Y94/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y94/CLBLM_L_DMUX INT_R_X7Y93/FAN_BOUNCE_S3_2 INT_R_X7Y93/IMUX22 INT_R_X7Y94/FAN_ALT2 INT_R_X7Y94/FAN_BOUNCE2 INT_R_X7Y94/LOGIC_OUTS19 
pips: CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X7Y93/INT_R.FAN_BOUNCE_S3_2->>IMUX22 INT_R_X7Y94/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y94/INT_R.LOGIC_OUTS19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[12] - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y90/BRAM_EE2BEG0_4 CLBLM_R_X5Y92/CLBLM_IMUX20 CLBLM_R_X5Y92/CLBLM_IMUX43 CLBLM_R_X5Y92/CLBLM_L_C2 CLBLM_R_X5Y92/CLBLM_M_D6 CLBLM_R_X5Y94/CLBLM_EE2BEG0 CLBLM_R_X5Y94/CLBLM_IMUX45 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y94/CLBLM_M_AQ CLBLM_R_X5Y94/CLBLM_M_D2 CLBLM_R_X7Y93/CLBLM_IMUX32 CLBLM_R_X7Y93/CLBLM_M_C1 INT_L_X6Y94/EE2A0 INT_R_X5Y92/IMUX20 INT_R_X5Y92/IMUX43 INT_R_X5Y92/SR1END1 INT_R_X5Y93/SL1END0 INT_R_X5Y93/SR1BEG1 INT_R_X5Y94/EE2BEG0 INT_R_X5Y94/IMUX45 INT_R_X5Y94/LOGIC_OUTS4 INT_R_X5Y94/NL1BEG_N3 INT_R_X5Y94/SL1BEG0 INT_R_X7Y93/IMUX32 INT_R_X7Y93/SL1END0 INT_R_X7Y94/EE2END0 INT_R_X7Y94/SL1BEG0 VBRK_X18Y98/VBRK_EE2BEG0 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X5Y92/INT_R.SR1END1->>IMUX20 INT_R_X5Y92/INT_R.SR1END1->>IMUX43 INT_R_X5Y93/INT_R.SL1END0->>SR1BEG1 INT_R_X5Y94/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X5Y94/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X5Y94/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X5Y94/INT_R.NL1BEG_N3->>IMUX45 INT_R_X7Y93/INT_R.SL1END0->>IMUX32 INT_R_X7Y94/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct[15]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_WW2END0 BRAM_L_X6Y90/BRAM_WW2END0_1 CLBLM_R_X5Y91/CLBLM_IMUX17 CLBLM_R_X5Y91/CLBLM_IMUX41 CLBLM_R_X5Y91/CLBLM_L_D1 CLBLM_R_X5Y91/CLBLM_M_B3 CLBLM_R_X5Y91/CLBLM_WW2END0 CLBLM_R_X7Y91/CLBLM_IMUX1 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y91/CLBLM_L_CMUX CLBLM_R_X7Y91/CLBLM_M_A3 CLBLM_R_X7Y92/CLBLM_IMUX47 CLBLM_R_X7Y92/CLBLM_M_D5 INT_L_X6Y91/WW2A0 INT_R_X5Y91/IMUX17 INT_R_X5Y91/IMUX41 INT_R_X5Y91/WW2END0 INT_R_X7Y91/IMUX1 INT_R_X7Y91/LOGIC_OUTS18 INT_R_X7Y91/NN2BEG0 INT_R_X7Y91/WW2BEG0 INT_R_X7Y92/IMUX47 INT_R_X7Y92/NN2A0 INT_R_X7Y92/NN2END_S2_0 INT_R_X7Y93/NN2END0 VBRK_X18Y95/VBRK_WW2END0 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y91/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X5Y91/INT_R.WW2END0->>IMUX17 INT_R_X5Y91/INT_R.WW2END0->>IMUX41 INT_R_X7Y91/INT_R.LOGIC_OUTS18->>IMUX1 INT_R_X7Y91/INT_R.LOGIC_OUTS18->>NN2BEG0 INT_R_X7Y91/INT_R.LOGIC_OUTS18->>WW2BEG0 INT_R_X7Y92/INT_R.NN2END_S2_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct_reg[15]_i_30_n_6 - 
wires: CLBLM_R_X7Y92/CLBLM_IMUX38 CLBLM_R_X7Y92/CLBLM_M_D3 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y93/CLBLM_L_BMUX INT_R_X7Y92/IMUX38 INT_R_X7Y92/SL1END3 INT_R_X7Y93/LOGIC_OUTS17 INT_R_X7Y93/SL1BEG3 
pips: CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X7Y92/INT_R.SL1END3->>IMUX38 INT_R_X7Y93/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct_reg[15]_i_30_n_5 - 
wires: CLBLM_R_X7Y92/CLBLM_IMUX40 CLBLM_R_X7Y92/CLBLM_M_D1 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y93/CLBLM_L_CMUX INT_R_X7Y92/IMUX40 INT_R_X7Y92/SL1END0 INT_R_X7Y93/LOGIC_OUTS18 INT_R_X7Y93/SL1BEG0 
pips: CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X7Y92/INT_R.SL1END0->>IMUX40 INT_R_X7Y93/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[7] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_NE2A2 BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y90/BRAM_EE2BEG2_1 BRAM_L_X6Y90/BRAM_NE2A2_0 CLBLM_R_X5Y89/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y89/CLBLM_M_AMUX CLBLM_R_X5Y90/CLBLM_IMUX26 CLBLM_R_X5Y90/CLBLM_L_B4 CLBLM_R_X5Y90/CLBLM_NE2A2 CLBLM_R_X5Y91/CLBLM_EE2BEG2 CLBLM_R_X5Y91/CLBLM_IMUX28 CLBLM_R_X5Y91/CLBLM_M_C4 CLBLM_R_X7Y91/CLBLM_IMUX4 CLBLM_R_X7Y91/CLBLM_M_A6 CLBLM_R_X7Y92/CLBLM_IMUX44 CLBLM_R_X7Y92/CLBLM_M_D4 INT_L_X6Y90/NE2END2 INT_L_X6Y90/NR1BEG2 INT_L_X6Y91/EE2A2 INT_L_X6Y91/NE2BEG2 INT_L_X6Y91/NR1END2 INT_L_X6Y92/NE2A2 INT_R_X5Y89/LOGIC_OUTS20 INT_R_X5Y89/NE2BEG2 INT_R_X5Y89/NL1BEG1 INT_R_X5Y89/NN2BEG2 INT_R_X5Y90/IMUX26 INT_R_X5Y90/NE2A2 INT_R_X5Y90/NL1END1 INT_R_X5Y90/NN2A2 INT_R_X5Y91/EE2BEG2 INT_R_X5Y91/IMUX28 INT_R_X5Y91/NN2END2 INT_R_X7Y91/EE2END2 INT_R_X7Y91/IMUX4 INT_R_X7Y92/IMUX44 INT_R_X7Y92/NE2END2 VBRK_X18Y94/VBRK_NE2A2 VBRK_X18Y95/VBRK_EE2BEG2 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X6Y90/INT_L.NE2END2->>NR1BEG2 INT_L_X6Y91/INT_L.NR1END2->>NE2BEG2 INT_R_X5Y89/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X5Y89/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X5Y89/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X5Y90/INT_R.NL1END1->>IMUX26 INT_R_X5Y91/INT_R.NN2END2->>EE2BEG2 INT_R_X5Y91/INT_R.NN2END2->>IMUX28 INT_R_X7Y91/INT_R.EE2END2->>IMUX4 INT_R_X7Y92/INT_R.NE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct[15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[15] - 
wires: CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y93/CLBLM_M_CMUX CLBLM_R_X5Y94/CLBLM_IMUX24 CLBLM_R_X5Y94/CLBLM_M_B5 INT_R_X5Y93/LOGIC_OUTS22 INT_R_X5Y93/NR1BEG0 INT_R_X5Y94/IMUX24 INT_R_X5Y94/NR1END0 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X5Y93/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X5Y94/INT_R.NR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[4] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_SW2A1 BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_NW2A2 BRAM_L_X6Y90/BRAM_NW2A2_2 BRAM_L_X6Y90/BRAM_SW2A1_0 CLBLM_R_X5Y89/CLBLM_IMUX18 CLBLM_R_X5Y89/CLBLM_M_B2 CLBLM_R_X5Y90/CLBLM_IMUX43 CLBLM_R_X5Y90/CLBLM_M_D6 CLBLM_R_X5Y90/CLBLM_SW2A1 CLBLM_R_X5Y91/CLBLM_IMUX23 CLBLM_R_X5Y91/CLBLM_L_C3 CLBLM_R_X5Y92/CLBLM_NW2A2 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y91/CLBLM_L_CQ CLBLM_R_X7Y92/CLBLM_IMUX28 CLBLM_R_X7Y92/CLBLM_M_C4 INT_L_X6Y90/SW2A1 INT_L_X6Y91/NW2BEG2 INT_L_X6Y91/SW2BEG1 INT_L_X6Y91/WL1END1 INT_L_X6Y92/NW2A2 INT_R_X5Y89/IMUX18 INT_R_X5Y89/SL1END1 INT_R_X5Y90/IMUX43 INT_R_X5Y90/SL1BEG1 INT_R_X5Y90/SW2END1 INT_R_X5Y91/FAN_BOUNCE_S3_6 INT_R_X5Y91/IMUX23 INT_R_X5Y92/FAN_ALT6 INT_R_X5Y92/FAN_BOUNCE6 INT_R_X5Y92/NW2END2 INT_R_X7Y91/LOGIC_OUTS2 INT_R_X7Y91/NR1BEG2 INT_R_X7Y91/WL1BEG1 INT_R_X7Y92/IMUX28 INT_R_X7Y92/NR1END2 VBRK_X18Y94/VBRK_SW2A1 VBRK_X18Y96/VBRK_NW2A2 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y91/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X6Y91/INT_L.WL1END1->>NW2BEG2 INT_L_X6Y91/INT_L.WL1END1->>SW2BEG1 INT_R_X5Y89/INT_R.SL1END1->>IMUX18 INT_R_X5Y90/INT_R.SW2END1->>IMUX43 INT_R_X5Y90/INT_R.SW2END1->>SL1BEG1 INT_R_X5Y91/INT_R.FAN_BOUNCE_S3_6->>IMUX23 INT_R_X5Y92/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X5Y92/INT_R.NW2END2->>FAN_ALT6 INT_R_X7Y91/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X7Y91/INT_R.LOGIC_OUTS2->>WL1BEG1 INT_R_X7Y92/INT_R.NR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct_reg[15]_i_31_n_4 - 
wires: CLBLM_R_X7Y92/CLBLM_IMUX32 CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y92/CLBLM_L_DMUX CLBLM_R_X7Y92/CLBLM_M_C1 INT_R_X7Y91/FAN_BOUNCE_S3_2 INT_R_X7Y92/FAN_ALT2 INT_R_X7Y92/FAN_BOUNCE2 INT_R_X7Y92/IMUX32 INT_R_X7Y92/LOGIC_OUTS19 
pips: CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y92/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X7Y92/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y92/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X7Y92/INT_R.LOGIC_OUTS19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct_reg[15]_i_30_n_7 - 
wires: CLBLM_R_X7Y92/CLBLM_IMUX29 CLBLM_R_X7Y92/CLBLM_M_C2 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y93/CLBLM_L_AMUX INT_R_X7Y92/IMUX29 INT_R_X7Y92/SL1END2 INT_R_X7Y93/LOGIC_OUTS16 INT_R_X7Y93/SL1BEG2 
pips: CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y92/INT_R.SL1END2->>IMUX29 INT_R_X7Y93/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[5] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_EL1BEG3 BRAM_L_X6Y90/BRAM_EE2BEG0_0 BRAM_L_X6Y90/BRAM_EL1BEG3_4 CLBLM_R_X5Y89/CLBLM_IMUX17 CLBLM_R_X5Y89/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y89/CLBLM_M_AQ CLBLM_R_X5Y89/CLBLM_M_B3 CLBLM_R_X5Y90/CLBLM_EE2BEG0 CLBLM_R_X5Y91/CLBLM_IMUX1 CLBLM_R_X5Y91/CLBLM_M_A3 CLBLM_R_X5Y94/CLBLM_EL1BEG3 CLBLM_R_X7Y90/CLBLM_IMUX17 CLBLM_R_X7Y90/CLBLM_M_B3 CLBLM_R_X7Y92/CLBLM_IMUX31 CLBLM_R_X7Y92/CLBLM_M_C5 INT_L_X6Y90/EE2A0 INT_L_X6Y92/SE2A3 INT_L_X6Y93/SE2BEG3 INT_L_X6Y93/SL1END3 INT_L_X6Y94/EL1END3 INT_L_X6Y94/SL1BEG3 INT_R_X5Y89/IMUX17 INT_R_X5Y89/LOGIC_OUTS4 INT_R_X5Y89/NN2BEG0 INT_R_X5Y89/NN6BEG0 INT_R_X5Y89/NR1BEG0 INT_R_X5Y90/EE2BEG0 INT_R_X5Y90/NN2A0 INT_R_X5Y90/NN2END_S2_0 INT_R_X5Y90/NN6A0 INT_R_X5Y90/NR1END0 INT_R_X5Y91/IMUX1 INT_R_X5Y91/NN2END0 INT_R_X5Y91/NN6B0 INT_R_X5Y92/NN6C0 INT_R_X5Y93/NN6D0 INT_R_X5Y94/EL1BEG3 INT_R_X5Y94/NN6E0 INT_R_X5Y94/NN6END_S1_0 INT_R_X5Y95/EL1BEG_N3 INT_R_X5Y95/NN6END0 INT_R_X7Y90/EE2END0 INT_R_X7Y90/IMUX17 INT_R_X7Y92/IMUX31 INT_R_X7Y92/SE2END3 VBRK_X18Y94/VBRK_EE2BEG0 VBRK_X18Y98/VBRK_EL1BEG3 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y89/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X6Y93/INT_L.SL1END3->>SE2BEG3 INT_L_X6Y94/INT_L.EL1END3->>SL1BEG3 INT_R_X5Y89/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X5Y89/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X5Y89/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X5Y89/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X5Y90/INT_R.NR1END0->>EE2BEG0 INT_R_X5Y91/INT_R.NN2END0->>IMUX1 INT_R_X5Y95/INT_R.NN6END0->>EL1BEG_N3 INT_R_X7Y90/INT_R.EE2END0->>IMUX17 INT_R_X7Y92/INT_R.SE2END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct[15]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_SE2A2 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_EL1BEG1 BRAM_L_X6Y90/BRAM_EL1BEG1_3 BRAM_L_X6Y90/BRAM_SE2A2_2 BRAM_L_X6Y90/BRAM_SW2A2_1 CLBLM_R_X5Y90/CLBLM_IMUX12 CLBLM_R_X5Y90/CLBLM_M_B6 CLBLM_R_X5Y91/CLBLM_IMUX14 CLBLM_R_X5Y91/CLBLM_L_B1 CLBLM_R_X5Y91/CLBLM_SW2A2 CLBLM_R_X5Y92/CLBLM_SE2A2 CLBLM_R_X5Y93/CLBLM_EL1BEG1 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y93/CLBLM_L_AMUX CLBLM_R_X7Y90/CLBLM_IMUX2 CLBLM_R_X7Y90/CLBLM_M_A2 CLBLM_R_X7Y92/CLBLM_IMUX27 CLBLM_R_X7Y92/CLBLM_M_B4 INT_L_X6Y90/SE2A1 INT_L_X6Y91/SE2BEG1 INT_L_X6Y91/SW2A2 INT_L_X6Y91/SW2END1 INT_L_X6Y92/SE2A1 INT_L_X6Y92/SE2END2 INT_L_X6Y92/SW2BEG2 INT_L_X6Y93/EL1END1 INT_L_X6Y93/SE2BEG1 INT_R_X5Y90/IMUX12 INT_R_X5Y90/SL1END2 INT_R_X5Y91/IMUX14 INT_R_X5Y91/SL1BEG2 INT_R_X5Y91/SW2END2 INT_R_X5Y92/SE2A2 INT_R_X5Y93/EL1BEG1 INT_R_X5Y93/LOGIC_OUTS16 INT_R_X5Y93/SE2BEG2 INT_R_X7Y90/IMUX2 INT_R_X7Y90/SE2END1 INT_R_X7Y91/SW2A1 INT_R_X7Y92/IMUX27 INT_R_X7Y92/SE2END1 INT_R_X7Y92/SW2BEG1 VBRK_X18Y95/VBRK_SW2A2 VBRK_X18Y96/VBRK_SE2A2 VBRK_X18Y97/VBRK_EL1BEG1 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X6Y91/INT_L.SW2END1->>SE2BEG1 INT_L_X6Y92/INT_L.SE2END2->>SW2BEG2 INT_L_X6Y93/INT_L.EL1END1->>SE2BEG1 INT_R_X5Y90/INT_R.SL1END2->>IMUX12 INT_R_X5Y91/INT_R.SW2END2->>IMUX14 INT_R_X5Y91/INT_R.SW2END2->>SL1BEG2 INT_R_X5Y93/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X5Y93/INT_R.LOGIC_OUTS16->>SE2BEG2 INT_R_X7Y90/INT_R.SE2END1->>IMUX2 INT_R_X7Y92/INT_R.SE2END1->>IMUX27 INT_R_X7Y92/INT_R.SE2END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct_reg[15]_i_31_n_6 - 
wires: CLBLM_R_X7Y92/CLBLM_IMUX18 CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y92/CLBLM_L_BMUX CLBLM_R_X7Y92/CLBLM_M_B2 INT_R_X7Y92/IMUX18 INT_R_X7Y92/LOGIC_OUTS17 INT_R_X7Y92/SR1BEG_S0 
pips: CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y92/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X7Y92/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X7Y92/INT_R.SR1BEG_S0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct_reg[15]_i_31_n_5 - 
wires: CLBLM_R_X7Y92/CLBLM_IMUX17 CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y92/CLBLM_L_CMUX CLBLM_R_X7Y92/CLBLM_M_B3 INT_R_X7Y92/IMUX17 INT_R_X7Y92/LOGIC_OUTS18 
pips: CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y92/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X7Y92/INT_R.LOGIC_OUTS18->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y90/BRAM_EE2BEG3_3 BRAM_L_X6Y90/BRAM_WW2END3_0 CLBLM_R_X5Y90/CLBLM_IMUX35 CLBLM_R_X5Y90/CLBLM_M_C6 CLBLM_R_X5Y90/CLBLM_WW2END3 CLBLM_R_X5Y93/CLBLM_EE2BEG3 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y93/CLBLM_L_BMUX CLBLM_R_X7Y90/CLBLM_IMUX7 CLBLM_R_X7Y90/CLBLM_M_A1 CLBLM_R_X7Y91/CLBLM_IMUX31 CLBLM_R_X7Y91/CLBLM_M_C5 CLBLM_R_X7Y92/CLBLM_IMUX15 CLBLM_R_X7Y92/CLBLM_M_B1 INT_L_X6Y90/WW2A3 INT_L_X6Y93/EE2A3 INT_R_X5Y90/FAN_ALT3 INT_R_X5Y90/FAN_BOUNCE3 INT_R_X5Y90/IMUX35 INT_R_X5Y90/WW2END3 INT_R_X5Y91/WW2END_N0_3 INT_R_X5Y93/EE2BEG3 INT_R_X5Y93/LOGIC_OUTS17 INT_R_X7Y90/IMUX7 INT_R_X7Y90/SL1END3 INT_R_X7Y90/WW2BEG3 INT_R_X7Y91/IMUX31 INT_R_X7Y91/NR1BEG3 INT_R_X7Y91/SL1BEG3 INT_R_X7Y91/SS2END3 INT_R_X7Y92/IMUX15 INT_R_X7Y92/NR1END3 INT_R_X7Y92/SS2A3 INT_R_X7Y92/SS2END_N0_3 INT_R_X7Y93/EE2END3 INT_R_X7Y93/SS2BEG3 VBRK_X18Y94/VBRK_WW2END3 VBRK_X18Y97/VBRK_EE2BEG3 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X5Y90/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y90/INT_R.FAN_BOUNCE3->>IMUX35 INT_R_X5Y90/INT_R.WW2END3->>FAN_ALT3 INT_R_X5Y93/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X7Y90/INT_R.SL1END3->>IMUX7 INT_R_X7Y90/INT_R.SL1END3->>WW2BEG3 INT_R_X7Y91/INT_R.SS2END3->>IMUX31 INT_R_X7Y91/INT_R.SS2END3->>NR1BEG3 INT_R_X7Y91/INT_R.SS2END3->>SL1BEG3 INT_R_X7Y92/INT_R.NR1END3->>IMUX15 INT_R_X7Y93/INT_R.EE2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct[15]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

period_reg_n_0_[0] - 
wires: CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y90/CLBLM_L_AQ CLBLM_L_X8Y91/CLBLM_EL1BEG3 CLBLM_L_X8Y91/CLBLM_IMUX7 CLBLM_L_X8Y91/CLBLM_M_A1 CLBLM_L_X8Y92/CLBLM_IMUX1 CLBLM_L_X8Y92/CLBLM_M_A3 CLBLM_L_X8Y92/CLBLM_NW2A0 CLBLM_L_X8Y92/CLBLM_WR1END1 CLBLM_R_X7Y91/CLBLM_EL1BEG3 CLBLM_R_X7Y92/CLBLM_BYP0 CLBLM_R_X7Y92/CLBLM_IMUX2 CLBLM_R_X7Y92/CLBLM_L_AX CLBLM_R_X7Y92/CLBLM_M_A2 CLBLM_R_X7Y92/CLBLM_NW2A0 CLBLM_R_X7Y92/CLBLM_WR1END1 INT_L_X8Y90/LOGIC_OUTS_L0 INT_L_X8Y90/NN2BEG0 INT_L_X8Y90/NR1BEG0 INT_L_X8Y91/EL1END3 INT_L_X8Y91/IMUX_L7 INT_L_X8Y91/NN2A0 INT_L_X8Y91/NN2END_S2_0 INT_L_X8Y91/NR1END0 INT_L_X8Y91/NW2BEG0 INT_L_X8Y92/IMUX_L1 INT_L_X8Y92/NN2END0 INT_L_X8Y92/NW2A0 INT_L_X8Y92/WR1BEG1 INT_R_X7Y91/EL1BEG3 INT_R_X7Y91/NW2END_S0_0 INT_R_X7Y92/BYP0 INT_R_X7Y92/BYP_ALT0 INT_R_X7Y92/EL1BEG_N3 INT_R_X7Y92/IMUX2 INT_R_X7Y92/NW2END0 INT_R_X7Y92/WR1END1 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y92/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X8Y90/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y90/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y91/INT_L.EL1END3->>IMUX_L7 INT_L_X8Y91/INT_L.NR1END0->>NW2BEG0 INT_L_X8Y92/INT_L.NN2END0->>IMUX_L1 INT_L_X8Y92/INT_L.NN2END0->>WR1BEG1 INT_R_X7Y92/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y92/INT_R.NW2END0->>BYP_ALT0 INT_R_X7Y92/INT_R.NW2END0->>EL1BEG_N3 INT_R_X7Y92/INT_R.WR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct_reg[15]_i_31_n_7 - 
wires: CLBLM_R_X7Y92/CLBLM_IMUX11 CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y92/CLBLM_L_AMUX CLBLM_R_X7Y92/CLBLM_M_A4 INT_R_X7Y92/FAN_ALT5 INT_R_X7Y92/FAN_BOUNCE5 INT_R_X7Y92/IMUX11 INT_R_X7Y92/LOGIC_OUTS16 
pips: CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y92/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y92/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y92/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X7Y92/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_WL1END3 BRAM_L_X6Y90/BRAM_WL1END3_0 CLBLM_R_X5Y90/CLBLM_IMUX7 CLBLM_R_X5Y90/CLBLM_M_A1 CLBLM_R_X5Y90/CLBLM_WL1END3 CLBLM_R_X7Y91/CLBLM_IMUX27 CLBLM_R_X7Y91/CLBLM_IMUX43 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y91/CLBLM_L_BQ CLBLM_R_X7Y91/CLBLM_M_B4 CLBLM_R_X7Y91/CLBLM_M_D6 CLBLM_R_X7Y92/CLBLM_IMUX7 CLBLM_R_X7Y92/CLBLM_M_A1 INT_L_X6Y90/WL1BEG3 INT_L_X6Y91/WL1BEG_N3 INT_L_X6Y91/WL1END0 INT_R_X5Y90/IMUX7 INT_R_X5Y90/WL1END3 INT_R_X5Y91/WL1END_N1_3 INT_R_X7Y91/IMUX27 INT_R_X7Y91/IMUX43 INT_R_X7Y91/LOGIC_OUTS1 INT_R_X7Y91/NR1BEG1 INT_R_X7Y91/WL1BEG0 INT_R_X7Y92/GFAN1 INT_R_X7Y92/IMUX7 INT_R_X7Y92/NR1END1 VBRK_X18Y94/VBRK_WL1END3 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y91/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X6Y91/INT_L.WL1END0->>WL1BEG_N3 INT_R_X5Y90/INT_R.WL1END3->>IMUX7 INT_R_X7Y91/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X7Y91/INT_R.LOGIC_OUTS1->>IMUX43 INT_R_X7Y91/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X7Y91/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X7Y92/INT_R.GFAN1->>IMUX7 INT_R_X7Y92/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

ct[15]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_35_n_0 - 
wires: CLBLM_L_X8Y92/CLBLM_IMUX7 CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y92/CLBLM_M_A1 CLBLM_L_X8Y92/CLBLM_M_D INT_L_X8Y92/IMUX_L7 INT_L_X8Y92/LOGIC_OUTS_L15 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y92/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y92/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

period_reg_n_0_[1] - 
wires: CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y90/CLBLM_L_BQ CLBLM_L_X8Y92/CLBLM_IMUX2 CLBLM_L_X8Y92/CLBLM_IMUX3 CLBLM_L_X8Y92/CLBLM_L_A2 CLBLM_L_X8Y92/CLBLM_M_A2 CLBLM_L_X8Y92/CLBLM_WW2A0 CLBLM_R_X7Y92/CLBLM_IMUX3 CLBLM_R_X7Y92/CLBLM_L_A2 CLBLM_R_X7Y92/CLBLM_WW2A0 INT_L_X6Y92/ER1BEG1 INT_L_X6Y92/WW2END0 INT_L_X8Y90/LOGIC_OUTS_L1 INT_L_X8Y90/NN2BEG1 INT_L_X8Y91/NN2A1 INT_L_X8Y92/IMUX_L2 INT_L_X8Y92/IMUX_L3 INT_L_X8Y92/NN2END1 INT_L_X8Y92/WW2BEG0 INT_R_X7Y92/ER1END1 INT_R_X7Y92/IMUX3 INT_R_X7Y92/WW2A0 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X6Y92/INT_L.WW2END0->>ER1BEG1 INT_L_X8Y90/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X8Y92/INT_L.NN2END1->>IMUX_L2 INT_L_X8Y92/INT_L.NN2END1->>IMUX_L3 INT_L_X8Y92/INT_L.NN2END1->>WW2BEG0 INT_R_X7Y92/INT_R.ER1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

period_reg_n_0_[2] - 
wires: CLBLM_L_X8Y91/CLBLM_WL1END3 CLBLM_L_X8Y92/CLBLM_IMUX11 CLBLM_L_X8Y92/CLBLM_M_A4 CLBLM_L_X8Y92/CLBLM_SE2A0 CLBLM_R_X7Y91/CLBLM_IMUX46 CLBLM_R_X7Y91/CLBLM_L_D5 CLBLM_R_X7Y91/CLBLM_WL1END3 CLBLM_R_X7Y92/CLBLM_BYP5 CLBLM_R_X7Y92/CLBLM_IMUX19 CLBLM_R_X7Y92/CLBLM_L_B2 CLBLM_R_X7Y92/CLBLM_L_BX CLBLM_R_X7Y92/CLBLM_SE2A0 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y93/CLBLM_L_AQ INT_L_X8Y91/WL1BEG3 INT_L_X8Y92/BYP_ALT1 INT_L_X8Y92/BYP_BOUNCE1 INT_L_X8Y92/IMUX_L11 INT_L_X8Y92/SE2END0 INT_L_X8Y92/WL1BEG_N3 INT_R_X7Y91/IMUX46 INT_R_X7Y91/WL1END3 INT_R_X7Y92/BYP5 INT_R_X7Y92/BYP_ALT5 INT_R_X7Y92/IMUX19 INT_R_X7Y92/SE2A0 INT_R_X7Y92/SR1END1 INT_R_X7Y92/WL1END_N1_3 INT_R_X7Y93/LOGIC_OUTS0 INT_R_X7Y93/SE2BEG0 INT_R_X7Y93/SR1BEG1 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y92/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y92/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X8Y92/INT_L.BYP_BOUNCE1->>IMUX_L11 INT_L_X8Y92/INT_L.SE2END0->>BYP_ALT1 INT_L_X8Y92/INT_L.SE2END0->>WL1BEG_N3 INT_R_X7Y91/INT_R.WL1END3->>IMUX46 INT_R_X7Y92/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y92/INT_R.SR1END1->>BYP_ALT5 INT_R_X7Y92/INT_R.SR1END1->>IMUX19 INT_R_X7Y93/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X7Y93/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

period_reg_n_0_[3] - 
wires: CLBLM_L_X8Y92/CLBLM_IMUX8 CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y92/CLBLM_L_AQ CLBLM_L_X8Y92/CLBLM_M_A5 CLBLM_L_X8Y93/CLBLM_NW2A0 CLBLM_R_X7Y90/CLBLM_IMUX23 CLBLM_R_X7Y90/CLBLM_L_C3 CLBLM_R_X7Y92/CLBLM_BYP2 CLBLM_R_X7Y92/CLBLM_IMUX23 CLBLM_R_X7Y92/CLBLM_L_C3 CLBLM_R_X7Y92/CLBLM_L_CX CLBLM_R_X7Y93/CLBLM_NW2A0 INT_L_X6Y90/SE2A3 INT_L_X6Y91/SE2BEG3 INT_L_X6Y91/SW2END3 INT_L_X6Y92/SW2END_N0_3 INT_L_X8Y92/IMUX_L8 INT_L_X8Y92/LOGIC_OUTS_L0 INT_L_X8Y92/NW2BEG0 INT_L_X8Y93/NW2A0 INT_R_X7Y90/IMUX23 INT_R_X7Y90/SE2END3 INT_R_X7Y91/SW2A3 INT_R_X7Y92/BYP2 INT_R_X7Y92/BYP_ALT2 INT_R_X7Y92/FAN_BOUNCE_S3_0 INT_R_X7Y92/IMUX23 INT_R_X7Y92/NW2END_S0_0 INT_R_X7Y92/SW2BEG3 INT_R_X7Y93/FAN_ALT0 INT_R_X7Y93/FAN_BOUNCE0 INT_R_X7Y93/NW2END0 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y92/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y92/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X6Y91/INT_L.SW2END3->>SE2BEG3 INT_L_X8Y92/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X8Y92/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X7Y90/INT_R.SE2END3->>IMUX23 INT_R_X7Y92/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y92/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT2 INT_R_X7Y92/INT_R.NW2END_S0_0->>IMUX23 INT_R_X7Y92/INT_R.NW2END_S0_0->>SW2BEG3 INT_R_X7Y93/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y93/INT_R.NW2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

ct[15]_i_36_n_0 - 
wires: CLBLM_L_X8Y92/CLBLM_IMUX4 CLBLM_L_X8Y92/CLBLM_M_A6 CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y94/CLBLM_M_B INT_L_X8Y92/IMUX_L4 INT_L_X8Y92/SS2END1 INT_L_X8Y93/SS2A1 INT_L_X8Y94/LOGIC_OUTS_L13 INT_L_X8Y94/SS2BEG1 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y94/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y92/INT_L.SS2END1->>IMUX_L4 INT_L_X8Y94/INT_L.LOGIC_OUTS_L13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

clk - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

divisor_reg_n_0_[0] - 
wires: CLBLM_L_X8Y91/CLBLM_IMUX8 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y91/CLBLM_L_AQ CLBLM_L_X8Y91/CLBLM_M_A5 CLBLM_L_X8Y93/CLBLM_IMUX12 CLBLM_L_X8Y93/CLBLM_M_B6 INT_L_X8Y91/IMUX_L8 INT_L_X8Y91/LOGIC_OUTS_L0 INT_L_X8Y91/NN2BEG0 INT_L_X8Y92/NN2A0 INT_L_X8Y92/NN2END_S2_0 INT_L_X8Y93/BYP_ALT0 INT_L_X8Y93/BYP_BOUNCE0 INT_L_X8Y93/IMUX_L12 INT_L_X8Y93/NN2END0 
pips: CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X8Y91/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_L_X8Y91/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X8Y93/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y93/INT_L.BYP_BOUNCE0->>IMUX_L12 INT_L_X8Y93/INT_L.NN2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[15]_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

period_reg_n_0_[15] - 
wires: CLBLM_L_X8Y94/CLBLM_IMUX32 CLBLM_L_X8Y94/CLBLM_M_C1 CLBLM_L_X8Y94/CLBLM_SE2A0 CLBLM_R_X7Y94/CLBLM_SE2A0 CLBLM_R_X7Y95/CLBLM_IMUX33 CLBLM_R_X7Y95/CLBLM_L_C1 CLBLM_R_X7Y98/CLBLM_IMUX46 CLBLM_R_X7Y98/CLBLM_L_D5 CLBLM_R_X7Y99/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y99/CLBLM_L_AQ INT_L_X8Y94/IMUX_L32 INT_L_X8Y94/SE2END0 INT_R_X7Y94/SE2A0 INT_R_X7Y95/IMUX33 INT_R_X7Y95/SE2BEG0 INT_R_X7Y95/SS2END0 INT_R_X7Y96/SS2A0 INT_R_X7Y97/SS2BEG0 INT_R_X7Y97/SS2END0 INT_R_X7Y98/FAN_BOUNCE_S3_0 INT_R_X7Y98/IMUX46 INT_R_X7Y98/SS2A0 INT_R_X7Y99/FAN_ALT0 INT_R_X7Y99/FAN_BOUNCE0 INT_R_X7Y99/LOGIC_OUTS0 INT_R_X7Y99/SS2BEG0 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y99/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y94/INT_L.SE2END0->>IMUX_L32 INT_R_X7Y95/INT_R.SS2END0->>IMUX33 INT_R_X7Y95/INT_R.SS2END0->>SE2BEG0 INT_R_X7Y97/INT_R.SS2END0->>SS2BEG0 INT_R_X7Y98/INT_R.FAN_BOUNCE_S3_0->>IMUX46 INT_R_X7Y99/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y99/INT_R.LOGIC_OUTS0->>FAN_ALT0 INT_R_X7Y99/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

ct[15]_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

period_reg_n_0_[14] - 
wires: CLBLM_L_X8Y94/CLBLM_IMUX29 CLBLM_L_X8Y94/CLBLM_M_C2 CLBLM_L_X8Y94/CLBLM_SE2A2 CLBLM_L_X8Y95/CLBLM_WL1END1 CLBLM_R_X7Y94/CLBLM_SE2A2 CLBLM_R_X7Y95/CLBLM_BYP5 CLBLM_R_X7Y95/CLBLM_IMUX19 CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y95/CLBLM_L_B2 CLBLM_R_X7Y95/CLBLM_L_BX CLBLM_R_X7Y95/CLBLM_L_CQ CLBLM_R_X7Y95/CLBLM_WL1END1 CLBLM_R_X7Y98/CLBLM_IMUX21 CLBLM_R_X7Y98/CLBLM_L_C4 INT_L_X8Y94/IMUX_L29 INT_L_X8Y94/NE2BEG2 INT_L_X8Y94/SE2END2 INT_L_X8Y95/NE2A2 INT_L_X8Y95/WL1BEG1 INT_L_X8Y95/WR1END3 INT_R_X7Y94/SE2A2 INT_R_X7Y95/BYP5 INT_R_X7Y95/BYP_ALT5 INT_R_X7Y95/IMUX19 INT_R_X7Y95/LOGIC_OUTS2 INT_R_X7Y95/NR1BEG2 INT_R_X7Y95/SE2BEG2 INT_R_X7Y95/WL1END1 INT_R_X7Y96/NN2BEG2 INT_R_X7Y96/NR1END2 INT_R_X7Y97/NN2A2 INT_R_X7Y98/IMUX21 INT_R_X7Y98/NN2END2 INT_R_X9Y95/NE2END2 INT_R_X9Y95/WR1BEG3 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y95/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y95/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y98/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X8Y94/INT_L.SE2END2->>IMUX_L29 INT_L_X8Y94/INT_L.SE2END2->>NE2BEG2 INT_L_X8Y95/INT_L.WR1END3->>WL1BEG1 INT_R_X7Y95/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y95/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X7Y95/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X7Y95/INT_R.WL1END1->>BYP_ALT5 INT_R_X7Y95/INT_R.WL1END1->>IMUX19 INT_R_X7Y96/INT_R.NR1END2->>NN2BEG2 INT_R_X7Y98/INT_R.NN2END2->>IMUX21 INT_R_X9Y95/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

ct[15]_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

period_reg_n_0_[13] - 
wires: CLBLM_L_X8Y94/CLBLM_IMUX31 CLBLM_L_X8Y94/CLBLM_M_C5 CLBLM_L_X8Y95/CLBLM_EL1BEG0 CLBLM_R_X7Y94/CLBLM_IMUX11 CLBLM_R_X7Y94/CLBLM_M_A4 CLBLM_R_X7Y95/CLBLM_BYP0 CLBLM_R_X7Y95/CLBLM_EL1BEG0 CLBLM_R_X7Y95/CLBLM_IMUX0 CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y95/CLBLM_L_A3 CLBLM_R_X7Y95/CLBLM_L_AX CLBLM_R_X7Y95/CLBLM_L_BQ INT_L_X6Y94/NL1BEG1 INT_L_X6Y94/SW2END1 INT_L_X6Y95/EL1BEG0 INT_L_X6Y95/NL1END1 INT_L_X8Y94/EL1END_S3_0 INT_L_X8Y94/IMUX_L31 INT_L_X8Y95/EL1END0 INT_R_X7Y94/EL1END_S3_0 INT_R_X7Y94/IMUX11 INT_R_X7Y94/SL1END1 INT_R_X7Y94/SW2A1 INT_R_X7Y95/BYP0 INT_R_X7Y95/BYP_ALT0 INT_R_X7Y95/EL1BEG0 INT_R_X7Y95/EL1END0 INT_R_X7Y95/IMUX0 INT_R_X7Y95/LOGIC_OUTS1 INT_R_X7Y95/SL1BEG1 INT_R_X7Y95/SW2BEG1 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y95/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y95/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y95/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X6Y94/INT_L.SW2END1->>NL1BEG1 INT_L_X6Y95/INT_L.NL1END1->>EL1BEG0 INT_L_X8Y94/INT_L.EL1END_S3_0->>IMUX_L31 INT_R_X7Y94/INT_R.SL1END1->>IMUX11 INT_R_X7Y95/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y95/INT_R.EL1END0->>BYP_ALT0 INT_R_X7Y95/INT_R.EL1END0->>IMUX0 INT_R_X7Y95/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X7Y95/INT_R.LOGIC_OUTS1->>SL1BEG1 INT_R_X7Y95/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

period_reg_n_0_[4] - 
wires: CLBLM_L_X8Y92/CLBLM_IMUX27 CLBLM_L_X8Y92/CLBLM_IMUX43 CLBLM_L_X8Y92/CLBLM_M_B4 CLBLM_L_X8Y92/CLBLM_M_D6 CLBLM_L_X8Y92/CLBLM_SE2A1 CLBLM_R_X7Y92/CLBLM_BYP7 CLBLM_R_X7Y92/CLBLM_IMUX46 CLBLM_R_X7Y92/CLBLM_L_D5 CLBLM_R_X7Y92/CLBLM_L_DX CLBLM_R_X7Y92/CLBLM_SE2A1 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y93/CLBLM_L_BQ INT_L_X8Y92/IMUX_L27 INT_L_X8Y92/IMUX_L43 INT_L_X8Y92/SE2END1 INT_R_X7Y92/BYP7 INT_R_X7Y92/BYP_ALT6 INT_R_X7Y92/BYP_ALT7 INT_R_X7Y92/BYP_BOUNCE6 INT_R_X7Y92/IMUX46 INT_R_X7Y92/SE2A1 INT_R_X7Y92/SR1END2 INT_R_X7Y93/BYP_BOUNCE_N3_6 INT_R_X7Y93/LOGIC_OUTS1 INT_R_X7Y93/SE2BEG1 INT_R_X7Y93/SR1BEG2 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y92/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X7Y92/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y92/INT_L.SE2END1->>IMUX_L27 INT_L_X8Y92/INT_L.SE2END1->>IMUX_L43 INT_R_X7Y92/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X7Y92/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y92/INT_R.BYP_BOUNCE6->>BYP_ALT7 INT_R_X7Y92/INT_R.SR1END2->>BYP_ALT6 INT_R_X7Y92/INT_R.SR1END2->>IMUX46 INT_R_X7Y93/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X7Y93/INT_R.LOGIC_OUTS1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

period_reg_n_0_[5] - 
wires: CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y90/CLBLM_L_CQ CLBLM_L_X8Y91/CLBLM_IMUX17 CLBLM_L_X8Y91/CLBLM_M_B3 CLBLM_L_X8Y92/CLBLM_IMUX44 CLBLM_L_X8Y92/CLBLM_M_D4 CLBLM_L_X8Y92/CLBLM_WW2A1 CLBLM_R_X7Y92/CLBLM_WW2A1 CLBLM_R_X7Y93/CLBLM_BYP0 CLBLM_R_X7Y93/CLBLM_IMUX9 CLBLM_R_X7Y93/CLBLM_L_A5 CLBLM_R_X7Y93/CLBLM_L_AX INT_L_X6Y92/NL1BEG1 INT_L_X6Y92/WW2END1 INT_L_X6Y93/EL1BEG0 INT_L_X6Y93/NL1END1 INT_L_X8Y90/LOGIC_OUTS_L2 INT_L_X8Y90/NL1BEG1 INT_L_X8Y90/NN2BEG2 INT_L_X8Y91/IMUX_L17 INT_L_X8Y91/NL1END1 INT_L_X8Y91/NN2A2 INT_L_X8Y92/IMUX_L44 INT_L_X8Y92/NN2END2 INT_L_X8Y92/WW2BEG1 INT_R_X7Y92/EL1END_S3_0 INT_R_X7Y92/WW2A1 INT_R_X7Y93/BYP0 INT_R_X7Y93/BYP_ALT0 INT_R_X7Y93/EL1END0 INT_R_X7Y93/IMUX9 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y93/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X6Y92/INT_L.WW2END1->>NL1BEG1 INT_L_X6Y93/INT_L.NL1END1->>EL1BEG0 INT_L_X8Y90/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X8Y90/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X8Y91/INT_L.NL1END1->>IMUX_L17 INT_L_X8Y92/INT_L.NN2END2->>IMUX_L44 INT_L_X8Y92/INT_L.NN2END2->>WW2BEG1 INT_R_X7Y93/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y93/INT_R.EL1END0->>BYP_ALT0 INT_R_X7Y93/INT_R.EL1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

period_reg_n_0_[6] - 
wires: CLBLM_L_X8Y92/CLBLM_IMUX28 CLBLM_L_X8Y92/CLBLM_IMUX45 CLBLM_L_X8Y92/CLBLM_M_C4 CLBLM_L_X8Y92/CLBLM_M_D2 CLBLM_L_X8Y92/CLBLM_SE2A2 CLBLM_L_X8Y93/CLBLM_SW2A1 CLBLM_R_X7Y92/CLBLM_SE2A2 CLBLM_R_X7Y93/CLBLM_BYP5 CLBLM_R_X7Y93/CLBLM_IMUX16 CLBLM_R_X7Y93/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y93/CLBLM_L_B3 CLBLM_R_X7Y93/CLBLM_L_BX CLBLM_R_X7Y93/CLBLM_L_CQ CLBLM_R_X7Y93/CLBLM_SW2A1 INT_L_X8Y92/IMUX_L28 INT_L_X8Y92/IMUX_L45 INT_L_X8Y92/NE2BEG2 INT_L_X8Y92/SE2END2 INT_L_X8Y93/NE2A2 INT_L_X8Y93/SW2A1 INT_L_X8Y94/NW2END2 INT_L_X8Y94/SW2BEG1 INT_R_X7Y92/SE2A2 INT_R_X7Y92/SR1END3 INT_R_X7Y93/BYP5 INT_R_X7Y93/BYP_ALT5 INT_R_X7Y93/IMUX16 INT_R_X7Y93/LOGIC_OUTS2 INT_R_X7Y93/SE2BEG2 INT_R_X7Y93/SR1BEG3 INT_R_X7Y93/SR1END_N3_3 INT_R_X7Y93/SW2END1 INT_R_X9Y93/NE2END2 INT_R_X9Y93/NW2BEG2 INT_R_X9Y94/NW2A2 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y93/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y92/INT_L.SE2END2->>IMUX_L28 INT_L_X8Y92/INT_L.SE2END2->>IMUX_L45 INT_L_X8Y92/INT_L.SE2END2->>NE2BEG2 INT_L_X8Y94/INT_L.NW2END2->>SW2BEG1 INT_R_X7Y93/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y93/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X7Y93/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X7Y93/INT_R.SR1END_N3_3->>IMUX16 INT_R_X7Y93/INT_R.SW2END1->>BYP_ALT5 INT_R_X9Y93/INT_R.NE2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

period_reg_n_0_[7] - 
wires: CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y90/CLBLM_L_DQ CLBLM_L_X8Y91/CLBLM_IMUX31 CLBLM_L_X8Y91/CLBLM_M_C5 CLBLM_L_X8Y92/CLBLM_IMUX38 CLBLM_L_X8Y92/CLBLM_M_D3 CLBLM_L_X8Y93/CLBLM_NW2A3 CLBLM_R_X7Y93/CLBLM_BYP2 CLBLM_R_X7Y93/CLBLM_IMUX30 CLBLM_R_X7Y93/CLBLM_L_C5 CLBLM_R_X7Y93/CLBLM_L_CX CLBLM_R_X7Y93/CLBLM_NW2A3 INT_L_X8Y90/LOGIC_OUTS_L3 INT_L_X8Y90/NN2BEG3 INT_L_X8Y91/IMUX_L31 INT_L_X8Y91/NN2A3 INT_L_X8Y91/SR1END3 INT_L_X8Y92/IMUX_L38 INT_L_X8Y92/NN2END3 INT_L_X8Y92/NW2BEG3 INT_L_X8Y92/SR1BEG3 INT_L_X8Y92/SR1END_N3_3 INT_L_X8Y93/NW2A3 INT_R_X7Y93/BYP2 INT_R_X7Y93/BYP_ALT2 INT_R_X7Y93/FAN_ALT1 INT_R_X7Y93/FAN_BOUNCE1 INT_R_X7Y93/IMUX30 INT_R_X7Y93/NW2END3 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y93/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X8Y90/INT_L.LOGIC_OUTS_L3->>NN2BEG3 INT_L_X8Y91/INT_L.SR1END3->>IMUX_L31 INT_L_X8Y92/INT_L.NN2END3->>IMUX_L38 INT_L_X8Y92/INT_L.NN2END3->>NW2BEG3 INT_L_X8Y92/INT_L.NN2END3->>SR1BEG3 INT_R_X7Y93/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y93/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X7Y93/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X7Y93/INT_R.NW2END3->>FAN_ALT1 INT_R_X7Y93/INT_R.NW2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

period_reg_n_0_[11] - 
wires: CLBLM_L_X8Y94/CLBLM_IMUX17 CLBLM_L_X8Y94/CLBLM_M_B3 CLBLM_L_X8Y94/CLBLM_WL1END3 CLBLM_L_X8Y95/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y95/CLBLM_M_AQ CLBLM_L_X8Y98/CLBLM_IMUX13 CLBLM_L_X8Y98/CLBLM_L_B6 CLBLM_R_X7Y94/CLBLM_BYP2 CLBLM_R_X7Y94/CLBLM_IMUX23 CLBLM_R_X7Y94/CLBLM_L_C3 CLBLM_R_X7Y94/CLBLM_L_CX CLBLM_R_X7Y94/CLBLM_WL1END3 INT_L_X8Y94/IMUX_L17 INT_L_X8Y94/SL1END0 INT_L_X8Y94/WL1BEG3 INT_L_X8Y95/LOGIC_OUTS_L4 INT_L_X8Y95/NL1BEG2 INT_L_X8Y95/NL1BEG_N3 INT_L_X8Y95/SL1BEG0 INT_L_X8Y95/WL1BEG_N3 INT_L_X8Y96/NL1END2 INT_L_X8Y96/NN2BEG2 INT_L_X8Y97/NN2A2 INT_L_X8Y98/IMUX_L13 INT_L_X8Y98/NN2END2 INT_R_X7Y94/BYP2 INT_R_X7Y94/BYP_ALT1 INT_R_X7Y94/BYP_ALT2 INT_R_X7Y94/BYP_BOUNCE1 INT_R_X7Y94/IMUX23 INT_R_X7Y94/SR1BEG_S0 INT_R_X7Y94/WL1END3 INT_R_X7Y95/WL1END_N1_3 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y95/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y94/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X8Y94/INT_L.SL1END0->>IMUX_L17 INT_L_X8Y95/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y95/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X8Y95/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X8Y95/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X8Y96/INT_L.NL1END2->>NN2BEG2 INT_L_X8Y98/INT_L.NN2END2->>IMUX_L13 INT_R_X7Y94/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y94/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y94/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X7Y94/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X7Y94/INT_R.WL1END3->>IMUX23 INT_R_X7Y94/INT_R.WL1END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

period_reg_n_0_[10] - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WW2END1 BRAM_L_X6Y90/BRAM_WW2END1_4 CLBLM_L_X8Y94/CLBLM_EL1BEG3 CLBLM_L_X8Y94/CLBLM_IMUX15 CLBLM_L_X8Y94/CLBLM_M_B1 CLBLM_R_X5Y94/CLBLM_WW2END1 CLBLM_R_X5Y96/CLBLM_IMUX13 CLBLM_R_X5Y96/CLBLM_L_B6 CLBLM_R_X7Y94/CLBLM_BYP5 CLBLM_R_X7Y94/CLBLM_EL1BEG3 CLBLM_R_X7Y94/CLBLM_IMUX16 CLBLM_R_X7Y94/CLBLM_L_B3 CLBLM_R_X7Y94/CLBLM_L_BX CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y95/CLBLM_L_AQ INT_L_X6Y94/WW2A1 INT_L_X8Y94/EL1END3 INT_L_X8Y94/IMUX_L15 INT_R_X5Y94/NN2BEG2 INT_R_X5Y94/WW2END1 INT_R_X5Y95/NN2A2 INT_R_X5Y96/IMUX13 INT_R_X5Y96/NN2END2 INT_R_X7Y94/BYP5 INT_R_X7Y94/BYP_ALT5 INT_R_X7Y94/EL1BEG3 INT_R_X7Y94/IMUX16 INT_R_X7Y94/SL1END0 INT_R_X7Y94/SR1END1 INT_R_X7Y94/WW2BEG1 INT_R_X7Y95/EL1BEG_N3 INT_R_X7Y95/LOGIC_OUTS0 INT_R_X7Y95/SL1BEG0 INT_R_X7Y95/SR1BEG1 VBRK_X18Y98/VBRK_WW2END1 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y96/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y94/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y95/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y94/INT_L.EL1END3->>IMUX_L15 INT_R_X5Y94/INT_R.WW2END1->>NN2BEG2 INT_R_X5Y96/INT_R.NN2END2->>IMUX13 INT_R_X7Y94/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y94/INT_R.SL1END0->>IMUX16 INT_R_X7Y94/INT_R.SR1END1->>BYP_ALT5 INT_R_X7Y94/INT_R.SR1END1->>WW2BEG1 INT_R_X7Y95/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X7Y95/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X7Y95/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

period_reg_n_0_[9] - 
wires: CLBLM_L_X8Y94/CLBLM_IMUX27 CLBLM_L_X8Y94/CLBLM_M_B4 CLBLM_L_X8Y94/CLBLM_WR1END2 CLBLM_L_X8Y98/CLBLM_IMUX42 CLBLM_L_X8Y98/CLBLM_L_D6 CLBLM_L_X8Y99/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y99/CLBLM_L_BQ CLBLM_R_X7Y94/CLBLM_BYP0 CLBLM_R_X7Y94/CLBLM_IMUX0 CLBLM_R_X7Y94/CLBLM_L_A3 CLBLM_R_X7Y94/CLBLM_L_AX CLBLM_R_X7Y94/CLBLM_WR1END2 INT_L_X8Y93/NR1BEG1 INT_L_X8Y93/SS6END1 INT_L_X8Y94/IMUX_L27 INT_L_X8Y94/NR1END1 INT_L_X8Y94/SS6E1 INT_L_X8Y94/WR1BEG2 INT_L_X8Y95/SS6D1 INT_L_X8Y96/SS6C1 INT_L_X8Y97/SS6B1 INT_L_X8Y98/IMUX_L42 INT_L_X8Y98/SL1END1 INT_L_X8Y98/SS6A1 INT_L_X8Y99/LOGIC_OUTS_L1 INT_L_X8Y99/SL1BEG1 INT_L_X8Y99/SS6BEG1 INT_R_X7Y94/BYP0 INT_R_X7Y94/BYP_ALT0 INT_R_X7Y94/FAN_ALT7 INT_R_X7Y94/FAN_BOUNCE7 INT_R_X7Y94/IMUX0 INT_R_X7Y94/WR1END2 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y99/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y94/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X8Y93/INT_L.SS6END1->>NR1BEG1 INT_L_X8Y94/INT_L.NR1END1->>IMUX_L27 INT_L_X8Y94/INT_L.NR1END1->>WR1BEG2 INT_L_X8Y98/INT_L.SL1END1->>IMUX_L42 INT_L_X8Y99/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X8Y99/INT_L.LOGIC_OUTS_L1->>SS6BEG1 INT_R_X7Y94/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y94/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y94/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X7Y94/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X7Y94/INT_R.WR1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

period_reg_n_0_[8] - 
wires: BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_WL1END1 BRAM_L_X6Y95/BRAM_WL1END1_0 CLBLM_L_X8Y94/CLBLM_ER1BEG0 CLBLM_L_X8Y94/CLBLM_IMUX18 CLBLM_L_X8Y94/CLBLM_M_B2 CLBLM_R_X5Y95/CLBLM_IMUX26 CLBLM_R_X5Y95/CLBLM_L_B4 CLBLM_R_X5Y95/CLBLM_WL1END1 CLBLM_R_X7Y93/CLBLM_BYP7 CLBLM_R_X7Y93/CLBLM_IMUX39 CLBLM_R_X7Y93/CLBLM_L_D3 CLBLM_R_X7Y93/CLBLM_L_DX CLBLM_R_X7Y94/CLBLM_ER1BEG0 CLBLM_R_X7Y95/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y95/CLBLM_L_DQ INT_L_X6Y93/SE2A3 INT_L_X6Y94/SE2BEG3 INT_L_X6Y94/SW2END3 INT_L_X6Y95/SW2END_N0_3 INT_L_X6Y95/WL1BEG1 INT_L_X6Y95/WL1END2 INT_L_X8Y94/ER1END0 INT_L_X8Y94/IMUX_L18 INT_R_X5Y95/IMUX26 INT_R_X5Y95/WL1END1 INT_R_X7Y93/BYP7 INT_R_X7Y93/BYP_ALT7 INT_R_X7Y93/ER1BEG_S0 INT_R_X7Y93/IMUX39 INT_R_X7Y93/SE2END3 INT_R_X7Y94/ER1BEG0 INT_R_X7Y94/SW2A3 INT_R_X7Y95/LOGIC_OUTS3 INT_R_X7Y95/SW2BEG3 INT_R_X7Y95/WL1BEG2 VBRK_X18Y99/VBRK_WL1END1 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y93/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X7Y93/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y95/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X6Y94/INT_L.SW2END3->>SE2BEG3 INT_L_X6Y95/INT_L.WL1END2->>WL1BEG1 INT_L_X8Y94/INT_L.ER1END0->>IMUX_L18 INT_R_X5Y95/INT_R.WL1END1->>IMUX26 INT_R_X7Y93/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y93/INT_R.SE2END3->>BYP_ALT7 INT_R_X7Y93/INT_R.SE2END3->>ER1BEG_S0 INT_R_X7Y93/INT_R.SE2END3->>IMUX39 INT_R_X7Y95/INT_R.LOGIC_OUTS3->>SW2BEG3 INT_R_X7Y95/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

ct[15]_i_49_n_0 - 
wires: CLBLM_L_X8Y94/CLBLM_IMUX12 CLBLM_L_X8Y94/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y94/CLBLM_M_B6 CLBLM_L_X8Y94/CLBLM_M_C INT_L_X8Y94/IMUX_L12 INT_L_X8Y94/LOGIC_OUTS_L14 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y94/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y94/INT_L.LOGIC_OUTS_L14->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

period_reg_n_0_[12] - 
wires: CLBLM_L_X8Y94/CLBLM_IMUX22 CLBLM_L_X8Y94/CLBLM_M_C3 CLBLM_L_X8Y94/CLBLM_WR1END1 CLBLM_L_X8Y98/CLBLM_IMUX20 CLBLM_L_X8Y98/CLBLM_L_C2 CLBLM_L_X8Y99/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y99/CLBLM_L_AQ CLBLM_R_X7Y94/CLBLM_BYP7 CLBLM_R_X7Y94/CLBLM_IMUX41 CLBLM_R_X7Y94/CLBLM_L_D1 CLBLM_R_X7Y94/CLBLM_L_DX CLBLM_R_X7Y94/CLBLM_WR1END1 INT_L_X8Y93/NR1BEG0 INT_L_X8Y93/SS6END0 INT_L_X8Y94/IMUX_L22 INT_L_X8Y94/NL1BEG_N3 INT_L_X8Y94/NR1END0 INT_L_X8Y94/SS6E0 INT_L_X8Y94/WR1BEG1 INT_L_X8Y95/SS6D0 INT_L_X8Y96/SS6C0 INT_L_X8Y97/SS6B0 INT_L_X8Y98/IMUX_L20 INT_L_X8Y98/SR1END1 INT_L_X8Y98/SS6A0 INT_L_X8Y99/LOGIC_OUTS_L0 INT_L_X8Y99/SR1BEG1 INT_L_X8Y99/SS6BEG0 INT_R_X7Y94/BYP7 INT_R_X7Y94/BYP_ALT7 INT_R_X7Y94/IMUX41 INT_R_X7Y94/NL1BEG0 INT_R_X7Y94/NL1END_S3_0 INT_R_X7Y94/WR1END1 INT_R_X7Y95/NL1END0 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y98/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y99/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y94/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X7Y94/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X8Y93/INT_L.SS6END0->>NR1BEG0 INT_L_X8Y94/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X8Y94/INT_L.NR1END0->>NL1BEG_N3 INT_L_X8Y94/INT_L.NR1END0->>WR1BEG1 INT_L_X8Y98/INT_L.SR1END1->>IMUX_L20 INT_L_X8Y99/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X8Y99/INT_L.LOGIC_OUTS_L0->>SS6BEG0 INT_R_X7Y94/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y94/INT_R.NL1END_S3_0->>BYP_ALT7 INT_R_X7Y94/INT_R.WR1END1->>IMUX41 INT_R_X7Y94/INT_R.WR1END1->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

ct[15]_i_38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rst_ct - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_WR1END2 BRAM_L_X6Y90/BRAM_WR1END2_2 BRAM_L_X6Y90/BRAM_WR1END2_4 BRAM_L_X6Y90/BRAM_WW2END1_1 CLBLM_L_X8Y91/CLBLM_SW2A1 CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y92/CLBLM_L_B CLBLM_L_X8Y92/CLBLM_WR1END2 CLBLM_R_X5Y89/CLBLM_CTRL0 CLBLM_R_X5Y89/CLBLM_CTRL1 CLBLM_R_X5Y89/CLBLM_L_SR CLBLM_R_X5Y89/CLBLM_M_SR CLBLM_R_X5Y90/CLBLM_CTRL0 CLBLM_R_X5Y90/CLBLM_L_SR CLBLM_R_X5Y91/CLBLM_CTRL1 CLBLM_R_X5Y91/CLBLM_M_SR CLBLM_R_X5Y91/CLBLM_WW2END1 CLBLM_R_X5Y92/CLBLM_CTRL1 CLBLM_R_X5Y92/CLBLM_M_SR CLBLM_R_X5Y92/CLBLM_WR1END2 CLBLM_R_X5Y93/CLBLM_CTRL0 CLBLM_R_X5Y93/CLBLM_CTRL1 CLBLM_R_X5Y93/CLBLM_L_SR CLBLM_R_X5Y93/CLBLM_M_SR CLBLM_R_X5Y94/CLBLM_CTRL0 CLBLM_R_X5Y94/CLBLM_CTRL1 CLBLM_R_X5Y94/CLBLM_L_SR CLBLM_R_X5Y94/CLBLM_M_SR CLBLM_R_X5Y94/CLBLM_WR1END2 CLBLM_R_X7Y91/CLBLM_CTRL0 CLBLM_R_X7Y91/CLBLM_L_SR CLBLM_R_X7Y91/CLBLM_SW2A1 CLBLM_R_X7Y92/CLBLM_WR1END2 INT_L_X6Y91/WW2A1 INT_L_X6Y92/NN2BEG1 INT_L_X6Y92/WL1END0 INT_L_X6Y92/WR1BEG2 INT_L_X6Y93/NN2A1 INT_L_X6Y94/NN2END1 INT_L_X6Y94/WR1BEG2 INT_L_X8Y91/SW2A1 INT_L_X8Y92/LOGIC_OUTS_L9 INT_L_X8Y92/SW2BEG1 INT_L_X8Y92/WR1BEG2 INT_R_X5Y89/BYP_ALT4 INT_R_X5Y89/BYP_BOUNCE4 INT_R_X5Y89/CTRL0 INT_R_X5Y89/CTRL1 INT_R_X5Y89/SS2END1 INT_R_X5Y90/CTRL0 INT_R_X5Y90/SR1END2 INT_R_X5Y90/SS2A1 INT_R_X5Y91/CTRL1 INT_R_X5Y91/SR1BEG2 INT_R_X5Y91/SR1END2 INT_R_X5Y91/SS2BEG1 INT_R_X5Y91/WW2END1 INT_R_X5Y92/CTRL1 INT_R_X5Y92/SR1BEG2 INT_R_X5Y92/WR1END2 INT_R_X5Y93/CTRL0 INT_R_X5Y93/CTRL1 INT_R_X5Y93/SR1END2 INT_R_X5Y94/CTRL0 INT_R_X5Y94/CTRL1 INT_R_X5Y94/SR1BEG2 INT_R_X5Y94/WR1END2 INT_R_X7Y91/CTRL0 INT_R_X7Y91/SR1END2 INT_R_X7Y91/SW2END1 INT_R_X7Y91/WW2BEG1 INT_R_X7Y92/SR1BEG2 INT_R_X7Y92/WL1BEG0 INT_R_X7Y92/WR1END2 VBRK_X18Y95/VBRK_WW2END1 VBRK_X18Y96/VBRK_WR1END2 VBRK_X18Y98/VBRK_WR1END2 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y89/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y89/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y90/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y91/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y92/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y93/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y93/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X5Y94/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X5Y94/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X7Y91/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X6Y92/INT_L.WL1END0->>NN2BEG1 INT_L_X6Y92/INT_L.WL1END0->>WR1BEG2 INT_L_X6Y94/INT_L.NN2END1->>WR1BEG2 INT_L_X8Y92/INT_L.LOGIC_OUTS_L9->>SW2BEG1 INT_L_X8Y92/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_R_X5Y89/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X5Y89/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X5Y89/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X5Y89/INT_R.SS2END1->>BYP_ALT4 INT_R_X5Y90/INT_R.SR1END2->>CTRL0 INT_R_X5Y91/INT_R.SR1END2->>CTRL1 INT_R_X5Y91/INT_R.WW2END1->>SR1BEG2 INT_R_X5Y91/INT_R.WW2END1->>SS2BEG1 INT_R_X5Y92/INT_R.WR1END2->>CTRL1 INT_R_X5Y92/INT_R.WR1END2->>SR1BEG2 INT_R_X5Y93/INT_R.SR1END2->>CTRL0 INT_R_X5Y93/INT_R.SR1END2->>CTRL1 INT_R_X5Y94/INT_R.WR1END2->>CTRL0 INT_R_X5Y94/INT_R.WR1END2->>CTRL1 INT_R_X5Y94/INT_R.WR1END2->>SR1BEG2 INT_R_X7Y91/INT_R.SR1END2->>CTRL0 INT_R_X7Y91/INT_R.SW2END1->>WW2BEG1 INT_R_X7Y92/INT_R.WR1END2->>SR1BEG2 INT_R_X7Y92/INT_R.WR1END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

ctrl[7] - 
wires: CLBLM_L_X8Y91/CLBLM_IMUX29 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y91/CLBLM_M_C2 CLBLM_L_X8Y91/CLBLM_M_CQ CLBLM_L_X8Y92/CLBLM_IMUX25 CLBLM_L_X8Y92/CLBLM_L_B5 INT_L_X8Y91/IMUX_L29 INT_L_X8Y91/LOGIC_OUTS_L6 INT_L_X8Y91/NL1BEG1 INT_L_X8Y92/IMUX_L25 INT_L_X8Y92/NL1END1 
pips: CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X8Y91/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X8Y91/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X8Y92/INT_L.NL1END1->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ct[15]_i_40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_48_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[15]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_EL1BEG1 BRAM_L_X6Y90/BRAM_EL1BEG1_0 CLBLM_R_X5Y90/CLBLM_EL1BEG1 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y90/CLBLM_M_AMUX CLBLM_R_X7Y91/CLBLM_IMUX25 CLBLM_R_X7Y91/CLBLM_L_B5 INT_L_X6Y90/EL1END1 INT_L_X6Y90/NE2BEG1 INT_L_X6Y91/NE2A1 INT_R_X5Y90/EL1BEG1 INT_R_X5Y90/LOGIC_OUTS20 INT_R_X7Y91/IMUX25 INT_R_X7Y91/NE2END1 VBRK_X18Y94/VBRK_EL1BEG1 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X6Y90/INT_L.EL1END1->>NE2BEG1 INT_R_X5Y90/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X7Y91/INT_R.NE2END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_NE2A3 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_WR1END0 BRAM_L_X6Y90/BRAM_NE2A3_1 BRAM_L_X6Y90/BRAM_WR1END0_3 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y90/CLBLM_M_BMUX CLBLM_R_X5Y91/CLBLM_NE2A3 CLBLM_R_X5Y93/CLBLM_IMUX0 CLBLM_R_X5Y93/CLBLM_L_A3 CLBLM_R_X5Y93/CLBLM_WR1END0 INT_L_X6Y91/NE2END3 INT_L_X6Y91/NR1BEG3 INT_L_X6Y92/NR1END3 INT_L_X6Y92/WR1BEG_S0 INT_L_X6Y93/WR1BEG0 INT_R_X5Y90/LOGIC_OUTS21 INT_R_X5Y90/NE2BEG3 INT_R_X5Y91/NE2A3 INT_R_X5Y92/WR1END_S1_0 INT_R_X5Y93/IMUX0 INT_R_X5Y93/WR1END0 VBRK_X18Y95/VBRK_NE2A3 VBRK_X18Y97/VBRK_WR1END0 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X6Y91/INT_L.NE2END3->>NR1BEG3 INT_L_X6Y92/INT_L.NR1END3->>WR1BEG_S0 INT_R_X5Y90/INT_R.LOGIC_OUTS21->>NE2BEG3 INT_R_X5Y93/INT_R.WR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_NE2A0 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_NW2A0 BRAM_L_X6Y90/BRAM_NE2A0_1 BRAM_L_X6Y90/BRAM_NW2A0_3 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y90/CLBLM_M_CMUX CLBLM_R_X5Y91/CLBLM_NE2A0 CLBLM_R_X5Y93/CLBLM_IMUX16 CLBLM_R_X5Y93/CLBLM_L_B3 CLBLM_R_X5Y93/CLBLM_NW2A0 INT_L_X6Y90/NE2END_S3_0 INT_L_X6Y91/NE2END0 INT_L_X6Y91/NR1BEG0 INT_L_X6Y92/NR1END0 INT_L_X6Y92/NW2BEG0 INT_L_X6Y93/NW2A0 INT_R_X5Y90/LOGIC_OUTS22 INT_R_X5Y90/NE2BEG0 INT_R_X5Y91/NE2A0 INT_R_X5Y92/NW2END_S0_0 INT_R_X5Y93/IMUX16 INT_R_X5Y93/NW2END0 VBRK_X18Y95/VBRK_NE2A0 VBRK_X18Y97/VBRK_NW2A0 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X6Y91/INT_L.NE2END0->>NR1BEG0 INT_L_X6Y92/INT_L.NR1END0->>NW2BEG0 INT_R_X5Y90/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X5Y93/INT_R.NW2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[4] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_ER1BEG2 BRAM_L_X6Y90/BRAM_ER1BEG2_0 CLBLM_R_X5Y90/CLBLM_ER1BEG2 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y90/CLBLM_M_DMUX CLBLM_R_X7Y91/CLBLM_IMUX20 CLBLM_R_X7Y91/CLBLM_L_C2 INT_L_X6Y90/ER1END2 INT_L_X6Y90/NE2BEG2 INT_L_X6Y91/NE2A2 INT_R_X5Y90/ER1BEG2 INT_R_X5Y90/LOGIC_OUTS23 INT_R_X7Y91/IMUX20 INT_R_X7Y91/NE2END2 VBRK_X18Y94/VBRK_ER1BEG2 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X6Y90/INT_L.ER1END2->>NE2BEG2 INT_R_X5Y90/INT_R.LOGIC_OUTS23->>ER1BEG2 INT_R_X7Y91/INT_R.NE2END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[5] - 
wires: CLBLM_R_X5Y89/CLBLM_IMUX8 CLBLM_R_X5Y89/CLBLM_M_A5 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y91/CLBLM_M_AMUX INT_R_X5Y88/SS2END3 INT_R_X5Y89/IMUX8 INT_R_X5Y89/SS2A3 INT_R_X5Y89/SS2END_N0_3 INT_R_X5Y90/SR1END3 INT_R_X5Y90/SS2BEG3 INT_R_X5Y91/LOGIC_OUTS20 INT_R_X5Y91/SR1BEG3 INT_R_X5Y91/SR1END_N3_3 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y89/INT_R.SS2END_N0_3->>IMUX8 INT_R_X5Y90/INT_R.SR1END3->>SS2BEG3 INT_R_X5Y91/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y90/BRAM_EE2BEG3_1 CLBLM_R_X5Y91/CLBLM_EE2BEG3 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS21 CLBLM_R_X5Y91/CLBLM_M_BMUX CLBLM_R_X7Y91/CLBLM_IMUX23 CLBLM_R_X7Y91/CLBLM_L_C3 INT_L_X6Y91/EE2A3 INT_R_X5Y91/EE2BEG3 INT_R_X5Y91/LOGIC_OUTS21 INT_R_X7Y91/EE2END3 INT_R_X7Y91/IMUX23 VBRK_X18Y95/VBRK_EE2BEG3 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X5Y91/INT_R.LOGIC_OUTS21->>EE2BEG3 INT_R_X7Y91/INT_R.EE2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[7] - 
wires: CLBLM_R_X5Y89/CLBLM_IMUX1 CLBLM_R_X5Y89/CLBLM_M_A3 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y91/CLBLM_M_CMUX INT_R_X5Y89/IMUX1 INT_R_X5Y89/SS2END0 INT_R_X5Y90/SS2A0 INT_R_X5Y91/LOGIC_OUTS22 INT_R_X5Y91/SS2BEG0 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y89/INT_R.SS2END0->>IMUX1 INT_R_X5Y91/INT_R.LOGIC_OUTS22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[8] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_EE2BEG1 BRAM_L_X6Y90/BRAM_EE2BEG1_1 CLBLM_R_X5Y91/CLBLM_EE2BEG1 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS23 CLBLM_R_X5Y91/CLBLM_M_DMUX CLBLM_R_X7Y91/CLBLM_IMUX10 CLBLM_R_X7Y91/CLBLM_L_A4 INT_L_X6Y91/EE2A1 INT_R_X5Y91/EE2BEG1 INT_R_X5Y91/LOGIC_OUTS23 INT_R_X7Y91/EE2END1 INT_R_X7Y91/IMUX10 VBRK_X18Y95/VBRK_EE2BEG1 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X5Y91/INT_R.LOGIC_OUTS23->>EE2BEG1 INT_R_X7Y91/INT_R.EE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[8]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[8]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[8]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[8]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct0[9] - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_ER1BEG3 BRAM_L_X6Y90/BRAM_ER1BEG3_2 CLBLM_R_X5Y92/CLBLM_ER1BEG3 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y92/CLBLM_M_AMUX CLBLM_R_X7Y91/CLBLM_IMUX14 CLBLM_R_X7Y91/CLBLM_L_B1 INT_L_X6Y91/SE2A3 INT_L_X6Y92/ER1END3 INT_L_X6Y92/SE2BEG3 INT_L_X6Y93/ER1END_N3_3 INT_R_X5Y92/ER1BEG3 INT_R_X5Y92/LOGIC_OUTS20 INT_R_X7Y91/IMUX14 INT_R_X7Y91/SE2END3 VBRK_X18Y96/VBRK_ER1BEG3 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X6Y92/INT_L.ER1END3->>SE2BEG3 INT_R_X5Y92/INT_R.LOGIC_OUTS20->>ER1BEG3 INT_R_X7Y91/INT_R.SE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_0 - 
wires: BRKH_INT_X7Y99/BRKH_INT_NE2BEG3 CLBLM_L_X8Y100/CLBLM_FAN7 CLBLM_L_X8Y100/CLBLM_M_CE CLBLM_L_X8Y100/CLBLM_NE2A3 CLBLM_L_X8Y97/CLBLM_FAN7 CLBLM_L_X8Y97/CLBLM_M_CE CLBLM_L_X8Y98/CLBLM_FAN7 CLBLM_L_X8Y98/CLBLM_M_CE CLBLM_L_X8Y98/CLBLM_WL1END3 CLBLM_L_X8Y99/CLBLM_EL1BEG2 CLBLM_L_X8Y99/CLBLM_FAN7 CLBLM_L_X8Y99/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y99/CLBLM_L_A CLBLM_L_X8Y99/CLBLM_M_CE CLBLM_R_X7Y100/CLBLM_NE2A3 CLBLM_R_X7Y98/CLBLM_WL1END3 CLBLM_R_X7Y99/CLBLM_EL1BEG2 INT_L_X8Y100/FAN_ALT3 INT_L_X8Y100/FAN_ALT7 INT_L_X8Y100/FAN_BOUNCE3 INT_L_X8Y100/FAN_L7 INT_L_X8Y100/NE2END3 INT_L_X8Y97/FAN_ALT7 INT_L_X8Y97/FAN_L7 INT_L_X8Y97/SL1END2 INT_L_X8Y98/FAN_ALT7 INT_L_X8Y98/FAN_L7 INT_L_X8Y98/SL1BEG2 INT_L_X8Y98/SL1END2 INT_L_X8Y98/WL1BEG3 INT_L_X8Y99/EL1END2 INT_L_X8Y99/FAN_ALT7 INT_L_X8Y99/FAN_L7 INT_L_X8Y99/LOGIC_OUTS_L8 INT_L_X8Y99/SL1BEG2 INT_L_X8Y99/WL1BEG_N3 INT_R_X7Y100/NE2A3 INT_R_X7Y98/WL1END3 INT_R_X7Y99/EL1BEG2 INT_R_X7Y99/NE2BEG3 INT_R_X7Y99/NL1BEG_N3 INT_R_X7Y99/WL1END_N1_3 
pips: CLBLM_L_X8Y100/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y97/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y98/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y99/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y99/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y100/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y100/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y100/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X8Y100/INT_L.NE2END3->>FAN_ALT3 INT_L_X8Y97/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y97/INT_L.SL1END2->>FAN_ALT7 INT_L_X8Y98/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y98/INT_L.SL1END2->>FAN_ALT7 INT_L_X8Y98/INT_L.SL1END2->>SL1BEG2 INT_L_X8Y99/INT_L.EL1END2->>FAN_ALT7 INT_L_X8Y99/INT_L.EL1END2->>SL1BEG2 INT_L_X8Y99/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y99/INT_L.LOGIC_OUTS_L8->>WL1BEG_N3 INT_R_X7Y99/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X7Y99/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X7Y99/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

ct_0[0]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[0]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[0]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[0]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[0]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[12]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[12]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[12]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[12]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[8]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[8]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[8]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0[8]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[0]_i_2_n_0 - 
wires: CLBLM_L_X8Y97/CLBLM_M_COUT CLBLM_L_X8Y97/CLBLM_M_COUT_N CLBLM_L_X8Y98/CLBLM_M_CIN 
pips: CLBLM_L_X8Y97/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[0]_i_2_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[0]_i_2_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[0]_i_2_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[0]_i_2_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 100, 

ct_0_reg[12]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[12]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[12]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[12]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[8]_i_1_n_0 - 
wires: BRKH_CLB_X8Y99/BRKH_CLB_COUT0_L CLBLM_L_X8Y100/CLBLM_M_CIN CLBLM_L_X8Y99/CLBLM_M_COUT CLBLM_L_X8Y99/CLBLM_M_COUT_N 
pips: CLBLM_L_X8Y99/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[4]_i_1_n_0 - 
wires: CLBLM_L_X8Y98/CLBLM_M_COUT CLBLM_L_X8Y98/CLBLM_M_COUT_N CLBLM_L_X8Y99/CLBLM_M_CIN 
pips: CLBLM_L_X8Y98/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[4]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[4]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[4]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[4]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[8]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[8]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[8]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_0_reg[8]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/ct_1 - 
wires: CLBLM_L_X10Y94/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y94/CLBLM_M_C CLBLM_L_X10Y94/CLBLM_WL1END1 CLBLM_L_X10Y94/CLBLM_WR1END3 CLBLM_L_X8Y94/CLBLM_FAN6 CLBLM_L_X8Y94/CLBLM_L_CE CLBLM_L_X8Y95/CLBLM_FAN6 CLBLM_L_X8Y95/CLBLM_L_CE CLBLM_L_X8Y96/CLBLM_FAN6 CLBLM_L_X8Y96/CLBLM_L_CE CLBLM_L_X8Y97/CLBLM_FAN6 CLBLM_L_X8Y97/CLBLM_L_CE DSP_R_X9Y90/DSP_WL1END1_4 DSP_R_X9Y90/DSP_WR1END3_4 INT_INTERFACE_R_X9Y94/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X9Y94/INT_INTERFACE_WR1END3 INT_L_X10Y94/LOGIC_OUTS_L14 INT_L_X10Y94/WL1BEG1 INT_L_X10Y94/WR1BEG3 INT_L_X8Y94/FAN_ALT6 INT_L_X8Y94/FAN_L6 INT_L_X8Y94/WL1END1 INT_L_X8Y95/FAN_ALT6 INT_L_X8Y95/FAN_L6 INT_L_X8Y95/NW2END2 INT_L_X8Y96/FAN_ALT6 INT_L_X8Y96/FAN_L6 INT_L_X8Y96/NW2END2 INT_L_X8Y97/FAN_ALT6 INT_L_X8Y97/FAN_L6 INT_L_X8Y97/NW2END2 INT_R_X9Y94/NL1BEG2 INT_R_X9Y94/NW2BEG2 INT_R_X9Y94/WL1BEG1 INT_R_X9Y94/WL1END1 INT_R_X9Y94/WR1END3 INT_R_X9Y95/NL1END2 INT_R_X9Y95/NR1BEG2 INT_R_X9Y95/NW2A2 INT_R_X9Y95/NW2BEG2 INT_R_X9Y96/NR1END2 INT_R_X9Y96/NW2A2 INT_R_X9Y96/NW2BEG2 INT_R_X9Y97/NW2A2 VBRK_X29Y98/VBRK_WL1END1 VBRK_X29Y98/VBRK_WR1END3 
pips: CLBLM_L_X10Y94/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y94/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y95/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y96/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y97/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X10Y94/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_L_X10Y94/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_L_X8Y94/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y94/INT_L.WL1END1->>FAN_ALT6 INT_L_X8Y95/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y95/INT_L.NW2END2->>FAN_ALT6 INT_L_X8Y96/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y96/INT_L.NW2END2->>FAN_ALT6 INT_L_X8Y97/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y97/INT_L.NW2END2->>FAN_ALT6 INT_R_X9Y94/INT_R.WL1END1->>NW2BEG2 INT_R_X9Y94/INT_R.WR1END3->>NL1BEG2 INT_R_X9Y94/INT_R.WR1END3->>WL1BEG1 INT_R_X9Y95/INT_R.NL1END2->>NR1BEG2 INT_R_X9Y95/INT_R.NL1END2->>NW2BEG2 INT_R_X9Y96/INT_R.NR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

ct_1[0]_i_3_n_0 - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

ct_1[0]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[0]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[0]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[0]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[0]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[12]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[12]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[12]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[12]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[8]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[8]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[8]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1[8]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[0]_i_2_n_0 - 
wires: CLBLM_L_X8Y94/CLBLM_L_COUT CLBLM_L_X8Y94/CLBLM_L_COUT_N CLBLM_L_X8Y95/CLBLM_L_CIN 
pips: CLBLM_L_X8Y94/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[0]_i_2_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[0]_i_2_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[0]_i_2_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[0]_i_2_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[12]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[12]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[12]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[12]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[8]_i_1_n_0 - 
wires: CLBLM_L_X8Y96/CLBLM_L_COUT CLBLM_L_X8Y96/CLBLM_L_COUT_N CLBLM_L_X8Y97/CLBLM_L_CIN 
pips: CLBLM_L_X8Y96/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[4]_i_1_n_0 - 
wires: CLBLM_L_X8Y95/CLBLM_L_COUT CLBLM_L_X8Y95/CLBLM_L_COUT_N CLBLM_L_X8Y96/CLBLM_L_CIN 
pips: CLBLM_L_X8Y95/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[4]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[4]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[4]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[4]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[8]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[8]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[8]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_1_reg[8]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[0]_i_2_n_0 - 
wires: CLBLM_R_X7Y95/CLBLM_M_COUT CLBLM_R_X7Y95/CLBLM_M_COUT_N CLBLM_R_X7Y96/CLBLM_M_CIN 
pips: CLBLM_R_X7Y95/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[0]_i_2_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[0]_i_2_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[0]_i_2_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[0]_i_2_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[12]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[12]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[12]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[12]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[8]_i_1_n_0 - 
wires: CLBLM_R_X7Y97/CLBLM_M_COUT CLBLM_R_X7Y97/CLBLM_M_COUT_N CLBLM_R_X7Y98/CLBLM_M_CIN 
pips: CLBLM_R_X7Y97/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[12]_i_2_n_0 - 
wires: CLBLM_R_X5Y92/CLBLM_M_COUT CLBLM_R_X5Y92/CLBLM_M_COUT_N CLBLM_R_X5Y93/CLBLM_M_CIN 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[8]_i_2_n_0 - 
wires: CLBLM_R_X5Y91/CLBLM_M_COUT CLBLM_R_X5Y91/CLBLM_M_COUT_N CLBLM_R_X5Y92/CLBLM_M_CIN 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[15]_i_29_n_0 - 
wires: CLBLM_R_X7Y94/CLBLM_L_COUT CLBLM_R_X7Y94/CLBLM_L_COUT_N CLBLM_R_X7Y95/CLBLM_L_CIN 
pips: CLBLM_R_X7Y94/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[15]_i_30_n_0 - 
wires: CLBLM_R_X7Y93/CLBLM_L_COUT CLBLM_R_X7Y93/CLBLM_L_COUT_N CLBLM_R_X7Y94/CLBLM_L_CIN 
pips: CLBLM_R_X7Y93/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[15]_i_31_n_0 - 
wires: CLBLM_R_X7Y92/CLBLM_L_COUT CLBLM_R_X7Y92/CLBLM_L_COUT_N CLBLM_R_X7Y93/CLBLM_L_CIN 
pips: CLBLM_R_X7Y92/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[15]_i_7_n_0 - 
wires: CLBLM_R_X7Y92/CLBLM_M_COUT CLBLM_R_X7Y92/CLBLM_M_COUT_N CLBLM_R_X7Y93/CLBLM_M_CIN 
pips: CLBLM_R_X7Y92/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[4]_i_1_n_0 - 
wires: CLBLM_R_X7Y96/CLBLM_M_COUT CLBLM_R_X7Y96/CLBLM_M_COUT_N CLBLM_R_X7Y97/CLBLM_M_CIN 
pips: CLBLM_R_X7Y96/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[4]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[4]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[4]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[4]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[4]_i_2_n_0 - 
wires: CLBLM_R_X5Y90/CLBLM_M_COUT CLBLM_R_X5Y90/CLBLM_M_COUT_N CLBLM_R_X5Y91/CLBLM_M_CIN 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[8]_i_1_n_4 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[8]_i_1_n_5 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[8]_i_1_n_6 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ct_reg[8]_i_1_n_7 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl[5]_i_2_n_0 - 
wires: CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y90/CLBLM_L_A CLBLM_L_X8Y90/CLBLM_WR1END1 CLBLM_R_X7Y90/CLBLM_IMUX10 CLBLM_R_X7Y90/CLBLM_L_A4 CLBLM_R_X7Y90/CLBLM_WR1END1 INT_L_X8Y90/LOGIC_OUTS_L8 INT_L_X8Y90/WR1BEG1 INT_R_X7Y90/IMUX10 INT_R_X7Y90/WR1END1 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X8Y90/INT_L.LOGIC_OUTS_L8->>WR1BEG1 INT_R_X7Y90/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl[5]_i_3_n_0 - 
wires: CLBLM_L_X8Y89/CLBLM_SW2A1 CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y90/CLBLM_M_B CLBLM_R_X7Y89/CLBLM_IMUX24 CLBLM_R_X7Y89/CLBLM_M_B5 CLBLM_R_X7Y89/CLBLM_SW2A1 CLBLM_R_X7Y90/CLBLM_IMUX9 CLBLM_R_X7Y90/CLBLM_L_A5 INT_L_X8Y89/SW2A1 INT_L_X8Y90/LOGIC_OUTS_L13 INT_L_X8Y90/SW2BEG1 INT_R_X7Y89/FAN_ALT7 INT_R_X7Y89/FAN_BOUNCE7 INT_R_X7Y89/IMUX24 INT_R_X7Y89/NL1BEG1 INT_R_X7Y89/SW2END1 INT_R_X7Y90/IMUX9 INT_R_X7Y90/NL1END1 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y90/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X7Y89/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y89/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X7Y89/INT_R.SW2END1->>FAN_ALT7 INT_R_X7Y89/INT_R.SW2END1->>NL1BEG1 INT_R_X7Y90/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ctrl[5] - 
wires: CLBLM_L_X8Y91/CLBLM_IMUX24 CLBLM_L_X8Y91/CLBLM_M_B5 CLBLM_L_X8Y91/CLBLM_NE2A0 CLBLM_R_X7Y90/CLBLM_IMUX0 CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y90/CLBLM_L_A3 CLBLM_R_X7Y90/CLBLM_L_AQ CLBLM_R_X7Y91/CLBLM_NE2A0 INT_L_X8Y90/NE2END_S3_0 INT_L_X8Y91/IMUX_L24 INT_L_X8Y91/NE2END0 INT_R_X7Y90/IMUX0 INT_R_X7Y90/LOGIC_OUTS0 INT_R_X7Y90/NE2BEG0 INT_R_X7Y91/NE2A0 
pips: CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y90/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y91/INT_L.NE2END0->>IMUX_L24 INT_R_X7Y90/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X7Y90/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pts - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y85/BRAM_EE2BEG0_4 CLBLM_L_X8Y90/CLBLM_IMUX0 CLBLM_L_X8Y90/CLBLM_IMUX32 CLBLM_L_X8Y90/CLBLM_L_A3 CLBLM_L_X8Y90/CLBLM_M_C1 CLBLM_L_X8Y90/CLBLM_NE2A0 CLBLM_R_X5Y89/CLBLM_EE2BEG0 CLBLM_R_X5Y89/CLBLM_IMUX0 CLBLM_R_X5Y89/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y89/CLBLM_L_A3 CLBLM_R_X5Y89/CLBLM_L_AQ CLBLM_R_X7Y90/CLBLM_NE2A0 INT_L_X6Y89/EE2A0 INT_L_X8Y89/NE2END_S3_0 INT_L_X8Y90/IMUX_L0 INT_L_X8Y90/IMUX_L32 INT_L_X8Y90/NE2END0 INT_R_X5Y89/EE2BEG0 INT_R_X5Y89/IMUX0 INT_R_X5Y89/LOGIC_OUTS0 INT_R_X7Y89/EE2END0 INT_R_X7Y89/NE2BEG0 INT_R_X7Y90/NE2A0 VBRK_X18Y93/VBRK_EE2BEG0 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y89/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y90/INT_L.NE2END0->>IMUX_L0 INT_L_X8Y90/INT_L.NE2END0->>IMUX_L32 INT_R_X5Y89/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X5Y89/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X7Y89/INT_R.EE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

ctrl[7]_i_1_n_0 - 
wires: CLBLM_L_X8Y90/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y90/CLBLM_L_B CLBLM_L_X8Y90/CLBLM_WL1END0 CLBLM_L_X8Y90/CLBLM_WR1END2 CLBLM_L_X8Y91/CLBLM_FAN7 CLBLM_L_X8Y91/CLBLM_M_CE CLBLM_R_X7Y90/CLBLM_FAN7 CLBLM_R_X7Y90/CLBLM_M_CE CLBLM_R_X7Y90/CLBLM_WL1END0 CLBLM_R_X7Y90/CLBLM_WR1END2 CLBLM_R_X7Y92/CLBLM_FAN6 CLBLM_R_X7Y92/CLBLM_L_CE INT_L_X8Y90/LOGIC_OUTS_L9 INT_L_X8Y90/NR1BEG1 INT_L_X8Y90/WL1BEG0 INT_L_X8Y90/WR1BEG2 INT_L_X8Y91/FAN_ALT7 INT_L_X8Y91/FAN_L7 INT_L_X8Y91/GFAN1 INT_L_X8Y91/NR1END1 INT_R_X7Y90/FAN7 INT_R_X7Y90/FAN_ALT7 INT_R_X7Y90/NN2BEG1 INT_R_X7Y90/WL1END0 INT_R_X7Y90/WR1END2 INT_R_X7Y91/NN2A1 INT_R_X7Y92/FAN6 INT_R_X7Y92/FAN_ALT6 INT_R_X7Y92/NN2END1 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y91/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y90/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y92/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X8Y90/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X8Y90/INT_L.LOGIC_OUTS_L9->>WL1BEG0 INT_L_X8Y90/INT_L.LOGIC_OUTS_L9->>WR1BEG2 INT_L_X8Y91/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y91/INT_L.GFAN1->>FAN_ALT7 INT_L_X8Y91/INT_L.NR1END1->>GFAN1 INT_R_X7Y90/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y90/INT_R.WL1END0->>NN2BEG1 INT_R_X7Y90/INT_R.WR1END2->>FAN_ALT7 INT_R_X7Y92/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y92/INT_R.NN2END1->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

ctrl[7]_i_2_n_0 - 
wires: CLBLM_L_X10Y89/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y89/CLBLM_L_A CLBLM_L_X10Y89/CLBLM_WW2A0 CLBLM_L_X8Y90/CLBLM_IMUX16 CLBLM_L_X8Y90/CLBLM_L_B3 DSP_R_X9Y85/DSP_WW2A0_4 INT_INTERFACE_R_X9Y89/INT_INTERFACE_WW2A0 INT_L_X10Y89/LOGIC_OUTS_L8 INT_L_X10Y89/WW2BEG0 INT_L_X8Y89/NL1BEG0 INT_L_X8Y89/NL1END_S3_0 INT_L_X8Y89/WW2END0 INT_L_X8Y90/IMUX_L16 INT_L_X8Y90/NL1END0 INT_R_X9Y89/WW2A0 VBRK_X29Y93/VBRK_WW2A0 
pips: CLBLM_L_X10Y89/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X10Y89/INT_L.LOGIC_OUTS_L8->>WW2BEG0 INT_L_X8Y89/INT_L.WW2END0->>NL1BEG0 INT_L_X8Y90/INT_L.NL1END0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl[7]_i_3_n_0 - 
wires: CLBLM_L_X10Y90/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y90/CLBLM_L_B CLBLM_L_X10Y90/CLBLM_WW2A1 CLBLM_L_X8Y90/CLBLM_IMUX19 CLBLM_L_X8Y90/CLBLM_L_B2 DSP_R_X9Y90/DSP_WW2A1_0 INT_INTERFACE_R_X9Y90/INT_INTERFACE_WW2A1 INT_L_X10Y90/LOGIC_OUTS_L9 INT_L_X10Y90/WW2BEG1 INT_L_X8Y90/IMUX_L19 INT_L_X8Y90/WW2END1 INT_R_X9Y90/WW2A1 VBRK_X29Y94/VBRK_WW2A1 
pips: CLBLM_L_X10Y90/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y90/INT_L.LOGIC_OUTS_L9->>WW2BEG1 INT_L_X8Y90/INT_L.WW2END1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl[7]_i_4_n_0 - 
wires: CLBLM_L_X10Y89/CLBLM_IMUX5 CLBLM_L_X10Y89/CLBLM_L_A6 CLBLM_L_X10Y90/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y90/CLBLM_L_C INT_L_X10Y89/IMUX_L5 INT_L_X10Y89/SL1END2 INT_L_X10Y90/LOGIC_OUTS_L10 INT_L_X10Y90/SL1BEG2 
pips: CLBLM_L_X10Y89/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y90/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X10Y89/INT_L.SL1END2->>IMUX_L5 INT_L_X10Y90/INT_L.LOGIC_OUTS_L10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

ctrl[4] - 
wires: CLBLM_L_X8Y90/CLBLM_IMUX31 CLBLM_L_X8Y90/CLBLM_M_C5 CLBLM_L_X8Y92/CLBLM_ER1BEG3 CLBLM_L_X8Y92/CLBLM_IMUX15 CLBLM_L_X8Y92/CLBLM_M_B1 CLBLM_R_X7Y92/CLBLM_ER1BEG3 CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y92/CLBLM_L_CQ INT_L_X8Y90/IMUX_L31 INT_L_X8Y90/SS2END3 INT_L_X8Y91/SS2A3 INT_L_X8Y91/SS2END_N0_3 INT_L_X8Y92/ER1END3 INT_L_X8Y92/IMUX_L15 INT_L_X8Y92/SS2BEG3 INT_L_X8Y93/ER1END_N3_3 INT_R_X7Y92/ER1BEG3 INT_R_X7Y92/LOGIC_OUTS2 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y92/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y90/INT_L.SS2END3->>IMUX_L31 INT_L_X8Y92/INT_L.ER1END3->>IMUX_L15 INT_L_X8Y92/INT_L.ER1END3->>SS2BEG3 INT_R_X7Y92/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ctrl[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_NW2A3 BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_NW2A3 BRAM_L_X6Y90/BRAM_ER1BEG1_0 BRAM_L_X6Y90/BRAM_NW2A3_2 BRAM_L_X6Y90/BRAM_NW2A3_3 BRAM_L_X6Y90/BRAM_SW2A2_0 BRAM_L_X6Y90/BRAM_WL1END1_2 BRAM_L_X6Y90/BRAM_WW2END3_1 CLBLM_L_X8Y92/CLBLM_ER1BEG0 CLBLM_L_X8Y92/CLBLM_IMUX32 CLBLM_L_X8Y92/CLBLM_M_C1 CLBLM_L_X8Y93/CLBLM_IMUX22 CLBLM_L_X8Y93/CLBLM_M_C3 CLBLM_L_X8Y93/CLBLM_NE2A3 CLBLM_R_X5Y89/CLBLM_IMUX24 CLBLM_R_X5Y89/CLBLM_M_B5 CLBLM_R_X5Y90/CLBLM_ER1BEG1 CLBLM_R_X5Y90/CLBLM_IMUX16 CLBLM_R_X5Y90/CLBLM_IMUX6 CLBLM_R_X5Y90/CLBLM_L_A1 CLBLM_R_X5Y90/CLBLM_L_B3 CLBLM_R_X5Y90/CLBLM_SW2A2 CLBLM_R_X5Y91/CLBLM_IMUX19 CLBLM_R_X5Y91/CLBLM_IMUX21 CLBLM_R_X5Y91/CLBLM_IMUX3 CLBLM_R_X5Y91/CLBLM_IMUX37 CLBLM_R_X5Y91/CLBLM_L_A2 CLBLM_R_X5Y91/CLBLM_L_B2 CLBLM_R_X5Y91/CLBLM_L_C4 CLBLM_R_X5Y91/CLBLM_L_D4 CLBLM_R_X5Y91/CLBLM_WW2END3 CLBLM_R_X5Y92/CLBLM_IMUX0 CLBLM_R_X5Y92/CLBLM_IMUX19 CLBLM_R_X5Y92/CLBLM_IMUX30 CLBLM_R_X5Y92/CLBLM_IMUX37 CLBLM_R_X5Y92/CLBLM_L_A3 CLBLM_R_X5Y92/CLBLM_L_B2 CLBLM_R_X5Y92/CLBLM_L_C5 CLBLM_R_X5Y92/CLBLM_L_D4 CLBLM_R_X5Y92/CLBLM_NW2A3 CLBLM_R_X5Y92/CLBLM_WL1END1 CLBLM_R_X5Y93/CLBLM_IMUX23 CLBLM_R_X5Y93/CLBLM_L_C3 CLBLM_R_X5Y93/CLBLM_NW2A3 CLBLM_R_X5Y94/CLBLM_IMUX0 CLBLM_R_X5Y94/CLBLM_IMUX16 CLBLM_R_X5Y94/CLBLM_IMUX28 CLBLM_R_X5Y94/CLBLM_IMUX43 CLBLM_R_X5Y94/CLBLM_L_A3 CLBLM_R_X5Y94/CLBLM_L_B3 CLBLM_R_X5Y94/CLBLM_M_C4 CLBLM_R_X5Y94/CLBLM_M_D6 CLBLM_R_X5Y95/CLBLM_IMUX15 CLBLM_R_X5Y95/CLBLM_IMUX22 CLBLM_R_X5Y95/CLBLM_IMUX23 CLBLM_R_X5Y95/CLBLM_IMUX6 CLBLM_R_X5Y95/CLBLM_IMUX7 CLBLM_R_X5Y95/CLBLM_L_A1 CLBLM_R_X5Y95/CLBLM_L_C3 CLBLM_R_X5Y95/CLBLM_M_A1 CLBLM_R_X5Y95/CLBLM_M_B1 CLBLM_R_X5Y95/CLBLM_M_C3 CLBLM_R_X7Y90/CLBLM_IMUX24 CLBLM_R_X7Y90/CLBLM_IMUX4 CLBLM_R_X7Y90/CLBLM_M_A6 CLBLM_R_X7Y90/CLBLM_M_B5 CLBLM_R_X7Y91/CLBLM_IMUX15 CLBLM_R_X7Y91/CLBLM_IMUX22 CLBLM_R_X7Y91/CLBLM_IMUX47 CLBLM_R_X7Y91/CLBLM_IMUX7 CLBLM_R_X7Y91/CLBLM_M_A1 CLBLM_R_X7Y91/CLBLM_M_B1 CLBLM_R_X7Y91/CLBLM_M_C3 CLBLM_R_X7Y91/CLBLM_M_D5 CLBLM_R_X7Y92/CLBLM_ER1BEG0 CLBLM_R_X7Y92/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y92/CLBLM_L_DQ CLBLM_R_X7Y93/CLBLM_NE2A3 INT_L_X6Y90/EL1BEG0 INT_L_X6Y90/ER1END1 INT_L_X6Y90/SW2A2 INT_L_X6Y91/NW2BEG3 INT_L_X6Y91/SW2BEG2 INT_L_X6Y91/WL1END2 INT_L_X6Y91/WW2A3 INT_L_X6Y92/NW2A3 INT_L_X6Y92/NW2BEG3 INT_L_X6Y92/WL1BEG1 INT_L_X6Y92/WL1END2 INT_L_X6Y93/NW2A3 INT_L_X8Y92/ER1END0 INT_L_X8Y92/IMUX_L32 INT_L_X8Y93/IMUX_L22 INT_L_X8Y93/NE2END3 INT_R_X5Y89/IMUX24 INT_R_X5Y89/SL1END0 INT_R_X5Y90/ER1BEG1 INT_R_X5Y90/IMUX16 INT_R_X5Y90/IMUX6 INT_R_X5Y90/SL1BEG0 INT_R_X5Y90/SL1END0 INT_R_X5Y90/SW2END2 INT_R_X5Y91/FAN_ALT3 INT_R_X5Y91/FAN_BOUNCE3 INT_R_X5Y91/IMUX19 INT_R_X5Y91/IMUX21 INT_R_X5Y91/IMUX3 INT_R_X5Y91/IMUX37 INT_R_X5Y91/SL1BEG0 INT_R_X5Y91/SR1BEG_S0 INT_R_X5Y91/WW2END3 INT_R_X5Y92/IMUX0 INT_R_X5Y92/IMUX19 INT_R_X5Y92/IMUX30 INT_R_X5Y92/IMUX37 INT_R_X5Y92/NN2BEG0 INT_R_X5Y92/NW2END3 INT_R_X5Y92/WL1END1 INT_R_X5Y92/WW2END_N0_3 INT_R_X5Y93/FAN_BOUNCE_S3_4 INT_R_X5Y93/IMUX23 INT_R_X5Y93/NL1BEG2 INT_R_X5Y93/NN2A0 INT_R_X5Y93/NN2BEG3 INT_R_X5Y93/NN2END_S2_0 INT_R_X5Y93/NW2END3 INT_R_X5Y94/FAN_ALT4 INT_R_X5Y94/FAN_BOUNCE4 INT_R_X5Y94/IMUX0 INT_R_X5Y94/IMUX16 INT_R_X5Y94/IMUX28 INT_R_X5Y94/IMUX43 INT_R_X5Y94/NL1END2 INT_R_X5Y94/NN2A3 INT_R_X5Y94/NN2END0 INT_R_X5Y95/IMUX15 INT_R_X5Y95/IMUX22 INT_R_X5Y95/IMUX23 INT_R_X5Y95/IMUX6 INT_R_X5Y95/IMUX7 INT_R_X5Y95/NN2END3 INT_R_X7Y89/EL1END_S3_0 INT_R_X7Y90/BYP_ALT0 INT_R_X7Y90/BYP_BOUNCE0 INT_R_X7Y90/EL1END0 INT_R_X7Y90/IMUX24 INT_R_X7Y90/IMUX4 INT_R_X7Y91/ER1BEG_S0 INT_R_X7Y91/IMUX15 INT_R_X7Y91/IMUX22 INT_R_X7Y91/IMUX47 INT_R_X7Y91/IMUX7 INT_R_X7Y91/SL1END3 INT_R_X7Y91/WL1BEG2 INT_R_X7Y91/WW2BEG3 INT_R_X7Y92/ER1BEG0 INT_R_X7Y92/LOGIC_OUTS3 INT_R_X7Y92/NE2BEG3 INT_R_X7Y92/SL1BEG3 INT_R_X7Y92/WL1BEG2 INT_R_X7Y93/NE2A3 VBRK_X18Y94/VBRK_ER1BEG1 VBRK_X18Y94/VBRK_SW2A2 VBRK_X18Y95/VBRK_WW2END3 VBRK_X18Y96/VBRK_NW2A3 VBRK_X18Y96/VBRK_WL1END1 VBRK_X18Y97/VBRK_NW2A3 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y92/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X6Y90/INT_L.ER1END1->>EL1BEG0 INT_L_X6Y91/INT_L.WL1END2->>NW2BEG3 INT_L_X6Y91/INT_L.WL1END2->>SW2BEG2 INT_L_X6Y92/INT_L.WL1END2->>NW2BEG3 INT_L_X6Y92/INT_L.WL1END2->>WL1BEG1 INT_L_X8Y92/INT_L.ER1END0->>IMUX_L32 INT_L_X8Y93/INT_L.NE2END3->>IMUX_L22 INT_R_X5Y89/INT_R.SL1END0->>IMUX24 INT_R_X5Y90/INT_R.SL1END0->>ER1BEG1 INT_R_X5Y90/INT_R.SL1END0->>IMUX16 INT_R_X5Y90/INT_R.SL1END0->>SL1BEG0 INT_R_X5Y90/INT_R.SW2END2->>IMUX6 INT_R_X5Y91/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X5Y91/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X5Y91/INT_R.FAN_BOUNCE3->>IMUX21 INT_R_X5Y91/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X5Y91/INT_R.FAN_BOUNCE3->>IMUX37 INT_R_X5Y91/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X5Y91/INT_R.WW2END3->>FAN_ALT3 INT_R_X5Y91/INT_R.WW2END3->>SR1BEG_S0 INT_R_X5Y92/INT_R.NW2END3->>IMUX30 INT_R_X5Y92/INT_R.NW2END3->>IMUX37 INT_R_X5Y92/INT_R.WL1END1->>IMUX19 INT_R_X5Y92/INT_R.WW2END_N0_3->>IMUX0 INT_R_X5Y92/INT_R.WW2END_N0_3->>NN2BEG0 INT_R_X5Y93/INT_R.FAN_BOUNCE_S3_4->>IMUX23 INT_R_X5Y93/INT_R.NW2END3->>NL1BEG2 INT_R_X5Y93/INT_R.NW2END3->>NN2BEG3 INT_R_X5Y94/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X5Y94/INT_R.NL1END2->>IMUX28 INT_R_X5Y94/INT_R.NL1END2->>IMUX43 INT_R_X5Y94/INT_R.NN2END0->>FAN_ALT4 INT_R_X5Y94/INT_R.NN2END0->>IMUX0 INT_R_X5Y94/INT_R.NN2END0->>IMUX16 INT_R_X5Y95/INT_R.NN2END3->>IMUX15 INT_R_X5Y95/INT_R.NN2END3->>IMUX22 INT_R_X5Y95/INT_R.NN2END3->>IMUX23 INT_R_X5Y95/INT_R.NN2END3->>IMUX6 INT_R_X5Y95/INT_R.NN2END3->>IMUX7 INT_R_X7Y90/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y90/INT_R.BYP_BOUNCE0->>IMUX4 INT_R_X7Y90/INT_R.EL1END0->>BYP_ALT0 INT_R_X7Y90/INT_R.EL1END0->>IMUX24 INT_R_X7Y91/INT_R.SL1END3->>ER1BEG_S0 INT_R_X7Y91/INT_R.SL1END3->>IMUX15 INT_R_X7Y91/INT_R.SL1END3->>IMUX22 INT_R_X7Y91/INT_R.SL1END3->>IMUX47 INT_R_X7Y91/INT_R.SL1END3->>IMUX7 INT_R_X7Y91/INT_R.SL1END3->>WL1BEG2 INT_R_X7Y91/INT_R.SL1END3->>WW2BEG3 INT_R_X7Y92/INT_R.LOGIC_OUTS3->>NE2BEG3 INT_R_X7Y92/INT_R.LOGIC_OUTS3->>SL1BEG3 INT_R_X7Y92/INT_R.LOGIC_OUTS3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

divisor - 
wires: CLBLM_L_X8Y91/CLBLM_FAN6 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y91/CLBLM_L_C CLBLM_L_X8Y91/CLBLM_L_CE CLBLM_L_X8Y91/CLBLM_WL1END1 CLBLM_L_X8Y93/CLBLM_EL1BEG1 CLBLM_L_X8Y96/CLBLM_FAN7 CLBLM_L_X8Y96/CLBLM_M_CE CLBLM_L_X8Y96/CLBLM_NE2A2 CLBLM_L_X8Y98/CLBLM_NW2A2 CLBLM_R_X7Y91/CLBLM_WL1END1 CLBLM_R_X7Y93/CLBLM_EL1BEG1 CLBLM_R_X7Y93/CLBLM_FAN7 CLBLM_R_X7Y93/CLBLM_M_CE CLBLM_R_X7Y96/CLBLM_NE2A2 CLBLM_R_X7Y98/CLBLM_FAN6 CLBLM_R_X7Y98/CLBLM_L_CE CLBLM_R_X7Y98/CLBLM_NW2A2 INT_L_X8Y91/FAN_ALT6 INT_L_X8Y91/FAN_L6 INT_L_X8Y91/LOGIC_OUTS_L10 INT_L_X8Y91/NN6BEG2 INT_L_X8Y91/SS2END1 INT_L_X8Y91/WL1BEG1 INT_L_X8Y92/NN6A2 INT_L_X8Y92/SS2A1 INT_L_X8Y93/EL1END1 INT_L_X8Y93/NN6B2 INT_L_X8Y93/SS2BEG1 INT_L_X8Y94/NN6C2 INT_L_X8Y95/NN6D2 INT_L_X8Y96/FAN_ALT7 INT_L_X8Y96/FAN_L7 INT_L_X8Y96/NE2END2 INT_L_X8Y96/NN6E2 INT_L_X8Y97/NN6END2 INT_L_X8Y97/NW2BEG2 INT_L_X8Y98/NW2A2 INT_R_X7Y91/NN2BEG2 INT_R_X7Y91/WL1END1 INT_R_X7Y92/NN2A2 INT_R_X7Y93/EL1BEG1 INT_R_X7Y93/FAN7 INT_R_X7Y93/FAN_ALT7 INT_R_X7Y93/NN2BEG2 INT_R_X7Y93/NN2END2 INT_R_X7Y94/NN2A2 INT_R_X7Y95/NE2BEG2 INT_R_X7Y95/NN2END2 INT_R_X7Y96/NE2A2 INT_R_X7Y98/FAN6 INT_R_X7Y98/FAN_ALT6 INT_R_X7Y98/NW2END2 
pips: CLBLM_L_X8Y91/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y96/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y93/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y98/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X8Y91/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y91/INT_L.LOGIC_OUTS_L10->>NN6BEG2 INT_L_X8Y91/INT_L.LOGIC_OUTS_L10->>WL1BEG1 INT_L_X8Y91/INT_L.SS2END1->>FAN_ALT6 INT_L_X8Y93/INT_L.EL1END1->>SS2BEG1 INT_L_X8Y96/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y96/INT_L.NE2END2->>FAN_ALT7 INT_L_X8Y97/INT_L.NN6END2->>NW2BEG2 INT_R_X7Y91/INT_R.WL1END1->>NN2BEG2 INT_R_X7Y93/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y93/INT_R.NN2END2->>EL1BEG1 INT_R_X7Y93/INT_R.NN2END2->>FAN_ALT7 INT_R_X7Y93/INT_R.NN2END2->>NN2BEG2 INT_R_X7Y95/INT_R.NN2END2->>NE2BEG2 INT_R_X7Y98/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y98/INT_R.NW2END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

down_clocking_even_0/ct1_carry_n_0 - 
wires: CLBLM_R_X7Y96/CLBLM_L_COUT CLBLM_R_X7Y96/CLBLM_L_COUT_N CLBLM_R_X7Y97/CLBLM_L_CIN 
pips: CLBLM_R_X7Y96/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/a0_carry_n_0 - 
wires: CLBLM_L_X8Y95/CLBLM_M_COUT CLBLM_L_X8Y95/CLBLM_M_COUT_N CLBLM_L_X8Y96/CLBLM_M_CIN 
pips: CLBLM_L_X8Y95/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

down_clocking_odd_0/b0_carry_n_0 - 
wires: CLBLM_L_X10Y95/CLBLM_L_COUT CLBLM_L_X10Y95/CLBLM_L_COUT_N CLBLM_L_X10Y96/CLBLM_L_CIN 
pips: CLBLM_L_X10Y95/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

extDC[0] - 
wires: CLBLM_R_X5Y90/CLBLM_IMUX0 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y90/CLBLM_L_A3 CLBLM_R_X5Y90/CLBLM_L_AQ CLBLM_R_X5Y91/CLBLM_IMUX9 CLBLM_R_X5Y91/CLBLM_L_A5 INT_R_X5Y90/IMUX0 INT_R_X5Y90/LOGIC_OUTS0 INT_R_X5Y90/NR1BEG0 INT_R_X5Y91/IMUX9 INT_R_X5Y91/NR1END0 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X5Y90/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X5Y90/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X5Y91/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[10] - 
wires: CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y91/CLBLM_M_AQ CLBLM_R_X5Y92/CLBLM_IMUX16 CLBLM_R_X5Y92/CLBLM_L_B3 CLBLM_R_X5Y95/CLBLM_IMUX1 CLBLM_R_X5Y95/CLBLM_M_A3 INT_R_X5Y91/LOGIC_OUTS4 INT_R_X5Y91/NN6BEG0 INT_R_X5Y91/NR1BEG0 INT_R_X5Y92/IMUX16 INT_R_X5Y92/NN6A0 INT_R_X5Y92/NR1END0 INT_R_X5Y93/NN6B0 INT_R_X5Y94/NN6C0 INT_R_X5Y95/IMUX1 INT_R_X5Y95/NN6D0 INT_R_X5Y95/SL1END0 INT_R_X5Y96/NN6E0 INT_R_X5Y96/NN6END_S1_0 INT_R_X5Y96/SL1BEG0 INT_R_X5Y96/SR1BEG_S0 INT_R_X5Y97/NN6END0 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X5Y91/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X5Y91/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X5Y92/INT_R.NR1END0->>IMUX16 INT_R_X5Y95/INT_R.SL1END0->>IMUX1 INT_R_X5Y96/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X5Y96/INT_R.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[11] - 
wires: CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y93/CLBLM_M_AQ CLBLM_R_X5Y95/CLBLM_IMUX17 CLBLM_R_X5Y95/CLBLM_IMUX32 CLBLM_R_X5Y95/CLBLM_M_B3 CLBLM_R_X5Y95/CLBLM_M_C1 INT_R_X5Y93/LOGIC_OUTS4 INT_R_X5Y93/NN2BEG0 INT_R_X5Y94/NN2A0 INT_R_X5Y94/NN2END_S2_0 INT_R_X5Y95/IMUX17 INT_R_X5Y95/IMUX32 INT_R_X5Y95/NN2END0 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X5Y93/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X5Y95/INT_R.NN2END0->>IMUX17 INT_R_X5Y95/INT_R.NN2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[12] - 
wires: CLBLM_R_X5Y92/CLBLM_IMUX34 CLBLM_R_X5Y92/CLBLM_L_C6 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y93/CLBLM_M_BQ CLBLM_R_X5Y94/CLBLM_IMUX32 CLBLM_R_X5Y94/CLBLM_M_C1 INT_R_X5Y91/NR1BEG1 INT_R_X5Y91/SS2END1 INT_R_X5Y92/IMUX34 INT_R_X5Y92/NR1END1 INT_R_X5Y92/SS2A1 INT_R_X5Y93/LOGIC_OUTS5 INT_R_X5Y93/NL1BEG0 INT_R_X5Y93/NL1END_S3_0 INT_R_X5Y93/SS2BEG1 INT_R_X5Y94/IMUX32 INT_R_X5Y94/NL1END0 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X5Y91/INT_R.SS2END1->>NR1BEG1 INT_R_X5Y92/INT_R.NR1END1->>IMUX34 INT_R_X5Y93/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X5Y93/INT_R.LOGIC_OUTS5->>SS2BEG1 INT_R_X5Y94/INT_R.NL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[13] - 
wires: CLBLM_R_X5Y94/CLBLM_IMUX47 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y94/CLBLM_L_AQ CLBLM_R_X5Y94/CLBLM_M_D5 CLBLM_R_X5Y95/CLBLM_IMUX33 CLBLM_R_X5Y95/CLBLM_L_C1 INT_R_X5Y94/FAN_BOUNCE_S3_4 INT_R_X5Y94/IMUX47 INT_R_X5Y94/LOGIC_OUTS0 INT_R_X5Y94/NR1BEG0 INT_R_X5Y95/FAN_ALT4 INT_R_X5Y95/FAN_BOUNCE4 INT_R_X5Y95/IMUX33 INT_R_X5Y95/NR1END0 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X5Y94/INT_R.FAN_BOUNCE_S3_4->>IMUX47 INT_R_X5Y94/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X5Y95/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X5Y95/INT_R.NR1END0->>FAN_ALT4 INT_R_X5Y95/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[14] - 
wires: CLBLM_R_X5Y92/CLBLM_IMUX39 CLBLM_R_X5Y92/CLBLM_L_D3 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y93/CLBLM_M_CQ CLBLM_R_X5Y95/CLBLM_IMUX3 CLBLM_R_X5Y95/CLBLM_L_A2 INT_R_X5Y92/IMUX39 INT_R_X5Y92/SR1END3 INT_R_X5Y93/LOGIC_OUTS6 INT_R_X5Y93/NN2BEG2 INT_R_X5Y93/SR1BEG3 INT_R_X5Y93/SR1END_N3_3 INT_R_X5Y94/NN2A2 INT_R_X5Y95/FAN_ALT5 INT_R_X5Y95/FAN_BOUNCE5 INT_R_X5Y95/IMUX3 INT_R_X5Y95/NN2END2 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X5Y92/INT_R.SR1END3->>IMUX39 INT_R_X5Y93/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X5Y93/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X5Y95/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X5Y95/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X5Y95/INT_R.NN2END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[15] - 
wires: CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y91/CLBLM_M_BQ CLBLM_R_X5Y94/CLBLM_IMUX26 CLBLM_R_X5Y94/CLBLM_IMUX3 CLBLM_R_X5Y94/CLBLM_L_A2 CLBLM_R_X5Y94/CLBLM_L_B4 INT_R_X5Y91/LOGIC_OUTS5 INT_R_X5Y91/NN2BEG1 INT_R_X5Y92/NN2A1 INT_R_X5Y93/NN2END1 INT_R_X5Y93/NR1BEG1 INT_R_X5Y94/IMUX26 INT_R_X5Y94/IMUX3 INT_R_X5Y94/NR1END1 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X5Y91/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X5Y93/INT_R.NN2END1->>NR1BEG1 INT_R_X5Y94/INT_R.NR1END1->>IMUX26 INT_R_X5Y94/INT_R.NR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[1] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_ER1BEG3 BRAM_L_X6Y90/BRAM_ER1BEG3_1 CLBLM_R_X5Y91/CLBLM_ER1BEG3 CLBLM_R_X5Y91/CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y91/CLBLM_M_CQ CLBLM_R_X7Y91/CLBLM_IMUX12 CLBLM_R_X7Y91/CLBLM_IMUX44 CLBLM_R_X7Y91/CLBLM_M_B6 CLBLM_R_X7Y91/CLBLM_M_D4 INT_L_X6Y91/EL1BEG2 INT_L_X6Y91/ER1END3 INT_L_X6Y92/ER1END_N3_3 INT_R_X5Y91/ER1BEG3 INT_R_X5Y91/LOGIC_OUTS6 INT_R_X7Y91/EL1END2 INT_R_X7Y91/IMUX12 INT_R_X7Y91/IMUX44 VBRK_X18Y95/VBRK_ER1BEG3 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X6Y91/INT_L.ER1END3->>EL1BEG2 INT_R_X5Y91/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X7Y91/INT_R.EL1END2->>IMUX12 INT_R_X7Y91/INT_R.EL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[2] - 
wires: CLBLM_R_X5Y91/CLBLM_IMUX16 CLBLM_R_X5Y91/CLBLM_L_B3 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y92/CLBLM_M_AQ CLBLM_R_X5Y95/CLBLM_IMUX10 CLBLM_R_X5Y95/CLBLM_L_A4 INT_R_X5Y91/IMUX16 INT_R_X5Y91/SL1END0 INT_R_X5Y92/LOGIC_OUTS4 INT_R_X5Y92/NN6BEG0 INT_R_X5Y92/SL1BEG0 INT_R_X5Y93/NN6A0 INT_R_X5Y94/NN6B0 INT_R_X5Y95/IMUX10 INT_R_X5Y95/NN6C0 INT_R_X5Y95/SS2END0 INT_R_X5Y96/NN6D0 INT_R_X5Y96/SS2A0 INT_R_X5Y97/NN6E0 INT_R_X5Y97/NN6END_S1_0 INT_R_X5Y97/SR1BEG_S0 INT_R_X5Y97/SS2BEG0 INT_R_X5Y98/NN6END0 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_R_X5Y91/INT_R.SL1END0->>IMUX16 INT_R_X5Y92/INT_R.LOGIC_OUTS4->>NN6BEG0 INT_R_X5Y92/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X5Y95/INT_R.SS2END0->>IMUX10 INT_R_X5Y97/INT_R.NN6END_S1_0->>SR1BEG_S0 INT_R_X5Y97/INT_R.SR1BEG_S0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[3] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_EE2BEG1 BRAM_L_X6Y90/BRAM_EE2BEG1_0 CLBLM_R_X5Y90/CLBLM_EE2BEG1 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS1 CLBLM_R_X5Y90/CLBLM_L_BQ CLBLM_R_X7Y90/CLBLM_IMUX11 CLBLM_R_X7Y90/CLBLM_M_A4 CLBLM_R_X7Y91/CLBLM_IMUX35 CLBLM_R_X7Y91/CLBLM_M_C6 INT_L_X6Y90/EE2A1 INT_R_X5Y90/EE2BEG1 INT_R_X5Y90/LOGIC_OUTS1 INT_R_X7Y90/EE2END1 INT_R_X7Y90/IMUX11 INT_R_X7Y90/NR1BEG1 INT_R_X7Y91/IMUX35 INT_R_X7Y91/NR1END1 VBRK_X18Y94/VBRK_EE2BEG1 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_R_X5Y90/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X7Y90/INT_R.EE2END1->>IMUX11 INT_R_X7Y90/INT_R.EE2END1->>NR1BEG1 INT_R_X7Y91/INT_R.NR1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[4] - 
wires: CLBLM_R_X5Y90/CLBLM_IMUX10 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y90/CLBLM_L_A4 CLBLM_R_X5Y90/CLBLM_L_CQ CLBLM_R_X5Y91/CLBLM_IMUX20 CLBLM_R_X5Y91/CLBLM_L_C2 INT_R_X5Y90/FAN_ALT7 INT_R_X5Y90/FAN_BOUNCE7 INT_R_X5Y90/IMUX10 INT_R_X5Y90/LOGIC_OUTS2 INT_R_X5Y90/NR1BEG2 INT_R_X5Y91/IMUX20 INT_R_X5Y91/NR1END2 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X5Y90/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X5Y90/INT_R.FAN_BOUNCE7->>IMUX10 INT_R_X5Y90/INT_R.LOGIC_OUTS2->>FAN_ALT7 INT_R_X5Y90/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X5Y91/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[5] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_EE2BEG3 BRAM_L_X6Y90/BRAM_EE2BEG3_0 CLBLM_R_X5Y89/CLBLM_IMUX15 CLBLM_R_X5Y89/CLBLM_M_B1 CLBLM_R_X5Y90/CLBLM_EE2BEG3 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS3 CLBLM_R_X5Y90/CLBLM_L_DQ CLBLM_R_X7Y90/CLBLM_IMUX15 CLBLM_R_X7Y90/CLBLM_M_B1 INT_L_X6Y90/EE2A3 INT_R_X5Y89/IMUX15 INT_R_X5Y89/SL1END3 INT_R_X5Y90/EE2BEG3 INT_R_X5Y90/LOGIC_OUTS3 INT_R_X5Y90/SL1BEG3 INT_R_X7Y90/EE2END3 INT_R_X7Y90/IMUX15 VBRK_X18Y94/VBRK_EE2BEG3 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X5Y89/INT_R.SL1END3->>IMUX15 INT_R_X5Y90/INT_R.LOGIC_OUTS3->>EE2BEG3 INT_R_X5Y90/INT_R.LOGIC_OUTS3->>SL1BEG3 INT_R_X7Y90/INT_R.EE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_NW2A3 BRAM_L_X6Y90/BRAM_EL1BEG3_2 BRAM_L_X6Y90/BRAM_NW2A3_4 CLBLM_R_X5Y91/CLBLM_IMUX46 CLBLM_R_X5Y91/CLBLM_L_D5 CLBLM_R_X5Y92/CLBLM_EL1BEG3 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y92/CLBLM_M_BQ CLBLM_R_X5Y94/CLBLM_IMUX22 CLBLM_R_X5Y94/CLBLM_M_C3 CLBLM_R_X5Y94/CLBLM_NW2A3 INT_L_X6Y92/EL1END3 INT_L_X6Y92/NR1BEG3 INT_L_X6Y93/NR1END3 INT_L_X6Y93/NW2BEG3 INT_L_X6Y94/NW2A3 INT_R_X5Y91/FAN_BOUNCE_S3_2 INT_R_X5Y91/IMUX46 INT_R_X5Y92/EL1BEG3 INT_R_X5Y92/FAN_ALT2 INT_R_X5Y92/FAN_BOUNCE2 INT_R_X5Y92/LOGIC_OUTS5 INT_R_X5Y92/NL1BEG0 INT_R_X5Y92/NL1END_S3_0 INT_R_X5Y93/EL1BEG_N3 INT_R_X5Y93/NL1END0 INT_R_X5Y94/IMUX22 INT_R_X5Y94/NW2END3 VBRK_X18Y96/VBRK_EL1BEG3 VBRK_X18Y98/VBRK_NW2A3 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X6Y92/INT_L.EL1END3->>NR1BEG3 INT_L_X6Y93/INT_L.NR1END3->>NW2BEG3 INT_R_X5Y91/INT_R.FAN_BOUNCE_S3_2->>IMUX46 INT_R_X5Y92/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X5Y92/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X5Y92/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X5Y93/INT_R.NL1END0->>EL1BEG_N3 INT_R_X5Y94/INT_R.NW2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[7] - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_ER1BEG0 BRAM_L_X6Y90/BRAM_ER1BEG0_1 CLBLM_R_X5Y90/CLBLM_IMUX14 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS17 CLBLM_R_X5Y90/CLBLM_L_B1 CLBLM_R_X5Y90/CLBLM_L_BMUX CLBLM_R_X5Y91/CLBLM_ER1BEG0 CLBLM_R_X7Y91/CLBLM_IMUX11 CLBLM_R_X7Y91/CLBLM_M_A4 INT_L_X6Y91/ER1BEG1 INT_L_X6Y91/ER1END0 INT_R_X5Y90/ER1BEG_S0 INT_R_X5Y90/IMUX14 INT_R_X5Y90/LOGIC_OUTS17 INT_R_X5Y91/ER1BEG0 INT_R_X7Y91/ER1END1 INT_R_X7Y91/IMUX11 VBRK_X18Y95/VBRK_ER1BEG0 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X6Y91/INT_L.ER1END0->>ER1BEG1 INT_R_X5Y90/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_R_X5Y90/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X7Y91/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[8] - 
wires: CLBLM_R_X5Y92/CLBLM_IMUX5 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y92/CLBLM_L_A6 CLBLM_R_X5Y92/CLBLM_M_CQ CLBLM_R_X5Y95/CLBLM_IMUX8 CLBLM_R_X5Y95/CLBLM_M_A5 INT_R_X5Y92/IMUX5 INT_R_X5Y92/LOGIC_OUTS6 INT_R_X5Y92/NN2BEG2 INT_R_X5Y93/NN2A2 INT_R_X5Y94/BYP_ALT2 INT_R_X5Y94/BYP_BOUNCE2 INT_R_X5Y94/NN2END2 INT_R_X5Y95/BYP_BOUNCE_N3_2 INT_R_X5Y95/IMUX8 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y92/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X5Y92/INT_R.LOGIC_OUTS6->>IMUX5 INT_R_X5Y92/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X5Y94/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X5Y94/INT_R.NN2END2->>BYP_ALT2 INT_R_X5Y95/INT_R.BYP_BOUNCE_N3_2->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

extDC[9] - 
wires: BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_EL1BEG2 BRAM_L_X6Y90/BRAM_EL1BEG2_3 CLBLM_L_X8Y93/CLBLM_EE2A2 CLBLM_L_X8Y93/CLBLM_IMUX28 CLBLM_L_X8Y93/CLBLM_M_C4 CLBLM_R_X5Y93/CLBLM_EL1BEG2 CLBLM_R_X5Y93/CLBLM_IMUX30 CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS7 CLBLM_R_X5Y93/CLBLM_L_C5 CLBLM_R_X5Y93/CLBLM_M_DQ CLBLM_R_X7Y93/CLBLM_EE2A2 INT_L_X6Y93/EE2BEG2 INT_L_X6Y93/EL1END2 INT_L_X8Y93/EE2END2 INT_L_X8Y93/IMUX_L28 INT_R_X5Y93/EL1BEG2 INT_R_X5Y93/IMUX30 INT_R_X5Y93/LOGIC_OUTS7 INT_R_X7Y93/EE2A2 VBRK_X18Y97/VBRK_EL1BEG2 
pips: CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X5Y93/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X6Y93/INT_L.EL1END2->>EE2BEG2 INT_L_X8Y93/INT_L.EE2END2->>IMUX_L28 INT_R_X5Y93/INT_R.LOGIC_OUTS7->>EL1BEG2 INT_R_X5Y93/INT_R.LOGIC_OUTS7->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

o_wb_data[0]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X10Y91/CLBLM_EL1BEG0 CLBLM_L_X10Y91/CLBLM_IMUX1 CLBLM_L_X10Y91/CLBLM_M_A3 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y91/CLBLM_M_A DSP_R_X9Y90/DSP_EL1BEG0_1 INT_INTERFACE_R_X9Y91/INT_INTERFACE_EL1BEG0 INT_L_X10Y90/EL1END_S3_0 INT_L_X10Y91/EL1END0 INT_L_X10Y91/IMUX_L1 INT_L_X8Y91/ER1BEG1 INT_L_X8Y91/LOGIC_OUTS_L12 INT_R_X9Y91/EL1BEG0 INT_R_X9Y91/ER1END1 VBRK_X29Y95/VBRK_EL1BEG0 
pips: CLBLM_L_X10Y91/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y91/INT_L.EL1END0->>IMUX_L1 INT_L_X8Y91/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_R_X9Y91/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[15]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X10Y89/CLBLM_IMUX16 CLBLM_L_X10Y89/CLBLM_L_B3 CLBLM_L_X10Y90/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y90/CLBLM_L_A INT_L_X10Y89/IMUX_L16 INT_L_X10Y89/SL1END0 INT_L_X10Y90/LOGIC_OUTS_L8 INT_L_X10Y90/SL1BEG0 
pips: CLBLM_L_X10Y89/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y90/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y89/INT_L.SL1END0->>IMUX_L16 INT_L_X10Y90/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[15]_INST_0_i_3_n_0 - 
wires: CLBLM_L_X10Y89/CLBLM_IMUX13 CLBLM_L_X10Y89/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y89/CLBLM_L_B6 CLBLM_L_X10Y89/CLBLM_L_C INT_L_X10Y89/IMUX_L13 INT_L_X10Y89/LOGIC_OUTS_L10 
pips: CLBLM_L_X10Y89/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y89/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X10Y89/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[15]_INST_0_i_4_n_0 - 
wires: CLBLM_L_X10Y89/CLBLM_IMUX19 CLBLM_L_X10Y89/CLBLM_L_B2 CLBLM_L_X10Y90/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y90/CLBLM_M_A INT_L_X10Y89/IMUX_L19 INT_L_X10Y89/SR1END1 INT_L_X10Y90/LOGIC_OUTS_L12 INT_L_X10Y90/SR1BEG1 
pips: CLBLM_L_X10Y89/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y90/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X10Y89/INT_L.SR1END1->>IMUX_L19 INT_L_X10Y90/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[1]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y92/CLBLM_L_A CLBLM_L_X8Y93/CLBLM_IMUX16 CLBLM_L_X8Y93/CLBLM_L_B3 INT_L_X8Y92/LOGIC_OUTS_L8 INT_L_X8Y92/NR1BEG0 INT_L_X8Y93/IMUX_L16 INT_L_X8Y93/NR1END0 
pips: CLBLM_L_X8Y92/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X8Y92/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X8Y93/INT_L.NR1END0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[2]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X7Y90/CLBLM_IMUX35 CLBLM_R_X7Y90/CLBLM_M_C6 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y91/CLBLM_L_D CLBLM_R_X7Y91/CLBLM_L_DMUX INT_R_X7Y90/IMUX35 INT_R_X7Y90/SL1END1 INT_R_X7Y91/LOGIC_OUTS19 INT_R_X7Y91/SL1BEG1 
pips: CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y91/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X7Y91/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X7Y90/INT_R.SL1END1->>IMUX35 INT_R_X7Y91/INT_R.LOGIC_OUTS19->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[3]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X7Y90/CLBLM_IMUX37 CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y90/CLBLM_L_C CLBLM_R_X7Y90/CLBLM_L_D4 INT_R_X7Y90/IMUX37 INT_R_X7Y90/LOGIC_OUTS10 
pips: CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y90/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y90/INT_R.LOGIC_OUTS10->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[4]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X8Y90/CLBLM_IMUX44 CLBLM_L_X8Y90/CLBLM_M_D4 CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y92/CLBLM_M_B INT_L_X8Y90/IMUX_L44 INT_L_X8Y90/SL1END2 INT_L_X8Y91/SL1BEG2 INT_L_X8Y91/SR1END2 INT_L_X8Y92/LOGIC_OUTS_L13 INT_L_X8Y92/SR1BEG2 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y92/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y90/INT_L.SL1END2->>IMUX_L44 INT_L_X8Y91/INT_L.SR1END2->>SL1BEG2 INT_L_X8Y92/INT_L.LOGIC_OUTS_L13->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[5]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X10Y91/CLBLM_ER1BEG1 CLBLM_L_X10Y91/CLBLM_IMUX12 CLBLM_L_X10Y91/CLBLM_M_B6 CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y91/CLBLM_M_B DSP_R_X9Y90/DSP_ER1BEG1_1 INT_INTERFACE_R_X9Y91/INT_INTERFACE_ER1BEG1 INT_L_X10Y91/ER1END1 INT_L_X10Y91/IMUX_L12 INT_L_X8Y91/EL1BEG0 INT_L_X8Y91/LOGIC_OUTS_L13 INT_R_X9Y90/EL1END_S3_0 INT_R_X9Y91/EL1END0 INT_R_X9Y91/ER1BEG1 VBRK_X29Y95/VBRK_ER1BEG1 
pips: CLBLM_L_X10Y91/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y91/INT_L.ER1END1->>IMUX_L12 INT_L_X8Y91/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_R_X9Y91/INT_R.EL1END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[6]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X8Y91/CLBLM_IMUX44 CLBLM_L_X8Y91/CLBLM_M_D4 CLBLM_L_X8Y92/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y92/CLBLM_M_C INT_L_X8Y91/IMUX_L44 INT_L_X8Y91/SL1END2 INT_L_X8Y92/LOGIC_OUTS_L14 INT_L_X8Y92/SL1BEG2 
pips: CLBLM_L_X8Y91/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y92/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y91/INT_L.SL1END2->>IMUX_L44 INT_L_X8Y92/INT_L.LOGIC_OUTS_L14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

o_wb_data[7]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y91/CLBLM_M_C CLBLM_L_X8Y93/CLBLM_IMUX43 CLBLM_L_X8Y93/CLBLM_M_D6 INT_L_X8Y91/LOGIC_OUTS_L14 INT_L_X8Y91/NN2BEG2 INT_L_X8Y92/NN2A2 INT_L_X8Y93/IMUX_L43 INT_L_X8Y93/NN2END2 
pips: CLBLM_L_X8Y91/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y93/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X8Y91/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X8Y93/INT_L.NN2END2->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

period - 
wires: CLBLM_L_X8Y90/CLBLM_FAN6 CLBLM_L_X8Y90/CLBLM_L_CE CLBLM_L_X8Y91/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y91/CLBLM_L_D CLBLM_L_X8Y92/CLBLM_FAN6 CLBLM_L_X8Y92/CLBLM_L_CE CLBLM_L_X8Y93/CLBLM_NW2A2 CLBLM_L_X8Y95/CLBLM_FAN7 CLBLM_L_X8Y95/CLBLM_M_CE CLBLM_L_X8Y99/CLBLM_EL1BEG1 CLBLM_L_X8Y99/CLBLM_FAN6 CLBLM_L_X8Y99/CLBLM_L_CE CLBLM_R_X7Y93/CLBLM_FAN6 CLBLM_R_X7Y93/CLBLM_L_CE CLBLM_R_X7Y93/CLBLM_NW2A2 CLBLM_R_X7Y95/CLBLM_FAN6 CLBLM_R_X7Y95/CLBLM_L_CE CLBLM_R_X7Y99/CLBLM_EL1BEG1 CLBLM_R_X7Y99/CLBLM_FAN6 CLBLM_R_X7Y99/CLBLM_L_CE INT_L_X8Y90/FAN_ALT6 INT_L_X8Y90/FAN_L6 INT_L_X8Y90/SR1END1 INT_L_X8Y91/LOGIC_OUTS_L11 INT_L_X8Y91/NL1BEG2 INT_L_X8Y91/SR1BEG1 INT_L_X8Y91/SR1BEG_S0 INT_L_X8Y92/FAN_ALT6 INT_L_X8Y92/FAN_L6 INT_L_X8Y92/NL1END2 INT_L_X8Y92/NR1BEG2 INT_L_X8Y92/NW2BEG2 INT_L_X8Y93/NN2BEG2 INT_L_X8Y93/NR1END2 INT_L_X8Y93/NW2A2 INT_L_X8Y94/NN2A2 INT_L_X8Y95/FAN_ALT7 INT_L_X8Y95/FAN_L7 INT_L_X8Y95/NN2END2 INT_L_X8Y99/EL1END1 INT_L_X8Y99/FAN_ALT6 INT_L_X8Y99/FAN_L6 INT_R_X7Y93/FAN6 INT_R_X7Y93/FAN_ALT6 INT_R_X7Y93/NL1BEG1 INT_R_X7Y93/NN6BEG2 INT_R_X7Y93/NW2END2 INT_R_X7Y94/NL1END1 INT_R_X7Y94/NN6A2 INT_R_X7Y94/NR1BEG1 INT_R_X7Y95/FAN6 INT_R_X7Y95/FAN_ALT6 INT_R_X7Y95/NN2BEG1 INT_R_X7Y95/NN6B2 INT_R_X7Y95/NR1END1 INT_R_X7Y96/NN2A1 INT_R_X7Y96/NN6C2 INT_R_X7Y97/NN2BEG1 INT_R_X7Y97/NN2END1 INT_R_X7Y97/NN6D2 INT_R_X7Y98/NN2A1 INT_R_X7Y98/NN6E2 INT_R_X7Y99/EL1BEG1 INT_R_X7Y99/FAN6 INT_R_X7Y99/FAN_ALT6 INT_R_X7Y99/NN2END1 INT_R_X7Y99/NN6END2 
pips: CLBLM_L_X8Y90/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y91/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y92/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y95/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y99/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y93/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y95/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y99/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X8Y90/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y90/INT_L.SR1END1->>FAN_ALT6 INT_L_X8Y91/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X8Y91/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X8Y91/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X8Y92/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y92/INT_L.NL1END2->>FAN_ALT6 INT_L_X8Y92/INT_L.NL1END2->>NR1BEG2 INT_L_X8Y92/INT_L.NL1END2->>NW2BEG2 INT_L_X8Y93/INT_L.NR1END2->>NN2BEG2 INT_L_X8Y95/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y95/INT_L.NN2END2->>FAN_ALT7 INT_L_X8Y99/INT_L.EL1END1->>FAN_ALT6 INT_L_X8Y99/INT_L.FAN_ALT6->>FAN_L6 INT_R_X7Y93/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y93/INT_R.NW2END2->>FAN_ALT6 INT_R_X7Y93/INT_R.NW2END2->>NL1BEG1 INT_R_X7Y93/INT_R.NW2END2->>NN6BEG2 INT_R_X7Y94/INT_R.NL1END1->>NR1BEG1 INT_R_X7Y95/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y95/INT_R.NR1END1->>FAN_ALT6 INT_R_X7Y95/INT_R.NR1END1->>NN2BEG1 INT_R_X7Y97/INT_R.NN2END1->>NN2BEG1 INT_R_X7Y99/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y99/INT_R.NN2END1->>FAN_ALT6 INT_R_X7Y99/INT_R.NN6END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 17, 

pts_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_2_n_0 - 
wires: CLBLM_R_X5Y89/CLBLM_IMUX9 CLBLM_R_X5Y89/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y89/CLBLM_L_A5 CLBLM_R_X5Y89/CLBLM_L_C CLBLM_R_X5Y89/CLBLM_L_CMUX INT_R_X5Y89/IMUX9 INT_R_X5Y89/LOGIC_OUTS18 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X5Y89/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X5Y89/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y89/INT_R.LOGIC_OUTS18->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_3_n_0 - 
wires: CLBLM_R_X5Y89/CLBLM_IMUX6 CLBLM_R_X5Y89/CLBLM_LOGIC_OUTS11 CLBLM_R_X5Y89/CLBLM_L_A1 CLBLM_R_X5Y89/CLBLM_L_D INT_R_X5Y89/IMUX6 INT_R_X5Y89/LOGIC_OUTS11 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X5Y89/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X5Y89/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_26_n_0 - 
wires: CLBLM_R_X5Y92/CLBLM_IMUX42 CLBLM_R_X5Y92/CLBLM_L_D6 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y94/CLBLM_L_B INT_R_X5Y92/IMUX42 INT_R_X5Y92/SS2END1 INT_R_X5Y93/SS2A1 INT_R_X5Y94/LOGIC_OUTS9 INT_R_X5Y94/SS2BEG1 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X5Y94/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X5Y92/INT_R.SS2END1->>IMUX42 INT_R_X5Y94/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_27_n_0 - 
wires: CLBLM_R_X5Y92/CLBLM_IMUX21 CLBLM_R_X5Y92/CLBLM_L_C4 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS10 CLBLM_R_X5Y95/CLBLM_L_C INT_R_X5Y92/IMUX21 INT_R_X5Y92/SL1END2 INT_R_X5Y93/SL1BEG2 INT_R_X5Y93/SS2END2 INT_R_X5Y94/SS2A2 INT_R_X5Y95/LOGIC_OUTS10 INT_R_X5Y95/SS2BEG2 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X5Y92/INT_R.SL1END2->>IMUX21 INT_R_X5Y93/INT_R.SS2END2->>SL1BEG2 INT_R_X5Y95/INT_R.LOGIC_OUTS10->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_28_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_SE2A2 BRAM_L_X6Y90/BRAM_SE2A2_4 BRAM_L_X6Y90/BRAM_SW2A2_2 CLBLM_R_X5Y92/CLBLM_IMUX13 CLBLM_R_X5Y92/CLBLM_L_B6 CLBLM_R_X5Y92/CLBLM_SW2A2 CLBLM_R_X5Y94/CLBLM_SE2A2 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y95/CLBLM_M_C INT_L_X6Y92/SW2A2 INT_L_X6Y93/SL1END2 INT_L_X6Y93/SW2BEG2 INT_L_X6Y94/SE2END2 INT_L_X6Y94/SL1BEG2 INT_R_X5Y92/IMUX13 INT_R_X5Y92/SW2END2 INT_R_X5Y94/SE2A2 INT_R_X5Y95/LOGIC_OUTS14 INT_R_X5Y95/SE2BEG2 VBRK_X18Y96/VBRK_SW2A2 VBRK_X18Y98/VBRK_SE2A2 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X6Y93/INT_L.SL1END2->>SW2BEG2 INT_L_X6Y94/INT_L.SE2END2->>SL1BEG2 INT_R_X5Y92/INT_R.SW2END2->>IMUX13 INT_R_X5Y95/INT_R.LOGIC_OUTS14->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_29_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WW2END2 BRAM_L_X6Y90/BRAM_WW2END2_2 CLBLM_L_X8Y92/CLBLM_SW2A2 CLBLM_L_X8Y93/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y93/CLBLM_M_C CLBLM_R_X5Y92/CLBLM_IMUX6 CLBLM_R_X5Y92/CLBLM_L_A1 CLBLM_R_X5Y92/CLBLM_WW2END2 CLBLM_R_X7Y92/CLBLM_SW2A2 INT_L_X6Y92/WW2A2 INT_L_X8Y92/SW2A2 INT_L_X8Y93/LOGIC_OUTS_L14 INT_L_X8Y93/SW2BEG2 INT_R_X5Y92/IMUX6 INT_R_X5Y92/WW2END2 INT_R_X7Y92/SW2END2 INT_R_X7Y92/WW2BEG2 VBRK_X18Y96/VBRK_WW2END2 
pips: CLBLM_L_X8Y93/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y92/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X8Y93/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X5Y92/INT_R.WW2END2->>IMUX6 INT_R_X7Y92/INT_R.SW2END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_14_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_NW2A0 BRAM_L_X6Y90/BRAM_NW2A0_2 CLBLM_R_X5Y91/CLBLM_BYP7 CLBLM_R_X5Y91/CLBLM_L_DX CLBLM_R_X5Y92/CLBLM_NW2A0 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y91/CLBLM_M_A INT_L_X6Y90/WL1END3 INT_L_X6Y91/NW2BEG0 INT_L_X6Y91/WL1END_N1_3 INT_L_X6Y92/NW2A0 INT_R_X5Y91/BYP7 INT_R_X5Y91/BYP_ALT7 INT_R_X5Y91/NW2END_S0_0 INT_R_X5Y92/NW2END0 INT_R_X7Y90/WL1BEG3 INT_R_X7Y91/LOGIC_OUTS12 INT_R_X7Y91/WL1BEG_N3 VBRK_X18Y96/VBRK_NW2A0 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X7Y91/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X6Y91/INT_L.WL1END_N1_3->>NW2BEG0 INT_R_X5Y91/INT_R.BYP_ALT7->>BYP7 INT_R_X5Y91/INT_R.NW2END_S0_0->>BYP_ALT7 INT_R_X7Y91/INT_R.LOGIC_OUTS12->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DC_1[6] - 
wires: BRAM_INT_INTERFACE_L_X6Y94/INT_INTERFACE_EL1BEG1 BRAM_L_X6Y90/BRAM_EL1BEG1_4 CLBLM_R_X5Y94/CLBLM_EL1BEG1 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS14 CLBLM_R_X5Y94/CLBLM_M_C CLBLM_R_X7Y91/CLBLM_IMUX2 CLBLM_R_X7Y91/CLBLM_M_A2 INT_L_X6Y91/SE2A1 INT_L_X6Y92/SE2BEG1 INT_L_X6Y92/SS2END1 INT_L_X6Y93/SS2A1 INT_L_X6Y94/EL1END1 INT_L_X6Y94/SS2BEG1 INT_R_X5Y94/EL1BEG1 INT_R_X5Y94/LOGIC_OUTS14 INT_R_X7Y91/IMUX2 INT_R_X7Y91/SE2END1 VBRK_X18Y98/VBRK_EL1BEG1 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X6Y92/INT_L.SS2END1->>SE2BEG1 INT_L_X6Y94/INT_L.EL1END1->>SS2BEG1 INT_R_X5Y94/INT_R.LOGIC_OUTS14->>EL1BEG1 INT_R_X7Y91/INT_R.SE2END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_15_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_NE2A1 BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_WR1END2 BRAM_L_X6Y90/BRAM_NE2A1_0 BRAM_L_X6Y90/BRAM_WR1END2_1 CLBLM_R_X5Y89/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y89/CLBLM_M_B CLBLM_R_X5Y90/CLBLM_NE2A1 CLBLM_R_X5Y91/CLBLM_BYP2 CLBLM_R_X5Y91/CLBLM_L_CX CLBLM_R_X5Y91/CLBLM_WR1END2 INT_L_X6Y90/NE2END1 INT_L_X6Y90/NR1BEG1 INT_L_X6Y91/NR1END1 INT_L_X6Y91/WR1BEG2 INT_R_X5Y89/LOGIC_OUTS13 INT_R_X5Y89/NE2BEG1 INT_R_X5Y90/NE2A1 INT_R_X5Y91/BYP2 INT_R_X5Y91/BYP_ALT2 INT_R_X5Y91/WR1END2 VBRK_X18Y94/VBRK_NE2A1 VBRK_X18Y95/VBRK_WR1END2 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y91/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X6Y90/INT_L.NE2END1->>NR1BEG1 INT_L_X6Y91/INT_L.NR1END1->>WR1BEG2 INT_R_X5Y89/INT_R.LOGIC_OUTS13->>NE2BEG1 INT_R_X5Y91/INT_R.BYP_ALT2->>BYP2 INT_R_X5Y91/INT_R.WR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DC_1[4] - 
wires: CLBLM_R_X5Y89/CLBLM_IMUX12 CLBLM_R_X5Y89/CLBLM_M_B6 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y90/CLBLM_L_A INT_R_X5Y89/IMUX12 INT_R_X5Y89/SR1END1 INT_R_X5Y90/LOGIC_OUTS8 INT_R_X5Y90/SR1BEG1 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X5Y89/INT_R.SR1END1->>IMUX12 INT_R_X5Y90/INT_R.LOGIC_OUTS8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_16_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_NW2A2 BRAM_L_X6Y90/BRAM_NW2A2_1 CLBLM_R_X5Y91/CLBLM_BYP5 CLBLM_R_X5Y91/CLBLM_L_BX CLBLM_R_X5Y91/CLBLM_NW2A2 CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y90/CLBLM_M_A CLBLM_R_X7Y90/CLBLM_M_AMUX INT_L_X6Y90/NW2BEG2 INT_L_X6Y90/WL1END1 INT_L_X6Y91/NW2A2 INT_R_X5Y91/BYP5 INT_R_X5Y91/BYP_ALT5 INT_R_X5Y91/NW2END2 INT_R_X7Y90/LOGIC_OUTS20 INT_R_X7Y90/WL1BEG1 VBRK_X18Y95/VBRK_NW2A2 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y90/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X7Y90/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X6Y90/INT_L.WL1END1->>NW2BEG2 INT_R_X5Y91/INT_R.BYP_ALT5->>BYP5 INT_R_X5Y91/INT_R.NW2END2->>BYP_ALT5 INT_R_X7Y90/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DC_1[2] - 
wires: BRAM_INT_INTERFACE_L_X6Y95/INT_INTERFACE_SE4BEG0 BRAM_L_X6Y95/BRAM_SE4BEG0_0 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y95/CLBLM_L_A CLBLM_R_X5Y95/CLBLM_SE4BEG0 CLBLM_R_X7Y90/CLBLM_IMUX8 CLBLM_R_X7Y90/CLBLM_M_A5 INT_L_X6Y91/SE6E0 INT_L_X6Y92/SE6D0 INT_L_X6Y93/SE6C0 INT_L_X6Y94/SE6B0 INT_L_X6Y95/SE6A0 INT_R_X5Y95/LOGIC_OUTS8 INT_R_X5Y95/SE6BEG0 INT_R_X7Y90/IMUX8 INT_R_X7Y90/SL1END0 INT_R_X7Y91/SE6END0 INT_R_X7Y91/SL1BEG0 VBRK_X18Y99/VBRK_SE4BEG0 
pips: CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X5Y95/INT_R.LOGIC_OUTS8->>SE6BEG0 INT_R_X7Y90/INT_R.SL1END0->>IMUX8 INT_R_X7Y91/INT_R.SE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_17_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_WL1END0 BRAM_L_X6Y90/BRAM_WL1END0_1 CLBLM_R_X5Y91/CLBLM_BYP0 CLBLM_R_X5Y91/CLBLM_L_AX CLBLM_R_X5Y91/CLBLM_WL1END0 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y91/CLBLM_M_B INT_L_X6Y91/WL1BEG0 INT_L_X6Y91/WR1END2 INT_R_X5Y91/BYP0 INT_R_X5Y91/BYP_ALT0 INT_R_X5Y91/WL1END0 INT_R_X7Y91/LOGIC_OUTS13 INT_R_X7Y91/WR1BEG2 VBRK_X18Y95/VBRK_WL1END0 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y91/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X6Y91/INT_L.WR1END2->>WL1BEG0 INT_R_X5Y91/INT_R.BYP_ALT0->>BYP0 INT_R_X5Y91/INT_R.WL1END0->>BYP_ALT0 INT_R_X7Y91/INT_R.LOGIC_OUTS13->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DC_1[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y90/INT_INTERFACE_ER1BEG3 BRAM_L_X6Y90/BRAM_ER1BEG3_0 CLBLM_R_X5Y90/CLBLM_ER1BEG3 CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y90/CLBLM_L_AMUX CLBLM_R_X7Y91/CLBLM_IMUX18 CLBLM_R_X7Y91/CLBLM_M_B2 INT_L_X6Y90/ER1BEG_S0 INT_L_X6Y90/ER1END3 INT_L_X6Y91/ER1BEG0 INT_L_X6Y91/ER1END_N3_3 INT_R_X5Y90/ER1BEG3 INT_R_X5Y90/LOGIC_OUTS16 INT_R_X7Y91/ER1END0 INT_R_X7Y91/IMUX18 VBRK_X18Y94/VBRK_ER1BEG3 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y91/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X6Y90/INT_L.ER1END3->>ER1BEG_S0 INT_R_X5Y90/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X7Y91/INT_R.ER1END0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_34_n_0 - 
wires: CLBLM_R_X5Y90/CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y90/CLBLM_L_B CLBLM_R_X5Y91/CLBLM_IMUX42 CLBLM_R_X5Y91/CLBLM_L_D6 INT_R_X5Y90/LOGIC_OUTS9 INT_R_X5Y90/NR1BEG1 INT_R_X5Y91/IMUX42 INT_R_X5Y91/NR1END1 
pips: CLBLM_R_X5Y90/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X5Y90/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X5Y91/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_35_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_NW2A1 BRAM_L_X6Y90/BRAM_NW2A1_1 CLBLM_R_X5Y91/CLBLM_IMUX33 CLBLM_R_X5Y91/CLBLM_L_C1 CLBLM_R_X5Y91/CLBLM_NW2A1 CLBLM_R_X7Y90/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y90/CLBLM_M_B INT_L_X6Y90/NW2BEG1 INT_L_X6Y90/WL1END0 INT_L_X6Y91/NW2A1 INT_R_X5Y91/IMUX33 INT_R_X5Y91/NW2END1 INT_R_X7Y90/LOGIC_OUTS13 INT_R_X7Y90/WL1BEG0 VBRK_X18Y95/VBRK_NW2A1 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y90/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X6Y90/INT_L.WL1END0->>NW2BEG1 INT_R_X5Y91/INT_R.NW2END1->>IMUX33 INT_R_X7Y90/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_reg_i_4_n_0 - 
wires: CLBLM_R_X5Y89/CLBLM_IMUX21 CLBLM_R_X5Y89/CLBLM_L_C4 CLBLM_R_X5Y92/CLBLM_LOGIC_OUTS19 CLBLM_R_X5Y92/CLBLM_L_COUT CLBLM_R_X5Y92/CLBLM_L_DMUX INT_R_X5Y89/IMUX21 INT_R_X5Y89/SR1END2 INT_R_X5Y90/SR1BEG2 INT_R_X5Y90/SS2END1 INT_R_X5Y91/SS2A1 INT_R_X5Y92/LOGIC_OUTS19 INT_R_X5Y92/SS2BEG1 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X5Y92/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X5Y92/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X5Y89/INT_R.SR1END2->>IMUX21 INT_R_X5Y90/INT_R.SS2END1->>SR1BEG2 INT_R_X5Y92/INT_R.LOGIC_OUTS19->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_36_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_WW2END2 BRAM_L_X6Y90/BRAM_WW2END2_1 CLBLM_R_X5Y91/CLBLM_IMUX13 CLBLM_R_X5Y91/CLBLM_L_B6 CLBLM_R_X5Y91/CLBLM_WW2END2 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y91/CLBLM_M_C INT_L_X6Y91/WW2A2 INT_R_X5Y91/IMUX13 INT_R_X5Y91/WW2END2 INT_R_X7Y91/LOGIC_OUTS14 INT_R_X7Y91/WW2BEG2 VBRK_X18Y95/VBRK_WW2END2 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y91/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X5Y91/INT_R.WW2END2->>IMUX13 INT_R_X7Y91/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_37_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y91/INT_INTERFACE_WL1END2 BRAM_L_X6Y90/BRAM_WL1END2_1 CLBLM_R_X5Y91/CLBLM_IMUX5 CLBLM_R_X5Y91/CLBLM_L_A6 CLBLM_R_X5Y91/CLBLM_WL1END2 CLBLM_R_X7Y91/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y91/CLBLM_M_D INT_L_X6Y91/WL1BEG2 INT_L_X6Y91/WR1END_S1_0 INT_L_X6Y92/WR1END0 INT_R_X5Y91/IMUX5 INT_R_X5Y91/WL1END2 INT_R_X7Y91/LOGIC_OUTS15 INT_R_X7Y91/WR1BEG_S0 INT_R_X7Y92/WR1BEG0 VBRK_X18Y95/VBRK_WL1END2 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y91/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X6Y91/INT_L.WR1END_S1_0->>WL1BEG2 INT_R_X5Y91/INT_R.WL1END2->>IMUX5 INT_R_X7Y91/INT_R.LOGIC_OUTS15->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DC_1[14] - 
wires: CLBLM_R_X5Y94/CLBLM_IMUX5 CLBLM_R_X5Y94/CLBLM_L_A6 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y95/CLBLM_L_AMUX INT_R_X5Y94/IMUX5 INT_R_X5Y94/SL1END2 INT_R_X5Y95/LOGIC_OUTS16 INT_R_X5Y95/SL1BEG2 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X5Y95/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X5Y94/INT_R.SL1END2->>IMUX5 INT_R_X5Y95/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DC_1[12] - 
wires: CLBLM_R_X5Y94/CLBLM_IMUX40 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS22 CLBLM_R_X5Y94/CLBLM_M_CMUX CLBLM_R_X5Y94/CLBLM_M_D1 INT_R_X5Y94/IMUX40 INT_R_X5Y94/LOGIC_OUTS22 
pips: CLBLM_R_X5Y94/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X5Y94/INT_R.LOGIC_OUTS22->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DC_1[10] - 
wires: CLBLM_R_X5Y95/CLBLM_IMUX12 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS20 CLBLM_R_X5Y95/CLBLM_M_AMUX CLBLM_R_X5Y95/CLBLM_M_B6 INT_R_X5Y95/IMUX12 INT_R_X5Y95/LOGIC_OUTS20 
pips: CLBLM_R_X5Y95/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X5Y95/INT_R.LOGIC_OUTS20->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

DC_1[8] - 
wires: CLBLM_R_X5Y93/CLBLM_IMUX33 CLBLM_R_X5Y93/CLBLM_L_C1 CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS12 CLBLM_R_X5Y95/CLBLM_M_A INT_R_X5Y93/IMUX33 INT_R_X5Y93/SS2END0 INT_R_X5Y94/SS2A0 INT_R_X5Y95/LOGIC_OUTS12 INT_R_X5Y95/SS2BEG0 
pips: CLBLM_R_X5Y93/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X5Y93/INT_R.SS2END0->>IMUX33 INT_R_X5Y95/INT_R.LOGIC_OUTS12->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_6_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WL1END3 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_SE2A0 BRAM_L_X6Y90/BRAM_SE2A0_3 BRAM_L_X6Y90/BRAM_WL1END3_2 CLBLM_R_X5Y92/CLBLM_BYP7 CLBLM_R_X5Y92/CLBLM_L_DX CLBLM_R_X5Y92/CLBLM_WL1END3 CLBLM_R_X5Y93/CLBLM_SE2A0 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y94/CLBLM_L_A INT_L_X6Y92/WL1BEG3 INT_L_X6Y93/SE2END0 INT_L_X6Y93/WL1BEG_N3 INT_R_X5Y92/BYP7 INT_R_X5Y92/BYP_ALT7 INT_R_X5Y92/WL1END3 INT_R_X5Y93/SE2A0 INT_R_X5Y93/WL1END_N1_3 INT_R_X5Y94/LOGIC_OUTS8 INT_R_X5Y94/SE2BEG0 VBRK_X18Y96/VBRK_WL1END3 VBRK_X18Y97/VBRK_SE2A0 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X5Y94/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X6Y93/INT_L.SE2END0->>WL1BEG_N3 INT_R_X5Y92/INT_R.BYP_ALT7->>BYP7 INT_R_X5Y92/INT_R.WL1END3->>BYP_ALT7 INT_R_X5Y94/INT_R.LOGIC_OUTS8->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y92/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X6Y93/INT_INTERFACE_SE2A3 BRAM_L_X6Y90/BRAM_SE2A3_3 BRAM_L_X6Y90/BRAM_WL1END2_2 CLBLM_R_X5Y92/CLBLM_BYP2 CLBLM_R_X5Y92/CLBLM_L_CX CLBLM_R_X5Y92/CLBLM_WL1END2 CLBLM_R_X5Y93/CLBLM_SE2A3 CLBLM_R_X5Y94/CLBLM_LOGIC_OUTS15 CLBLM_R_X5Y94/CLBLM_M_D INT_L_X6Y92/SL1END3 INT_L_X6Y92/WL1BEG2 INT_L_X6Y93/SE2END3 INT_L_X6Y93/SL1BEG3 INT_R_X5Y92/BYP2 INT_R_X5Y92/BYP_ALT2 INT_R_X5Y92/WL1END2 INT_R_X5Y93/SE2A3 INT_R_X5Y94/LOGIC_OUTS15 INT_R_X5Y94/SE2BEG3 VBRK_X18Y96/VBRK_WL1END2 VBRK_X18Y97/VBRK_SE2A3 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X5Y94/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X6Y92/INT_L.SL1END3->>WL1BEG2 INT_L_X6Y93/INT_L.SE2END3->>SL1BEG3 INT_R_X5Y92/INT_R.BYP_ALT2->>BYP2 INT_R_X5Y92/INT_R.WL1END2->>BYP_ALT2 INT_R_X5Y94/INT_R.LOGIC_OUTS15->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_8_n_0 - 
wires: CLBLM_R_X5Y92/CLBLM_BYP5 CLBLM_R_X5Y92/CLBLM_L_BX CLBLM_R_X5Y95/CLBLM_LOGIC_OUTS13 CLBLM_R_X5Y95/CLBLM_M_B INT_R_X5Y92/BYP5 INT_R_X5Y92/BYP_ALT5 INT_R_X5Y92/SL1END1 INT_R_X5Y93/SL1BEG1 INT_R_X5Y93/SS2END1 INT_R_X5Y94/SS2A1 INT_R_X5Y95/LOGIC_OUTS13 INT_R_X5Y95/SS2BEG1 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X5Y95/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X5Y92/INT_R.BYP_ALT5->>BYP5 INT_R_X5Y92/INT_R.SL1END1->>BYP_ALT5 INT_R_X5Y93/INT_R.SS2END1->>SL1BEG1 INT_R_X5Y95/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_i_9_n_0 - 
wires: CLBLM_R_X5Y92/CLBLM_BYP0 CLBLM_R_X5Y92/CLBLM_L_AX CLBLM_R_X5Y93/CLBLM_LOGIC_OUTS18 CLBLM_R_X5Y93/CLBLM_L_C CLBLM_R_X5Y93/CLBLM_L_CMUX INT_R_X5Y92/BYP0 INT_R_X5Y92/BYP_ALT0 INT_R_X5Y92/SL1END0 INT_R_X5Y93/LOGIC_OUTS18 INT_R_X5Y93/SL1BEG0 
pips: CLBLM_R_X5Y92/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X5Y93/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X5Y92/INT_R.BYP_ALT0->>BYP0 INT_R_X5Y92/INT_R.SL1END0->>BYP_ALT0 INT_R_X5Y93/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pts_reg_i_5_n_0 - 
wires: CLBLM_R_X5Y91/CLBLM_L_COUT CLBLM_R_X5Y91/CLBLM_L_COUT_N CLBLM_R_X5Y92/CLBLM_L_CIN 
pips: CLBLM_R_X5Y91/CLBLM_R.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[1]_i_2_n_0 - 
wires: CLBLM_R_X7Y89/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y89/CLBLM_M_B CLBLM_R_X7Y90/CLBLM_IMUX16 CLBLM_R_X7Y90/CLBLM_L_B3 INT_R_X7Y89/LOGIC_OUTS13 INT_R_X7Y89/NL1BEG0 INT_R_X7Y89/NL1END_S3_0 INT_R_X7Y90/IMUX16 INT_R_X7Y90/NL1END0 
pips: CLBLM_R_X7Y89/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y90/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X7Y89/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X7Y90/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int - 
wires: BRAM_INT_INTERFACE_L_X6Y89/INT_INTERFACE_EE2BEG2 BRAM_L_X6Y85/BRAM_EE2BEG2_4 CLBLM_R_X5Y89/CLBLM_EE2BEG2 CLBLM_R_X5Y89/CLBLM_LOGIC_OUTS16 CLBLM_R_X5Y89/CLBLM_L_AMUX CLBLM_R_X7Y89/CLBLM_IMUX12 CLBLM_R_X7Y89/CLBLM_M_B6 INT_L_X6Y89/EE2A2 INT_R_X5Y89/EE2BEG2 INT_R_X5Y89/LOGIC_OUTS16 INT_R_X7Y89/EE2END2 INT_R_X7Y89/IMUX12 VBRK_X18Y93/VBRK_EE2BEG2 
pips: CLBLM_R_X5Y89/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y89/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X5Y89/INT_R.LOGIC_OUTS16->>EE2BEG2 INT_R_X7Y89/INT_R.EE2END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

switch_ack_clrint_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X11Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A3*A2*A5) , 
NAME: SLICE_X11Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y96/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3*A4)+(A2*A3*(~A4)*A1)+((~A2)*A3*A1)+((~A2)*(~A3)*A4)+((~A2)*(~A3)*(~A4)*A1) , 
NAME: SLICE_X10Y96/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y96/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*A3*A1*A4)+(A2*A5*(~A3)*A1)+(A2*A5*(~A3)*(~A1)*A4)+(A2*(~A5)*(~A3)*A4)+((~A2)*A5*A3*A4)+((~A2)*(~A5)*A3*A1*A4)+((~A2)*(~A5)*(~A3)*A1)+((~A2)*(~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X10Y96/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y96/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3*(~A4)*A1)+(A2*(~A3)*A4*A1)+(A2*(~A3)*(~A4))+((~A2)*(~A4)*A1) , 
NAME: SLICE_X10Y96/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X11Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A4)*A1)+(A5*(~A2)*A3*A4*A1)+(A5*(~A2)*A3*(~A4))+(A5*(~A2)*(~A3)*A1)+((~A5)*A6*A2*A3*A4*A1)+((~A5)*A6*A2*A3*(~A4))+((~A5)*A6*A2*(~A3)*A1)+((~A5)*A6*(~A2)*A3*(~A4)*A1)+((~A5)*(~A6)*A2*A3*(~A4)*A1)+((~A5)*(~A6)*(~A2)*A3*A4*A1)+((~A5)*(~A6)*(~A2)*A3*(~A4))+((~A5)*(~A6)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X11Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*(~A1)*(~A4))+(A2*(~A3)*A1*A4)+((~A2)*A3*(~A1)*A4)+((~A2)*(~A3)*(~A1)*(~A4))) , 
NAME: SLICE_X10Y96/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*A3*A4*(~A1))+(A2*A5*(~A3)*(~A4)*(~A1))+(A2*(~A5)*A3*A4*A1)+(A2*(~A5)*(~A3)*(~A4)*A1)+((~A2)*A5*A3*(~A4)*A1)+((~A2)*A5*(~A3)*A4*A1)+((~A2)*(~A5)*A3*A4*(~A1))+((~A2)*(~A5)*(~A3)*(~A4)*(~A1))) , 
NAME: SLICE_X10Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A3*A2)+(A4*A1*(~A3)*(~A2))+((~A4)*(~A1)*A3*A2)+((~A4)*(~A1)*(~A3)*(~A2))) , 
NAME: SLICE_X10Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A2*A5)+(A1*A6*A4*(~A2)*(~A5))+(A1*(~A6)*(~A4)*A2*A5)+(A1*(~A6)*(~A4)*(~A2)*(~A5))+((~A1)*A3*A6*(~A4)*A2*A5)+((~A1)*A3*A6*(~A4)*(~A2)*(~A5))+((~A1)*A3*(~A6)*A4*A2*A5)+((~A1)*A3*(~A6)*A4*(~A2)*(~A5))+((~A1)*(~A3)*A6*A4*A2*A5)+((~A1)*(~A3)*A6*A4*(~A2)*(~A5))+((~A1)*(~A3)*(~A6)*(~A4)*A2*A5)+((~A1)*(~A3)*(~A6)*(~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X10Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y95/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A5*A3*A1)+(A4*A2*A5*(~A3))+(A4*A2*(~A5)*(~A3)*A1)+(A4*(~A2)*A5*A3*A1)+(A4*(~A2)*(~A5)*A3*A1)+(A4*(~A2)*(~A5)*(~A3))+((~A4)*A2*(~A3)*A1)+((~A4)*(~A2)*A5*A3*A1)+((~A4)*(~A2)*(~A5)*(~A3)*A1) , 
NAME: SLICE_X10Y95/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y95/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A4*A5*A3)+(A1*A2*A4*(~A5))+(A1*A2*(~A4)*(~A5)*A3)+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*(~A4)*A5*A3)+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A2*(~A5)*A3)+((~A1)*(~A2)*A4*A5*A3)+((~A1)*(~A2)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X10Y95/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5*(~A4)*A1)+(A2*A6*(~A5)*A3*(~A4)*A1)+(A2*A6*(~A5)*(~A3)*A4*A1)+(A2*A6*(~A5)*(~A3)*(~A4))+(A2*(~A6)*A5*A4*A1)+(A2*(~A6)*A5*(~A4))+(A2*(~A6)*(~A5)*A3*A4*A1)+(A2*(~A6)*(~A5)*A3*(~A4))+(A2*(~A6)*(~A5)*(~A3)*A4*A1)+((~A2)*A6*(~A4)*A1)+((~A2)*(~A6)*A5*(~A4)*A1)+((~A2)*(~A6)*(~A5)*A3*(~A4)*A1)+((~A2)*(~A6)*(~A5)*(~A3)*A4*A1) , 
NAME: SLICE_X10Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*A3*A4)+(A2*A5*(~A3))+(A2*(~A5)*A3*A4)+((~A2)*A5*(~A3)*A4)+((~A2)*(~A5)*A3*A4) , 
NAME: SLICE_X10Y95/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A2*A1*(~A4))+(A3*A5*(~A2)*(~A1)*A4)+(A3*(~A5)*A2*A1*A4)+(A3*(~A5)*(~A2)*A1*(~A4))+((~A3)*A5*A2*(~A1)*(~A4))+((~A3)*A5*(~A2)*A1*A4)+((~A3)*(~A5)*A2*(~A1)*A4)+((~A3)*(~A5)*(~A2)*(~A1)*(~A4))) , 
NAME: SLICE_X10Y95/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A2*A3*(~A1))+(A5*A4*(~A2)*(~A3)*A1)+(A5*(~A4)*A2*A3*A1)+(A5*(~A4)*(~A2)*A3*(~A1))+((~A5)*A4*A2*(~A3)*(~A1))+((~A5)*A4*(~A2)*A3*A1)+((~A5)*(~A4)*A2*(~A3)*A1)+((~A5)*(~A4)*(~A2)*(~A3)*(~A1))) , 
NAME: SLICE_X10Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6*A1*A5)+(A4*A3*(~A6)*A1*(~A5))+(A4*(~A3)*A2*A6*A1*A5)+(A4*(~A3)*A2*(~A6)*A1*(~A5))+(A4*(~A3)*(~A2)*A6*A1*(~A5))+(A4*(~A3)*(~A2)*(~A6)*(~A1)*A5)+((~A4)*A3*A6*(~A1)*A5)+((~A4)*A3*(~A6)*(~A1)*(~A5))+((~A4)*(~A3)*A2*A6*(~A1)*A5)+((~A4)*(~A3)*A2*(~A6)*(~A1)*(~A5))+((~A4)*(~A3)*(~A2)*A6*(~A1)*(~A5))+((~A4)*(~A3)*(~A2)*(~A6)*A1*A5) , 
NAME: SLICE_X10Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A4*(~A2))+(A3*(~A5)*(~A4)*A2)+((~A3)*A5*(~A4)*(~A2))+((~A3)*(~A5)*A4*A2)) , 
NAME: SLICE_X10Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A5)*(~A3))+(A1*(~A2)*A3)+((~A1)*A2*A5*A3)+((~A1)*A2*(~A5))+((~A1)*(~A2)*A3) , 
NAME: SLICE_X12Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y95/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A3*A1*A5)+(A4*A2*A3*(~A1))+(A4*A2*(~A3)*(~A1)*A5)+(A4*(~A2)*A3*A1*A5)+(A4*(~A2)*(~A3)*A1*A5)+(A4*(~A2)*(~A3)*(~A1))+((~A4)*A2*(~A1)*A5)+((~A4)*(~A2)*A3*A1*A5)+((~A4)*(~A2)*(~A3)*(~A1)*A5) , 
NAME: SLICE_X13Y95/D5LUT, 
TYPE: LUT5, 

SLICE_X13Y96/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A2)+(A5*A1*(~A2)*A4)+((~A5)*A1*A4)+((~A5)*(~A1)*A2)+((~A5)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X13Y96/D5LUT, 
TYPE: LUT5, 

SLICE_X13Y95/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A2*A4*A5)+(A1*A3*A2*(~A4))+(A1*A3*(~A2)*(~A4)*A5)+(A1*(~A3)*A2*A4*A5)+(A1*(~A3)*(~A2)*A4*A5)+(A1*(~A3)*(~A2)*(~A4))+((~A1)*A3*(~A4)*A5)+((~A1)*(~A3)*A2*A4*A5)+((~A1)*(~A3)*(~A2)*(~A4)*A5) , 
NAME: SLICE_X13Y95/C5LUT, 
TYPE: LUT5, 

SLICE_X13Y96/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A5*A2*A3)+(A4*A1*(~A5)*A2)+(A4*A1*(~A5)*(~A2)*A3)+(A4*(~A1)*(~A5)*A3)+((~A4)*A1*A5*A3)+((~A4)*(~A1)*A5*A2*A3)+((~A4)*(~A1)*(~A5)*A2)+((~A4)*(~A1)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X13Y96/C5LUT, 
TYPE: LUT5, 

SLICE_X13Y96/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*(~A4)*A1)+(A3*(~A2)*A4*A1)+(A3*(~A2)*(~A4))+((~A3)*(~A4)*A1) , 
NAME: SLICE_X13Y96/B5LUT, 
TYPE: LUT5, 

SLICE_X13Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*(~A2)*A1)+(A6*A3*(~A4)*A5*(~A2)*A1)+(A6*A3*(~A4)*(~A5)*A2*A1)+(A6*A3*(~A4)*(~A5)*(~A2))+(A6*(~A3)*A4*A2*A1)+(A6*(~A3)*A4*(~A2))+(A6*(~A3)*(~A4)*A5*A2*A1)+(A6*(~A3)*(~A4)*A5*(~A2))+(A6*(~A3)*(~A4)*(~A5)*A2*A1)+((~A6)*A3*(~A2)*A1)+((~A6)*(~A3)*A4*(~A2)*A1)+((~A6)*(~A3)*(~A4)*A5*(~A2)*A1)+((~A6)*(~A3)*(~A4)*(~A5)*A2*A1) , 
NAME: SLICE_X13Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A5*A3)+(A4*A1*(~A5))+(A4*(~A1)*A5*A3)+((~A4)*A1*(~A5)*A3)+((~A4)*(~A1)*A5*A3) , 
NAME: SLICE_X13Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X12Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*(~A6)*A2)+(A1*(~A4)*A5*A6*A2)+(A1*(~A4)*A5*(~A6))+(A1*(~A4)*(~A5)*A2)+((~A1)*A3*A4*A5*A6*A2)+((~A1)*A3*A4*A5*(~A6))+((~A1)*A3*A4*(~A5)*A2)+((~A1)*A3*(~A4)*A5*(~A6)*A2)+((~A1)*(~A3)*A4*A5*(~A6)*A2)+((~A1)*(~A3)*(~A4)*A5*A6*A2)+((~A1)*(~A3)*(~A4)*A5*(~A6))+((~A1)*(~A3)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X12Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A2*A5*(~A4))+(A1*A3*(~A2)*(~A5)*A4)+(A1*(~A3)*A2*A5*A4)+(A1*(~A3)*(~A2)*A5*(~A4))+((~A1)*A3*A2*(~A5)*(~A4))+((~A1)*A3*(~A2)*A5*A4)+((~A1)*(~A3)*A2*(~A5)*A4)+((~A1)*(~A3)*(~A2)*(~A5)*(~A4))) , 
NAME: SLICE_X13Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A4)*(~A2))+(A5*(~A1)*A4*A2)+((~A5)*A1*(~A4)*A2)+((~A5)*(~A1)*(~A4)*(~A2))) , 
NAME: SLICE_X13Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3*A5*(~A1))+(A4*A2*(~A3)*(~A5)*A1)+(A4*(~A2)*A3*A5*A1)+(A4*(~A2)*(~A3)*A5*(~A1))+((~A4)*A2*A3*(~A5)*(~A1))+((~A4)*A2*(~A3)*A5*A1)+((~A4)*(~A2)*A3*(~A5)*A1)+((~A4)*(~A2)*(~A3)*(~A5)*(~A1))) , 
NAME: SLICE_X13Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A5*A3*(~A2))+(A4*A1*(~A5)*(~A3)*(~A2))+(A4*(~A1)*A5*A3*A2)+(A4*(~A1)*(~A5)*(~A3)*A2)+((~A4)*A1*A5*(~A3)*A2)+((~A4)*A1*(~A5)*A3*A2)+((~A4)*(~A1)*A5*A3*(~A2))+((~A4)*(~A1)*(~A5)*(~A3)*(~A2))) , 
NAME: SLICE_X13Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X13Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A2*A3)+(A4*A1*(~A2)*(~A3))+((~A4)*(~A1)*A2*A3)+((~A4)*(~A1)*(~A2)*(~A3))) , 
NAME: SLICE_X13Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A1*A5)+(A2*A4*(~A6)*A1*(~A5))+(A2*(~A4)*A3*A6*A1*A5)+(A2*(~A4)*A3*(~A6)*A1*(~A5))+(A2*(~A4)*(~A3)*A6*A1*(~A5))+(A2*(~A4)*(~A3)*(~A6)*(~A1)*A5)+((~A2)*A4*A6*(~A1)*A5)+((~A2)*A4*(~A6)*(~A1)*(~A5))+((~A2)*(~A4)*A3*A6*(~A1)*A5)+((~A2)*(~A4)*A3*(~A6)*(~A1)*(~A5))+((~A2)*(~A4)*(~A3)*A6*(~A1)*(~A5))+((~A2)*(~A4)*(~A3)*(~A6)*A1*A5) , 
NAME: SLICE_X13Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A3*(~A4))+(A5*(~A1)*(~A3)*A4)+((~A5)*A1*(~A3)*(~A4))+((~A5)*(~A1)*A3*A4)) , 
NAME: SLICE_X13Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A6*A3)+(A1*A4*A2*(~A6)*(~A3))+(A1*(~A4)*(~A2)*A6*A3)+(A1*(~A4)*(~A2)*(~A6)*(~A3))+((~A1)*A5*A4*(~A2)*A6*A3)+((~A1)*A5*A4*(~A2)*(~A6)*(~A3))+((~A1)*A5*(~A4)*A2*A6*A3)+((~A1)*A5*(~A4)*A2*(~A6)*(~A3))+((~A1)*(~A5)*A4*A2*A6*A3)+((~A1)*(~A5)*A4*A2*(~A6)*(~A3))+((~A1)*(~A5)*(~A4)*(~A2)*A6*A3)+((~A1)*(~A5)*(~A4)*(~A2)*(~A6)*(~A3)) , 
NAME: SLICE_X13Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A5)*(~A3))+(A4*(~A6)*A3)+((~A4)*A6*A5*A3)+((~A4)*A6*(~A5))+((~A4)*(~A6)*A3) , 
NAME: SLICE_X12Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X11Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A3))+(A6*(~A2)*A3)+((~A6)*A3) , 
NAME: SLICE_X10Y93/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*(~A3)) , 
NAME: SLICE_X13Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5*A2*(~A1))+(A3*A4*A6*A5*(~A2))+(A3*A4*(~A6))+(A3*(~A4)*A6*A2*(~A1))+(A3*(~A4)*A6*(~A2))+(A3*(~A4)*(~A6))+((~A3)*(~A6)*A2*A1) , 
NAME: SLICE_X8Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2) , 
NAME: SLICE_X11Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A3)*(~A4)*A5*(~A6)) , 
NAME: SLICE_X10Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y97/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A2)+(A4*A3*(~A2)*A5)+((~A4)*A3*A5)+((~A4)*(~A3)*A2)+((~A4)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X9Y97/D5LUT, 
TYPE: LUT5, 

SLICE_X12Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)*(~A2)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X12Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*A4*A3)+((~A6)*(~A4)*A1*A3)+((~A6)*(~A4)*(~A1)*A2*A3)+((~A6)*(~A4)*(~A1)*(~A2)*A5*(~A3))+((~A6)*(~A4)*(~A1)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X12Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*A5*A3*A6)+((~A4)*A5*(~A3)*(~A6))+((~A4)*(~A5)*A6) , 
NAME: SLICE_X12Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*(~A3)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X13Y97/A5LUT, 
TYPE: LUT5, 

SLICE_X13Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*(~A4)*A5*A1)+(A6*(~A4)*(~A5)*A3*A1)+(A6*(~A4)*(~A5)*(~A3)*A2*A1)+(A6*(~A4)*(~A5)*(~A3)*(~A2)*(~A1))+((~A6)*A1) , 
NAME: SLICE_X13Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*(~A2)*(~A3)*(~A4))) , 
NAME: SLICE_X13Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y97/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3*A5*A1*A4)+(A2*A3*(~A5)*A1)+(A2*A3*(~A5)*(~A1)*A4)+(A2*(~A3)*(~A5)*A4)+((~A2)*A3*A5*A4)+((~A2)*(~A3)*A5*A1*A4)+((~A2)*(~A3)*(~A5)*A1)+((~A2)*(~A3)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X9Y97/C5LUT, 
TYPE: LUT5, 

SLICE_X9Y97/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*(~A2)*A1)+(A5*(~A4)*A2*A1)+(A5*(~A4)*(~A2))+((~A5)*(~A2)*A1) , 
NAME: SLICE_X9Y97/B5LUT, 
TYPE: LUT5, 

SLICE_X9Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*(~A2)*A4)+(A6*(~A3)*A5*A2*A4)+(A6*(~A3)*A5*(~A2))+(A6*(~A3)*(~A5)*A4)+((~A6)*A1*A3*A5*A2*A4)+((~A6)*A1*A3*A5*(~A2))+((~A6)*A1*A3*(~A5)*A4)+((~A6)*A1*(~A3)*A5*(~A2)*A4)+((~A6)*(~A1)*A3*A5*(~A2)*A4)+((~A6)*(~A1)*(~A3)*A5*A2*A4)+((~A6)*(~A1)*(~A3)*A5*(~A2))+((~A6)*(~A1)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X9Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*(~A5)*(~A2))+(A4*(~A3)*A5*A2)+((~A4)*A3*(~A5)*A2)+((~A4)*(~A3)*(~A5)*(~A2))) , 
NAME: SLICE_X9Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A5*A4*(~A1))+(A2*A3*(~A5)*(~A4)*(~A1))+(A2*(~A3)*A5*A4*A1)+(A2*(~A3)*(~A5)*(~A4)*A1)+((~A2)*A3*A5*(~A4)*A1)+((~A2)*A3*(~A5)*A4*A1)+((~A2)*(~A3)*A5*A4*(~A1))+((~A2)*(~A3)*(~A5)*(~A4)*(~A1))) , 
NAME: SLICE_X9Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A4*A5)+(A2*A1*(~A4)*(~A5))+((~A2)*(~A1)*A4*A5)+((~A2)*(~A1)*(~A4)*(~A5))) , 
NAME: SLICE_X9Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*A1*A5)+(A6*A3*A4*(~A1)*(~A5))+(A6*(~A3)*(~A4)*A1*A5)+(A6*(~A3)*(~A4)*(~A1)*(~A5))+((~A6)*A2*A3*(~A4)*A1*A5)+((~A6)*A2*A3*(~A4)*(~A1)*(~A5))+((~A6)*A2*(~A3)*A4*A1*A5)+((~A6)*A2*(~A3)*A4*(~A1)*(~A5))+((~A6)*(~A2)*A3*A4*A1*A5)+((~A6)*(~A2)*A3*A4*(~A1)*(~A5))+((~A6)*(~A2)*(~A3)*(~A4)*A1*A5)+((~A6)*(~A2)*(~A3)*(~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X9Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A2)*(~A1)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X12Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y96/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A1*A3*A5)+(A4*A2*A1*(~A3))+(A4*A2*(~A1)*(~A3)*A5)+(A4*(~A2)*A1*A3*A5)+(A4*(~A2)*(~A1)*A3*A5)+(A4*(~A2)*(~A1)*(~A3))+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A1*A3*A5)+((~A4)*(~A2)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X9Y96/D5LUT, 
TYPE: LUT5, 

SLICE_X12Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A6)*(~A3)*(~A1)) , 
NAME: SLICE_X12Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y96/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*A2*A4*A3)+(A1*A5*A2*(~A4))+(A1*A5*(~A2)*(~A4)*A3)+(A1*(~A5)*A2*A4*A3)+(A1*(~A5)*(~A2)*A4*A3)+(A1*(~A5)*(~A2)*(~A4))+((~A1)*A5*(~A4)*A3)+((~A1)*(~A5)*A2*A4*A3)+((~A1)*(~A5)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X9Y96/C5LUT, 
TYPE: LUT5, 

SLICE_X7Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4*(~A5)*A3)+(A1*A2*(~A4)*A6*(~A5)*A3)+(A1*A2*(~A4)*(~A6)*A5*A3)+(A1*A2*(~A4)*(~A6)*(~A5))+(A1*(~A2)*A4*A5*A3)+(A1*(~A2)*A4*(~A5))+(A1*(~A2)*(~A4)*A6*A5*A3)+(A1*(~A2)*(~A4)*A6*(~A5))+(A1*(~A2)*(~A4)*(~A6)*A5*A3)+((~A1)*A2*(~A5)*A3)+((~A1)*(~A2)*A4*(~A5)*A3)+((~A1)*(~A2)*(~A4)*A6*(~A5)*A3)+((~A1)*(~A2)*(~A4)*(~A6)*A5*A3) , 
NAME: SLICE_X7Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y96/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A4*A3)+(A5*A1*(~A4))+(A5*(~A1)*A4*A3)+((~A5)*A1*(~A4)*A3)+((~A5)*(~A1)*A4*A3) , 
NAME: SLICE_X9Y96/A5LUT, 
TYPE: LUT5, 

SLICE_X9Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A2*A5*(~A4))+(A3*A1*(~A2)*(~A5)*A4)+(A3*(~A1)*A2*A5*A4)+(A3*(~A1)*(~A2)*A5*(~A4))+((~A3)*A1*A2*(~A5)*(~A4))+((~A3)*A1*(~A2)*A5*A4)+((~A3)*(~A1)*A2*(~A5)*A4)+((~A3)*(~A1)*(~A2)*(~A5)*(~A4))) , 
NAME: SLICE_X9Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A5*A3*(~A1))+(A4*A2*(~A5)*(~A3)*A1)+(A4*(~A2)*A5*A3*A1)+(A4*(~A2)*(~A5)*A3*(~A1))+((~A4)*A2*A5*(~A3)*(~A1))+((~A4)*A2*(~A5)*A3*A1)+((~A4)*(~A2)*A5*(~A3)*A1)+((~A4)*(~A2)*(~A5)*(~A3)*(~A1))) , 
NAME: SLICE_X9Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2*A1*A3)+(A4*A6*(~A2)*A1*(~A3))+(A4*(~A6)*A5*A2*A1*A3)+(A4*(~A6)*A5*(~A2)*A1*(~A3))+(A4*(~A6)*(~A5)*A2*A1*(~A3))+(A4*(~A6)*(~A5)*(~A2)*(~A1)*A3)+((~A4)*A6*A2*(~A1)*A3)+((~A4)*A6*(~A2)*(~A1)*(~A3))+((~A4)*(~A6)*A5*A2*(~A1)*A3)+((~A4)*(~A6)*A5*(~A2)*(~A1)*(~A3))+((~A4)*(~A6)*(~A5)*A2*(~A1)*(~A3))+((~A4)*(~A6)*(~A5)*(~A2)*A1*A3) , 
NAME: SLICE_X9Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*A3*(~A5))+(A4*(~A1)*(~A3)*A5)+((~A4)*A1*(~A3)*(~A5))+((~A4)*(~A1)*A3*A5)) , 
NAME: SLICE_X9Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A4)*(~A2)*(~A6)*(~A1)*(~A5)) , 
NAME: SLICE_X12Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*A5*(~A2))+((~A3)*(~A5)*A1*(~A2))+((~A3)*(~A5)*(~A1)*A4*(~A2))+((~A3)*(~A5)*(~A1)*(~A4)*A6*(~A2)) , 
NAME: SLICE_X12Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*(~A2))) , 
NAME: SLICE_X8Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4)+((~A3)*(~A4)*A1)+((~A3)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X12Y94/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A1)*A5)+((~A3)*A2*(~A1)*A5)+((~A3)*(~A2)*A1)+((~A3)*(~A2)*(~A1)*A5)) , 
NAME: SLICE_X9Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A6)+((~A5)*(~A3)*A6) , 
NAME: SLICE_X10Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3)+((~A2)*(~A3)*A1)+((~A2)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X13Y98/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6)+((~A1)*(~A6)*A5)+((~A1)*(~A6)*(~A5)*A4)+((~A1)*(~A6)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X12Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)) , 
NAME: SLICE_X8Y95/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)) , 
NAME: SLICE_X8Y95/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)) , 
NAME: SLICE_X8Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)) , 
NAME: SLICE_X8Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A1)*A5)+(A4*(~A2)*A1)+(A4*(~A2)*(~A1)*A5)+((~A4)*(~A1)*A5)) , 
NAME: SLICE_X7Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*(~A1)*A4)+(A5*(~A2)*A1)+(A5*(~A2)*(~A1)*A4)+((~A5)*(~A1)*A4)) , 
NAME: SLICE_X7Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X6Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*(~A5)*A4)+(A2*(~A3)*A5)+(A2*(~A3)*(~A5)*A4)+((~A2)*(~A5)*A4)) , 
NAME: SLICE_X6Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)) , 
NAME: SLICE_X8Y98/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)) , 
NAME: SLICE_X8Y98/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)) , 
NAME: SLICE_X8Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5)) , 
NAME: SLICE_X8Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*(~A5)*A4)+(A1*(~A3)*A5)+(A1*(~A3)*(~A5)*A4)+((~A1)*(~A5)*A4) , 
NAME: SLICE_X6Y94/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*(~A3)*A4)+(A1*(~A2)*A3)+(A1*(~A2)*(~A3)*A4)+((~A1)*(~A3)*A4)) , 
NAME: SLICE_X6Y94/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*(~A1))+((~A2)*A5*A4)+((~A2)*A5*(~A4)*A1)+((~A2)*A5*(~A4)*(~A1)*(~A3)) , 
NAME: SLICE_X8Y89/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A4*(~A5))+(A3*A1*(~A4)*A5*A2)+(A3*A1*(~A4)*(~A5))+(A3*(~A1)*A4*A5*A2)+(A3*(~A1)*A4*(~A5))+(A3*(~A1)*(~A4))+((~A3)*A4*(~A5)*A2)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X8Y93/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A1*(~A3))+(A4*A2*(~A1)*A3*A5)+(A4*A2*(~A1)*(~A3))+(A4*(~A2)*A1*A3*A5)+(A4*(~A2)*A1*(~A3))+(A4*(~A2)*(~A1))+((~A4)*A1*(~A3)*A5)+((~A4)*(~A1)*A5) , 
NAME: SLICE_X8Y93/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*A2*A3*A4)+(A5*A1*A2*(~A3)*(~A4))+(A5*(~A1)*(~A2)*A3*A4)+(A5*(~A1)*(~A2)*(~A3)*(~A4))+((~A5)*(~A2)*(~A4))) , 
NAME: SLICE_X8Y93/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A4*A3*A1)+(A5*A2*A4*(~A3)*(~A1))+(A5*(~A2)*(~A4)*A3*A1)+(A5*(~A2)*(~A4)*(~A3)*(~A1))+((~A5)*(~A4)*(~A1))) , 
NAME: SLICE_X8Y93/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A2*A1*A3)+(A5*A4*A2*(~A1)*(~A3))+(A5*(~A4)*(~A2)*A1*A3)+(A5*(~A4)*(~A2)*(~A1)*(~A3))+((~A5)*(~A2)*(~A3))) , 
NAME: SLICE_X8Y93/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*A5*A2*A4)+(A3*A1*A5*(~A2)*(~A4))+(A3*(~A1)*(~A5)*A2*A4)+(A3*(~A1)*(~A5)*(~A2)*(~A4))+((~A3)*(~A5)*(~A4))) , 
NAME: SLICE_X8Y93/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y92/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A1*(~A2))+(A5*A3*(~A1)*A2*A4)+(A5*A3*(~A1)*(~A2))+(A5*(~A3)*A1*A2*A4)+(A5*(~A3)*A1*(~A2))+(A5*(~A3)*(~A1))+((~A5)*A1*(~A2)*A4)+((~A5)*(~A1)*A4) , 
NAME: SLICE_X8Y92/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y94/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*(~A3)*A4)+(A5*(~A2)*A3)+(A5*(~A2)*(~A3)*A4)+((~A5)*(~A3)*A4) , 
NAME: SLICE_X6Y94/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y92/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A2*(~A3))+(A4*A1*(~A2)*A3*A5)+(A4*A1*(~A2)*(~A3))+(A4*(~A1)*A2*A3*A5)+(A4*(~A1)*A2*(~A3))+(A4*(~A1)*(~A2))+((~A4)*A2*(~A3)*A5)+((~A4)*(~A2)*A5) , 
NAME: SLICE_X8Y92/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y92/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A3*(~A5))+(A4*A2*(~A3)*A5*A1)+(A4*A2*(~A3)*(~A5))+(A4*(~A2)*A3*A5*A1)+(A4*(~A2)*A3*(~A5))+(A4*(~A2)*(~A3))+((~A4)*A3*(~A5)*A1)+((~A4)*(~A3)*A1) , 
NAME: SLICE_X8Y92/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y92/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A4*A5*A1)+(A3*A2*A4*(~A5))+(A3*A2*(~A4))+(A3*(~A2)*A4*(~A5))+(A3*(~A2)*(~A4)*A5*A1)+(A3*(~A2)*(~A4)*(~A5))+((~A3)*A4*(~A5)*A1)+((~A3)*(~A4)*A1) , 
NAME: SLICE_X8Y92/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A4*A3*A5)+(A2*A1*A4*(~A3)*(~A5))+(A2*(~A1)*(~A4)*A3*A5)+(A2*(~A1)*(~A4)*(~A3)*(~A5))+((~A2)*(~A4)*(~A5))) , 
NAME: SLICE_X8Y92/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A5*A1*A4)+(A3*A2*A5*(~A1)*(~A4))+(A3*(~A2)*(~A5)*A1*A4)+(A3*(~A2)*(~A5)*(~A1)*(~A4))+((~A3)*(~A5)*(~A4))) , 
NAME: SLICE_X8Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A1*A2*A4)+(A5*A3*A1*(~A2)*(~A4))+(A5*(~A3)*(~A1)*A2*A4)+(A5*(~A3)*(~A1)*(~A2)*(~A4))+((~A5)*(~A1)*(~A4))) , 
NAME: SLICE_X8Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*A1*A2*(~A3))+(A5*A4*A1*(~A2)*A3)+(A5*(~A4)*(~A1)*A2*(~A3))+(A5*(~A4)*(~A1)*(~A2)*A3)+((~A5)*(~A1)*(~A3))) , 
NAME: SLICE_X8Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3)+((~A1)*(~A3)*A2)+((~A1)*(~A3)*(~A2)*A4)+((~A1)*(~A3)*(~A2)*(~A4)*A5)+((~A1)*(~A3)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X10Y92/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A6*A5)+(A1*A3*A2*(~A6))+(A1*A3*(~A2))+(A1*(~A3)*A2*A6*A5)+(A1*(~A3)*(~A2))+((~A1)*A3*A2*A6*A5)+((~A1)*A3*A2*(~A6))+((~A1)*(~A3)*A2*A6*A5) , 
NAME: SLICE_X10Y93/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1))) , 
NAME: SLICE_X9Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X9Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X9Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4)+((~A6)*(~A4)*A2)+((~A6)*(~A4)*(~A2)*A3) , 
NAME: SLICE_X10Y92/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A1)+((~A3)*(~A1)*A4)+((~A3)*(~A1)*(~A4)*A2)+((~A3)*(~A1)*(~A4)*(~A2)*A6) , 
NAME: SLICE_X10Y94/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X9Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X9Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X9Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A6) , 
NAME: SLICE_X11Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X9Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X9Y93/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X9Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X9Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y93/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X9Y93/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X9Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X9Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X9Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X9Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5)+((~A3)*(~A5)*A1)+((~A3)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X10Y94/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y93/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3*A1*(~A5))+(A4*A3*(~A1)*A5*A2)+(A4*A3*(~A1)*(~A5))+(A4*(~A3)*A1*A5*A2)+(A4*(~A3)*A1*(~A5))+(A4*(~A3)*(~A1))+((~A4)*A1*(~A5)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X8Y93/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y93/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A2*(~A5))+(A1*A3*(~A2)*A5*A4)+(A1*A3*(~A2)*(~A5))+(A1*(~A3)*A2*A5*A4)+(A1*(~A3)*A2*(~A5))+(A1*(~A3)*(~A2))+((~A1)*A2*(~A5)*A4)+((~A1)*(~A2)*A4) , 
NAME: SLICE_X8Y93/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*(~A3)*A4)+(A5*(~A2)*A3)+(A5*(~A2)*(~A3)*A4)+((~A5)*(~A3)*A4)) , 
NAME: SLICE_X9Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y93/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*(~A1)*A5)+(A3*(~A2)*A1)+(A3*(~A2)*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X7Y93/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y93/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*(~A1)*A4)+(A3*(~A2)*A1)+(A3*(~A2)*(~A1)*A4)+((~A3)*(~A1)*A4) , 
NAME: SLICE_X7Y93/B5LUT, 
TYPE: LUT5, 

SLICE_X9Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5*(~A4)*A1)+(A2*(~A5)*A4)+(A2*(~A5)*(~A4)*A1)+((~A2)*(~A4)*A1)) , 
NAME: SLICE_X9Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)) , 
NAME: SLICE_X8Y96/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)) , 
NAME: SLICE_X8Y96/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)) , 
NAME: SLICE_X8Y96/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4)) , 
NAME: SLICE_X8Y96/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A4)*A2)+(A5*(~A1)*A4)+(A5*(~A1)*(~A4)*A2)+((~A5)*(~A4)*A2)) , 
NAME: SLICE_X6Y89/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y91/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*(~A4)*A1)+(A3*(~A5)*A4)+(A3*(~A5)*(~A4)*A1)+((~A3)*(~A4)*A1) , 
NAME: SLICE_X9Y91/C5LUT, 
TYPE: LUT5, 

SLICE_X6Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*(~A4)*A2)+(A3*(~A1)*A4)+(A3*(~A1)*(~A4)*A2)+((~A3)*(~A4)*A2) , 
NAME: SLICE_X6Y89/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y91/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*(~A1)*A5)+(A4*(~A2)*A1)+(A4*(~A2)*(~A1)*A5)+((~A4)*(~A1)*A5) , 
NAME: SLICE_X9Y91/A5LUT, 
TYPE: LUT5, 

SLICE_X8Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)) , 
NAME: SLICE_X8Y97/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)) , 
NAME: SLICE_X8Y97/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5)) , 
NAME: SLICE_X8Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)) , 
NAME: SLICE_X8Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y91/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*(~A3)*A4)+(A1*(~A2)*A3)+(A1*(~A2)*(~A3)*A4)+((~A1)*(~A3)*A4) , 
NAME: SLICE_X9Y91/B5LUT, 
TYPE: LUT5, 

SLICE_X11Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1) , 
NAME: SLICE_X11Y99/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y97/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A5)) , 
NAME: SLICE_X10Y97/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)) , 
NAME: SLICE_X10Y97/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)) , 
NAME: SLICE_X10Y97/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A5)) , 
NAME: SLICE_X10Y97/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*(~A5))) , 
NAME: SLICE_X10Y97/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y100/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)) , 
NAME: SLICE_X10Y100/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y100/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)) , 
NAME: SLICE_X10Y100/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y100/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)) , 
NAME: SLICE_X10Y100/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y100/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)) , 
NAME: SLICE_X10Y100/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)) , 
NAME: SLICE_X10Y98/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)) , 
NAME: SLICE_X10Y98/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)) , 
NAME: SLICE_X10Y98/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y98/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4)) , 
NAME: SLICE_X10Y98/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y99/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)) , 
NAME: SLICE_X10Y99/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y99/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)) , 
NAME: SLICE_X10Y99/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y99/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)) , 
NAME: SLICE_X10Y99/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y99/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)) , 
NAME: SLICE_X10Y99/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X10Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X10Y100/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X10Y100/CARRY4, 
TYPE: CARRY4, 

SLICE_X10Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X10Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X10Y99/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X10Y99/CARRY4, 
TYPE: CARRY4, 

SLICE_X12Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2) , 
NAME: SLICE_X12Y94/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*(~A5))+((~A4)*A3*(~A5))+((~A4)*(~A3)) , 
NAME: SLICE_X10Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y94/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)) , 
NAME: SLICE_X11Y94/A5LUT, 
TYPE: LUT5, 

SLICE_X11Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)) , 
NAME: SLICE_X11Y94/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A6)) , 
NAME: SLICE_X11Y94/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)) , 
NAME: SLICE_X11Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*(~A2))) , 
NAME: SLICE_X11Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y97/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)) , 
NAME: SLICE_X11Y97/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y97/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)) , 
NAME: SLICE_X11Y97/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y97/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)) , 
NAME: SLICE_X11Y97/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y97/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2)) , 
NAME: SLICE_X11Y97/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y95/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)) , 
NAME: SLICE_X11Y95/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)) , 
NAME: SLICE_X11Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)) , 
NAME: SLICE_X11Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4)) , 
NAME: SLICE_X11Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y96/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A4)) , 
NAME: SLICE_X11Y96/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y96/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)) , 
NAME: SLICE_X11Y96/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A3)) , 
NAME: SLICE_X11Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y96/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A1)) , 
NAME: SLICE_X11Y96/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y94/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X11Y94/CARRY4, 
TYPE: CARRY4, 

SLICE_X11Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X11Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X11Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X11Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X11Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X11Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X8Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y98/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X8Y98/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y92/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y92/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y94/A5FF - 
CLASS: bel, 
NAME: SLICE_X6Y94/A5FF, 
TYPE: FF_INIT, 

SLICE_X6Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y94/B5FF - 
CLASS: bel, 
NAME: SLICE_X6Y94/B5FF, 
TYPE: FF_INIT, 

SLICE_X9Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X9Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y94/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X9Y94/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y93/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X9Y93/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y92/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X9Y92/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y93/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X8Y93/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y93/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y93/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y92/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X8Y92/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y93/A5FF - 
CLASS: bel, 
NAME: SLICE_X7Y93/A5FF, 
TYPE: FF_INIT, 

SLICE_X7Y93/B5FF - 
CLASS: bel, 
NAME: SLICE_X7Y93/B5FF, 
TYPE: FF_INIT, 

SLICE_X9Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X8Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y90/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y90/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y91/C5FF - 
CLASS: bel, 
NAME: SLICE_X9Y91/C5FF, 
TYPE: FF_INIT, 

SLICE_X6Y89/A5FF - 
CLASS: bel, 
NAME: SLICE_X6Y89/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X8Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X8Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X6Y91/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X6Y91/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y91/B5FF - 
CLASS: bel, 
NAME: SLICE_X9Y91/B5FF, 
TYPE: FF_INIT, 

SLICE_X9Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A6*A3)+(A4*(~A5)*(~A6)*A2*A1)+(A4*(~A5)*(~A6)*A2*(~A1)*A3)+(A4*(~A5)*(~A6)*(~A2)*A1*A3)+(A4*(~A5)*(~A6)*(~A2)*(~A1))+((~A4)*(~A5)*A6*A3)+((~A4)*(~A5)*(~A6)*A2*(~A1)*A3)+((~A4)*(~A5)*(~A6)*(~A2)*A1*A3) , 
NAME: SLICE_X9Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*(~A6)*A5*A1*(~A4))+(A3*(~A2)*A6)+(A3*(~A2)*(~A6)*A5*A1*(~A4))+(A3*(~A2)*(~A6)*(~A5))+((~A3)*(~A6)*A5*A1*(~A4)) , 
NAME: SLICE_X11Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*(~A6))+(A3*(~A2)*(~A4)*A5*(~A6)) , 
NAME: SLICE_X10Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*(~A1)*(~A6)*(~A5)*(~A4)) , 
NAME: SLICE_X11Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*(~A3)*(~A2)*(~A4)*A1) , 
NAME: SLICE_X13Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*(~A6)*(~A2)) , 
NAME: SLICE_X13Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*(~A5)*(~A6)) , 
NAME: SLICE_X13Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y92/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y92/DFF, 
TYPE: REG_INIT, 

SLICE_X10Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5)*A4*A2*A1*A6) , 
NAME: SLICE_X11Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y91/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y91/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y93/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y93/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y91/A5FF - 
CLASS: bel, 
NAME: SLICE_X11Y91/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y98/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y98/A5FF, 
TYPE: FF_INIT, 

SLICE_X10Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X9Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y97/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X9Y97/CARRY4, 
TYPE: CARRY4, 

SLICE_X8Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y97/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y97/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y95/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y95/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X10Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X10Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X10Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X12Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y95/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X13Y95/CARRY4, 
TYPE: CARRY4, 

SLICE_X13Y96/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X13Y96/CARRY4, 
TYPE: CARRY4, 

SLICE_X12Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y99/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y99/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y99/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y99/DFF, 
TYPE: REG_INIT, 

SLICE_X10Y100/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y100/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y100/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y100/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y100/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y100/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y100/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y100/DFF, 
TYPE: REG_INIT, 

SLICE_X10Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y97/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y97/DFF, 
TYPE: REG_INIT, 

SLICE_X10Y98/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y98/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y98/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y98/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y98/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y98/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y98/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y98/DFF, 
TYPE: REG_INIT, 

SLICE_X10Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y96/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y96/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y96/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y96/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y97/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y97/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y97/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y97/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y97/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y97/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y97/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y97/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y94/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y94/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y94/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y94/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y94/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y94/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y95/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y95/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y96/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y96/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y96/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y96/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y91/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y91/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y94/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y94/AFF, 
TYPE: REG_INIT, 

SLICE_X6Y93/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y93/CFF, 
TYPE: REG_INIT, 

SLICE_X6Y91/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y91/BFF, 
TYPE: REG_INIT, 

SLICE_X6Y91/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y91/CFF, 
TYPE: REG_INIT, 

SLICE_X6Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X6Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X7Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X7Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X7Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X6Y92/BFF - 
CLASS: bel, 
NAME: SLICE_X6Y92/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X7Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X6Y92/CFF - 
CLASS: bel, 
NAME: SLICE_X6Y92/CFF, 
TYPE: REG_INIT, 

SLICE_X6Y93/DFF - 
CLASS: bel, 
NAME: SLICE_X6Y93/DFF, 
TYPE: REG_INIT, 

SLICE_X10Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5) , 
NAME: SLICE_X10Y90/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3) , 
NAME: SLICE_X12Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A4*A1)+(A5*A6*(~A2)*(~A4)*A3)+(A5*(~A6)*A2*(~A4))+(A5*(~A6)*(~A2)*A4*A1)+(A5*(~A6)*(~A2)*(~A4)*A3)+((~A5)*A6*A2*A4)+((~A5)*A6*(~A2)*A4*A1)+((~A5)*A6*(~A2)*(~A4)*A3)+((~A5)*(~A6)*(~A2)*A4*A1)+((~A5)*(~A6)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X10Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y96/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*A5)+(A2*A3*(~A4)*A1)+(A2*(~A3)*A4*A6) , 
NAME: SLICE_X7Y96/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y98/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A3)+(A4*A1*(~A5)*A2)+(A4*(~A1)*A5*A6) , 
NAME: SLICE_X11Y98/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A5)+(A6*A3*(~A1)*A4)+(A6*(~A3)*A1*A2) , 
NAME: SLICE_X11Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2*A6)+(A3*A5*(~A2)*A1)+(A3*(~A5)*A2*A4) , 
NAME: SLICE_X8Y94/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y98/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*A5)+(A1*A3*(~A6)*A2)+(A1*(~A3)*A6*A4) , 
NAME: SLICE_X9Y98/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A6*A4)+(A1*A3*(~A6)*A2)+(A1*(~A3)*A6*A5) , 
NAME: SLICE_X9Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A3)*(~A5)*(~A1)*(~A6)*(~A2)) , 
NAME: SLICE_X13Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A4)+((~A2)*(~A4)*A6)+((~A2)*(~A4)*(~A6)*A1)+((~A2)*(~A4)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X13Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A3) , 
NAME: SLICE_X13Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A1)+((~A3)*(~A1)*A2)+((~A3)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X12Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y93/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3) , 
NAME: SLICE_X11Y93/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4)+(A3*A5*(~A4)*A1*A2)+(A3*A5*(~A4)*(~A1)*A6)+(A3*(~A5)*A4*(~A1))+(A3*(~A5)*(~A4)*A1*A2)+(A3*(~A5)*(~A4)*(~A1)*A6)+((~A3)*A5*A4*A1)+((~A3)*A5*(~A4)*A1*A2)+((~A3)*A5*(~A4)*(~A1)*A6)+((~A3)*(~A5)*(~A4)*A1*A2)+((~A3)*(~A5)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X11Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6) , 
NAME: SLICE_X8Y90/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3)+(A2*A1*(~A3)*A4*A5)+(A2*A1*(~A3)*(~A4)*A6)+(A2*(~A1)*A3*(~A4))+(A2*(~A1)*(~A3)*A4*A5)+(A2*(~A1)*(~A3)*(~A4)*A6)+((~A2)*A1*A3*A4)+((~A2)*A1*(~A3)*A4*A5)+((~A2)*A1*(~A3)*(~A4)*A6)+((~A2)*(~A1)*(~A3)*A4*A5)+((~A2)*(~A1)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X9Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4) , 
NAME: SLICE_X9Y90/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y90/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A6)+(A4*A1*(~A6)*A2*A3)+(A4*A1*(~A6)*(~A2)*A5)+(A4*(~A1)*A6*(~A2))+(A4*(~A1)*(~A6)*A2*A3)+(A4*(~A1)*(~A6)*(~A2)*A5)+((~A4)*A1*A6*A2)+((~A4)*A1*(~A6)*A2*A3)+((~A4)*A1*(~A6)*(~A2)*A5)+((~A4)*(~A1)*(~A6)*A2*A3)+((~A4)*(~A1)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X9Y90/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y90/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4) , 
NAME: SLICE_X10Y90/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2)+(A5*A3*(~A2)*A6*A4)+(A5*A3*(~A2)*(~A6)*A1)+(A5*(~A3)*A2*(~A6))+(A5*(~A3)*(~A2)*A6*A4)+(A5*(~A3)*(~A2)*(~A6)*A1)+((~A5)*A3*A2*A6)+((~A5)*A3*(~A2)*A6*A4)+((~A5)*A3*(~A2)*(~A6)*A1)+((~A5)*(~A3)*(~A2)*A6*A4)+((~A5)*(~A3)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X10Y92/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6) , 
NAME: SLICE_X12Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6)+(A1*A2*(~A6)*A4*A3)+(A1*A2*(~A6)*(~A4)*A5)+(A1*(~A2)*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A3)+(A1*(~A2)*(~A6)*(~A4)*A5)+((~A1)*A2*A6*A4)+((~A1)*A2*(~A6)*A4*A3)+((~A1)*A2*(~A6)*(~A4)*A5)+((~A1)*(~A2)*(~A6)*A4*A3)+((~A1)*(~A2)*(~A6)*(~A4)*A5) , 
NAME: SLICE_X10Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4) , 
NAME: SLICE_X10Y91/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3)+(A5*A2*(~A3)*A6*A4)+(A5*A2*(~A3)*(~A6)*A1)+(A5*(~A2)*A3*(~A6))+(A5*(~A2)*(~A3)*A6*A4)+(A5*(~A2)*(~A3)*(~A6)*A1)+((~A5)*A2*A3*A6)+((~A5)*A2*(~A3)*A6*A4)+((~A5)*A2*(~A3)*(~A6)*A1)+((~A5)*(~A2)*(~A3)*A6*A4)+((~A5)*(~A2)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X10Y92/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y93/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6) , 
NAME: SLICE_X10Y93/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*A4*(~A3)*A6*A5)+(A1*A4*(~A3)*(~A6)*A2)+(A1*(~A4)*A3*(~A6))+(A1*(~A4)*(~A3)*A6*A5)+(A1*(~A4)*(~A3)*(~A6)*A2)+((~A1)*A4*A3*A6)+((~A1)*A4*(~A3)*A6*A5)+((~A1)*A4*(~A3)*(~A6)*A2)+((~A1)*(~A4)*(~A3)*A6*A5)+((~A1)*(~A4)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X10Y91/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A5)+(A3*A2*(~A6)*A1)+(A3*(~A2)*A6*A4) , 
NAME: SLICE_X7Y95/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y98/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1*A2)+(A4*A3*(~A1)*A5)+(A4*(~A3)*A1*A6) , 
NAME: SLICE_X11Y98/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3)*A4*A2*A1*A6) , 
NAME: SLICE_X11Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y90/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y90/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y95/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y95/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y95/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y95/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y95/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y95/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y99/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y99/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y93/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y93/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y92/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y92/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y93/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y93/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y90/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y90/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y93/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y93/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y90/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y90/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y95/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y95/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y99/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y99/BFF, 
TYPE: REG_INIT, 

SLICE_X7Y89/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A3)+((~A5)*(~A1)*A3)) , 
NAME: SLICE_X7Y89/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y92/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4*A3*A1)+(A6*A5*A4*(~A3)*(~A1))+(A6*A5*(~A4)*A1)+(A6*(~A5)*A4*A3*A1)+(A6*(~A5)*A4*(~A3)*(~A1))+(A6*(~A5)*(~A4)*(~A1)) , 
NAME: SLICE_X7Y92/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y92/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A6*A2)+(A4*A1*A5*(~A6)*(~A2))+(A4*A1*(~A5)*A2)+(A4*(~A1)*A5*A6*A2)+(A4*(~A1)*A5*(~A6)*(~A2))+(A4*(~A1)*(~A5)*(~A2)) , 
NAME: SLICE_X7Y92/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y92/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A3*A1)+(A6*A5*A2*(~A3)*(~A1))+(A6*A5*(~A2)*A1)+(A6*(~A5)*A2*A3*A1)+(A6*(~A5)*A2*(~A3)*(~A1))+(A6*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X7Y92/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y92/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A6*A5)+(A1*A2*A3*(~A6)*(~A5))+(A1*A2*(~A3)*A5)+(A1*(~A2)*A3*A6*A5)+(A1*(~A2)*A3*(~A6)*(~A5))+(A1*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X7Y92/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A6)*A4*A1)+(A2*A3*(~A6)*A4*(~A1)*A5)+(A2*A3*(~A6)*(~A4)*(~A1)*A5)+(A2*(~A3)*A6*A4*A1)+(A2*(~A3)*A6*A4*(~A1)*A5)+(A2*(~A3)*A6*(~A4)*(~A1)*A5)+(A2*(~A3)*(~A6))+((~A2)*(~A6)*A4*A1)+((~A2)*(~A6)*A4*(~A1)*A5)+((~A2)*(~A6)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X8Y91/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*(~A3)*A1*A5)+(A6*A2*(~A3)*A1*(~A5)*A4)+(A6*A2*(~A3)*(~A1)*(~A5)*A4)+(A6*(~A2)*A3*A1*A5)+(A6*(~A2)*A3*A1*(~A5)*A4)+(A6*(~A2)*A3*(~A1)*(~A5)*A4)+(A6*(~A2)*(~A3))+((~A6)*(~A3)*A1*A5)+((~A6)*(~A3)*A1*(~A5)*A4)+((~A6)*(~A3)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X6Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*(~A1)*A4*A6)+(A5*A2*(~A1)*A4*(~A6)*A3)+(A5*A2*(~A1)*(~A4)*(~A6)*A3)+(A5*(~A2)*A1*A4*A6)+(A5*(~A2)*A1*A4*(~A6)*A3)+(A5*(~A2)*A1*(~A4)*(~A6)*A3)+(A5*(~A2)*(~A1))+((~A5)*(~A1)*A4*A6)+((~A5)*(~A1)*A4*(~A6)*A3)+((~A5)*(~A1)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X8Y90/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*(~A4)*A6*A1)+(A2*A5*(~A4)*A6*(~A1)*A3)+(A2*A5*(~A4)*(~A6)*(~A1)*A3)+(A2*(~A5)*A4*A6*A1)+(A2*(~A5)*A4*A6*(~A1)*A3)+(A2*(~A5)*A4*(~A6)*(~A1)*A3)+(A2*(~A5)*(~A4))+((~A2)*(~A4)*A6*A1)+((~A2)*(~A4)*A6*(~A1)*A3)+((~A2)*(~A4)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X8Y91/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A4*A5*A1)+(A6*A3*A4*(~A5)*(~A1))+(A6*A3*(~A4)*A1)+(A6*(~A3)*A4*A5*A1)+(A6*(~A3)*A4*(~A5)*(~A1))+(A6*(~A3)*(~A4)*(~A1)) , 
NAME: SLICE_X7Y91/D6LUT, 
TYPE: LUT6, 

SLICE_X7Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A4*A2*A3)+(A1*A6*A4*(~A2)*(~A3))+(A1*A6*(~A4)*A3)+(A1*(~A6)*A4*A2*A3)+(A1*(~A6)*A4*(~A2)*(~A3))+(A1*(~A6)*(~A4)*(~A3)) , 
NAME: SLICE_X7Y91/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y89/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A3*A2)+(A4*A1*A5*A3*(~A2)*A6)+(A4*A1*A5*(~A3)*A6)+(A4*A1*(~A5)*A6)+(A4*(~A1)*A5*A2)+(A4*(~A1)*A5*(~A2)*A6)+(A4*(~A1)*(~A5)*A3*A6)+(A4*(~A1)*(~A5)*(~A3)*A2)+(A4*(~A1)*(~A5)*(~A3)*(~A2)*A6)+((~A4)*A1*A5*A3*A2*(~A6))+((~A4)*A1*A5*A3*(~A2)*A6)+((~A4)*A1*A5*(~A3)*(~A2)*A6)+((~A4)*A1*(~A5)*(~A2)*A6)+((~A4)*(~A1)*A5*A2*(~A6))+((~A4)*(~A1)*A5*(~A2)*A6)+((~A4)*(~A1)*(~A5)*A3*(~A2)*A6)+((~A4)*(~A1)*(~A5)*(~A3)*A2*(~A6))+((~A4)*(~A1)*(~A5)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X7Y89/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y91/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*A3*A1)+(A6*A5*A2*(~A3)*(~A1))+(A6*A5*(~A2)*A1)+(A6*(~A5)*A2*A3*A1)+(A6*(~A5)*A2*(~A3)*(~A1))+(A6*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X7Y91/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y91/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*A5*A3)+(A6*A1*A2*(~A5)*(~A3))+(A6*A1*(~A2)*A3)+(A6*(~A1)*A2*A5*A3)+(A6*(~A1)*A2*(~A5)*(~A3))+(A6*(~A1)*(~A2)*(~A3)) , 
NAME: SLICE_X7Y91/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X7Y95/A5LUT, 
TYPE: LUT5, 

SLICE_X6Y94/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A5)+((~A1)*(~A4)*A5) , 
NAME: SLICE_X6Y94/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y95/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A4)+((~A3)*(~A1)*A4) , 
NAME: SLICE_X6Y95/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X6Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2)) , 
NAME: SLICE_X6Y95/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y94/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*A4)+(A5*A6*(~A3))+(A5*(~A6)*A3*A4)+((~A5)*A6*A3*(~A4))+((~A5)*(~A6)*A3*(~A4))+((~A5)*(~A6)*(~A3)) , 
NAME: SLICE_X7Y94/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A1)+(A6*A2*(~A3))+(A6*(~A2)*A3*A1)+((~A6)*A2*A3*(~A1))+((~A6)*(~A2)*A3*(~A1))+((~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X7Y95/C6LUT, 
TYPE: LUT6, 

SLICE_X6Y95/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*A1)+(A2*A4*(~A3))+(A2*(~A4)*A3*A1)+((~A2)*A4*A3*(~A1))+((~A2)*(~A4)*A3*(~A1))+((~A2)*(~A4)*(~A3)) , 
NAME: SLICE_X6Y95/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*A4)+(A5*A6*(~A3))+(A5*(~A6)*A3*A4)+((~A5)*A6*A3*(~A4))+((~A5)*(~A6)*A3*(~A4))+((~A5)*(~A6)*(~A3)) , 
NAME: SLICE_X10Y93/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y89/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2)+(A1*(~A4)*A3)+(A1*(~A4)*(~A3)*A5)+(A1*(~A4)*(~A3)*(~A5)*(~A2))+((~A1)*A4*A2)+((~A1)*(~A4)*A5*A2) , 
NAME: SLICE_X7Y89/D6LUT, 
TYPE: LUT6, 

SLICE_X6Y94/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2)) , 
NAME: SLICE_X6Y94/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y90/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2)) , 
NAME: SLICE_X7Y90/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y95/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*(~A1)*A5)) , 
NAME: SLICE_X7Y95/A6LUT, 
TYPE: LUT6, 

SLICE_X7Y90/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X7Y90/A5LUT, 
TYPE: LUT5, 

SLICE_X7Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*A3*A1)+(A4*A2*(~A3))+(A4*(~A2)*A3*A1)+((~A4)*A2*A3*(~A1))+((~A4)*(~A2)*A3*(~A1))+((~A4)*(~A2)*(~A3))) , 
NAME: SLICE_X7Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*A1)+(A3*A6*(~A5))+(A3*(~A6)*A5*A1)+((~A3)*A6*A5*(~A1))+((~A3)*(~A6)*A5*(~A1))+((~A3)*(~A6)*(~A5)) , 
NAME: SLICE_X8Y90/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y91/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*A6)+(A5*A2*(~A3))+(A5*(~A2)*A3*A6)+((~A5)*A2*A3*(~A6))+((~A5)*(~A2)*A3*(~A6))+((~A5)*(~A2)*(~A3)) , 
NAME: SLICE_X8Y91/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y91/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5*A4)+(A6*A3*(~A5))+(A6*(~A3)*A5*A4)+((~A6)*A3*A5*(~A4))+((~A6)*(~A3)*A5*(~A4))+((~A6)*(~A3)*(~A5)) , 
NAME: SLICE_X8Y91/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y94/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A5)*A2*A3)+(A6*A4*(~A5)*A2*(~A3)*A1)+(A6*A4*(~A5)*(~A2)*(~A3)*A1)+(A6*(~A4)*A5*A2*A3)+(A6*(~A4)*A5*A2*(~A3)*A1)+(A6*(~A4)*A5*(~A2)*(~A3)*A1)+(A6*(~A4)*(~A5))+((~A6)*(~A5)*A2*A3)+((~A6)*(~A5)*A2*(~A3)*A1)+((~A6)*(~A5)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X7Y94/A6LUT, 
TYPE: LUT6, 

SLICE_X6Y94/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A4)*A5*A6)+(A1*A2*(~A4)*A5*(~A6)*A3)+(A1*A2*(~A4)*(~A5)*(~A6)*A3)+(A1*(~A2)*A4*A5*A6)+(A1*(~A2)*A4*A5*(~A6)*A3)+(A1*(~A2)*A4*(~A5)*(~A6)*A3)+(A1*(~A2)*(~A4))+((~A1)*(~A4)*A5*A6)+((~A1)*(~A4)*A5*(~A6)*A3)+((~A1)*(~A4)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X6Y94/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X6Y95/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A4)*A3*A1)+(A6*A5*(~A4)*A3*(~A1)*A2)+(A6*A5*(~A4)*(~A3)*(~A1)*A2)+(A6*(~A5)*A4*A3*A1)+(A6*(~A5)*A4*A3*(~A1)*A2)+(A6*(~A5)*A4*(~A3)*(~A1)*A2)+(A6*(~A5)*(~A4))+((~A6)*(~A4)*A3*A1)+((~A6)*(~A4)*A3*(~A1)*A2)+((~A6)*(~A4)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X6Y95/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y93/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*(~A2)*A5*A3)+(A1*A4*(~A2)*A5*(~A3)*A6)+(A1*A4*(~A2)*(~A5)*(~A3)*A6)+(A1*(~A4)*A2*A5*A3)+(A1*(~A4)*A2*A5*(~A3)*A6)+(A1*(~A4)*A2*(~A5)*(~A3)*A6)+(A1*(~A4)*(~A2))+((~A1)*(~A2)*A5*A3)+((~A1)*(~A2)*A5*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X7Y93/C6LUT, 
TYPE: LUT6, 

SLICE_X7Y89/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y89/AFF, 
TYPE: REG_INIT, 

SLICE_X7Y92/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y92/CARRY4, 
TYPE: CARRY4, 

SLICE_X7Y91/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X7Y91/CARRY4, 
TYPE: CARRY4, 

SLICE_X9Y90/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+((~A1)*A3*(~A2))+((~A1)*(~A3)*A2)) , 
NAME: SLICE_X9Y90/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y90/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A3)*A1)+((~A5)*A4*(~A3)*A1)+((~A5)*(~A4)*A2*A3*(~A1))+((~A5)*(~A4)*A2*(~A3)*A1)+((~A5)*(~A4)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X9Y90/B5LUT, 
TYPE: LUT5, 

SLICE_X8Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6)+(A1*A4*(~A6)*A5)+(A1*(~A4)*A2*A3)+(A1*(~A4)*A2*(~A3)*A5)+(A1*(~A4)*(~A2)*A5)+((~A1)*A4*A5)+((~A1)*(~A4)*A6)+((~A1)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X8Y89/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y89/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A4)) , 
NAME: SLICE_X7Y89/A5LUT, 
TYPE: LUT5, 

SLICE_X9Y90/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y90/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y90/B5FF - 
CLASS: bel, 
NAME: SLICE_X9Y90/B5FF, 
TYPE: FF_INIT, 

SLICE_X7Y89/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+((~A2)*A5*A3*A4*(~A1)*(~A6))+((~A2)*A5*A3*(~A4)*(~A6))+((~A2)*A5*(~A3)) , 
NAME: SLICE_X7Y89/B6LUT, 
TYPE: LUT6, 

SLICE_X7Y89/BFF - 
CLASS: bel, 
NAME: SLICE_X7Y89/BFF, 
TYPE: REG_INIT, 

