
# MULTIPLIER


Multiplier is synthesised and simulated in Xilinx ISE using Verilog.
In verilog the multiplier is regarded as repeatitive addition
The different steps used in multiplier are shifting and adding. Multiplier comprises of controller and datapath with the necessary blocks
to perform the multiplication action.
The screenshots of the datapath and thte controller along with the output waveform is uploded in the project file.
