ncsim: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
ncsim> database -open -shm -default waveforms
Created default SHM database waveforms
ncsim> probe -shm -create -depth all -all 
Created probe 1
ncsim> run 
=== Simulation Cycle                  150 ===
[pc=00400000, inst=2402000a] [op=09, rs= 0, rt= 2, rd= 0, imm=000a, f2=0a] [reset=0, halted=0]
Store address:          0,          2, Store word:          x, ALUOUT:         10, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 00400004, nextnextpc:00400008
jLink_en:0, wr_reg:  2, wr_data: 0000000a
Address: 00000002, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:         10, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  250 ===
[pc=00400004, inst=24050001] [op=09, rs= 0, rt= 5, rd= 0, imm=0001, f2=01] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          1, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 00400008, nextnextpc:0040000c
jLink_en:0, wr_reg:  5, wr_data: 00000001
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          1, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  350 ===
[pc=00400008, inst=08100008] [op=02, rs= 0, rt=16, rd= 0, imm=0008, f2=08] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 3, nextpc: 0040000c, nextnextpc:00400010
jLink_en:0, wr_reg: 16, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 111
branchTrue: 0, pcMuxSel: 11, pcMuxSelFinal: 11

=== Simulation Cycle                  450 ===
[pc=0040000c, inst=254a0f00] [op=09, rs=10, rt=10, rd= 1, imm=0f00, f2=00] [reset=0, halted=0]
Store address:          0,        960, Store word:          x, ALUOUT:       3840, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 00400020, nextnextpc:00400024
jLink_en:0, wr_reg: 10, wr_data: 00000f00
Address: 000003c0, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:       3840, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

brcond: 011
brcond: 011
=== Simulation Cycle                  550 ===
[pc=00400020, inst=14000008] [op=05, rs= 0, rt= 0, rd= 0, imm=0008, f2=08] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 1, nextpc: 00400024, nextnextpc:00400028
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 011
branchTrue: 0, pcMuxSel: 01, pcMuxSelFinal: 00

=== Simulation Cycle                  650 ===
[pc=00400024, inst=34000000] [op=0d, rs= 0, rt= 0, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 00400028, nextnextpc:0040002c
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  750 ===
[pc=00400028, inst=34000000] [op=0d, rs= 0, rt= 0, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040002c, nextnextpc:00400030
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  850 ===
[pc=0040002c, inst=24061337] [op=09, rs= 0, rt= 6, rd= 2, imm=1337, f2=37] [reset=0, halted=0]
Store address:          0,       1229, Store word:          x, ALUOUT:       4919, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 00400030, nextnextpc:00400034
jLink_en:0, wr_reg:  6, wr_data: 00001337
Address: 000004cd, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:       4919, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

brcond: 010
alu__op1:          0, alu__op2:      4919
brcond: 010
alu__op1:          0, alu__op2:         0
=== Simulation Cycle                  950 ===
[pc=00400030, inst=10000006] [op=04, rs= 0, rt= 0, rd= 0, imm=0006, f2=06] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 1, nextpc: 00400034, nextnextpc:00400038
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 010
branchTrue: 1, pcMuxSel: 01, pcMuxSelFinal: 01

=== Simulation Cycle                 1050 ===
[pc=00400034, inst=34000000] [op=0d, rs= 0, rt= 0, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040004c, nextnextpc:00400050
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                 1150 ===
[pc=0040004c, inst=3c010000] [op=0f, rs= 0, rt= 1, rd= 0, imm=0000, f2=00] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 00400050, nextnextpc:00400054
jLink_en:0, wr_reg:  1, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                 1250 ===
[pc=00400050, inst=3427d00d] [op=0d, rs= 1, rt= 7, rd=26, imm=d00d, f2=0d] [reset=0, halted=0]
Store address:          0,      13315, Store word:          x, ALUOUT:      53261, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 00400054, nextnextpc:00400058
jLink_en:0, wr_reg:  7, wr_data: 0000d00d
Address: 00003403, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:      53261, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

[End of program at 0x00400054]
=== Simulation Cycle                 1350 ===
[pc=00400054, inst=0000000c] [op=00, rs= 0, rt= 0, rd= 0, imm=000c, f2=0c] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 00400058, nextnextpc:0040005c
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

--- 18-447 Register file dump ---
=== Simulation Cycle                 1350 ===
R          0	= 0x00000000	( 0 )
R          1	= 0x00000000	( 0 )
R          2	= 0x0000000a	( 10 )
R          3	= 0x00000000	( 0 )
R          4	= 0x00000000	( 0 )
R          5	= 0x00000001	( 1 )
R          6	= 0x00001337	( 4919 )
R          7	= 0x0000d00d	( 53261 )
R          8	= 0x00000000	( 0 )
R          9	= 0x00000000	( 0 )
R         10	= 0x00000f00	( 3840 )
R         11	= 0x00000000	( 0 )
R         12	= 0x00000000	( 0 )
R         13	= 0x00000000	( 0 )
R         14	= 0x00000000	( 0 )
R         15	= 0x00000000	( 0 )
R         16	= 0x00000000	( 0 )
R         17	= 0x00000000	( 0 )
R         18	= 0x00000000	( 0 )
R         19	= 0x00000000	( 0 )
R         20	= 0x00000000	( 0 )
R         21	= 0x00000000	( 0 )
R         22	= 0x00000000	( 0 )
R         23	= 0x00000000	( 0 )
R         24	= 0x00000000	( 0 )
R         25	= 0x00000000	( 0 )
R         26	= 0x00000000	( 0 )
R         27	= 0x00000000	( 0 )
R         28	= 0x00000000	( 0 )
R         29	= 0x00000000	( 0 )
R         30	= 0x00000000	( 0 )
R         31	= 0x00000000	( 0 )
--- End register file dump ---
Simulation complete via $finish(1) at time 1350 NS + 4
./src/testbench.v:85 	  $finish;
ncsim> exit 
