#include<stdio.h>
long long int do_twos_complement( unsigned long long int a ,int width){
	int msb = (a >> (width-1)) & 1;
	if(msb==1){
		int bit[width];int ans[width];
		unsigned long long int a1=a;
		int i=0;
		for(i=0;i<width;i++){
			bit[i]=0;
			ans[i]=0;
		}
		i=0;
		while(a1>0){
			bit[i]=a1%2;
			i++;
			a1/=2;
		}
		int flag=0;
		for(i=0;i<width;i++){
			if(bit[i]==1 && flag==0){
				ans[i]=1;
				flag=1;
			}
			else if(flag==0)
				ans[i]=bit[i];
			else
				ans[i]=1 ^ bit[i];
		}
		long long int fans=0;
		for(i=0;i<width;i++)
			fans+=ans[i]*(1<<i);
		fans = -fans;	
		return fans;
	}else{	 
		return a;
	}
}
void hls_macc(unsigned long long int *G1__1,unsigned long long int *G2__1,unsigned long long int *G3__1,unsigned long long int *G4__1,unsigned long long int *GG1__1,unsigned long long int *GG2__1,unsigned long long int *ap_clk__1,unsigned long long int *ap_done__1,unsigned long long int *ap_idle__1,unsigned long long int *ap_ready__1,unsigned long long int *ap_return1__1,unsigned long long int *ap_return1_ap_vld__1,unsigned long long int *ap_rst__1,unsigned long long int *ap_start__1,unsigned long long int *i1__1,unsigned long long int *i2__1,unsigned long long int *i3__1,unsigned long long int *i4__1,unsigned long long int *i5__1,unsigned long long int *i6__1,unsigned long long int *o1__1,unsigned long long int *o1_ap_vld__1,unsigned long long int *o2__1,unsigned long long int *o2_ap_vld__1,unsigned long long int *o3__1,unsigned long long int *o3_ap_vld__1,unsigned long long int *o4__1,unsigned long long int *o4_ap_vld__1,unsigned long long int *trigger_in__1,int dummy){
unsigned long long int G1=*G1__1;
unsigned long long int G2=*G2__1;
unsigned long long int G3=*G3__1;
unsigned long long int G4=*G4__1;
unsigned long long int GG1=*GG1__1;
unsigned long long int GG2=*GG2__1;
unsigned long long int ap_clk=*ap_clk__1;
unsigned long long int ap_done=*ap_done__1;
unsigned long long int ap_idle=*ap_idle__1;
unsigned long long int ap_ready=*ap_ready__1;
unsigned long long int ap_return1=*ap_return1__1;
unsigned long long int ap_return1_ap_vld=*ap_return1_ap_vld__1;
unsigned long long int ap_rst=*ap_rst__1;
unsigned long long int ap_start=*ap_start__1;
unsigned long long int i1=*i1__1;
unsigned long long int i2=*i2__1;
unsigned long long int i3=*i3__1;
unsigned long long int i4=*i4__1;
unsigned long long int i5=*i5__1;
unsigned long long int i6=*i6__1;
unsigned long long int o1=*o1__1;
unsigned long long int o1_ap_vld=*o1_ap_vld__1;
unsigned long long int o2=*o2__1;
unsigned long long int o2_ap_vld=*o2_ap_vld__1;
unsigned long long int o3=*o3__1;
unsigned long long int o3_ap_vld=*o3_ap_vld__1;
unsigned long long int o4=*o4__1;
unsigned long long int o4_ap_vld=*o4_ap_vld__1;
unsigned long long int trigger_in=*trigger_in__1;
   long long int ap_CS_fsm_state1=0;
   long long int ap_CS_fsm_state10=0;
   long long int ap_CS_fsm_state11=0;
   long long int ap_CS_fsm_state2=0;
   long long int ap_CS_fsm_state3=0;
   long long int ap_CS_fsm_state4=0;
   long long int ap_CS_fsm_state5=0;
   long long int ap_CS_fsm_state6=0;
   long long int ap_CS_fsm_state7=0;
   long long int ap_CS_fsm_state8=0;
   long long int ap_CS_fsm_state9=0;
   long long int grp_fu_183_p2=0;
   long long int grp_fu_183_p2__temp=0;
   long long int grp_fu_187_p2=0;
   long long int grp_fu_187_p2__temp=0;
   long long int grp_fu_199_p2=0;
   long long int grp_fu_199_p2__temp=0;
   long long int op13_fu_168_p2=0;
   long long int op13_fu_168_p2__temp=0;
   long long int op13_reg_333=0;
   long long int op13_reg_333__temp=0;
   long long int op14_fu_178_p2=0;
   long long int op14_fu_178_p2__temp=0;
   long long int op14_reg_341=0;
   long long int op14_reg_341__temp=0;
   long long int op19_reg_369=0;
   long long int op19_reg_369__temp=0;
   long long int op20_fu_203_p2=0;
   long long int op20_fu_203_p2__temp=0;
   long long int op20_reg_375=0;
   long long int op20_reg_375__temp=0;
   long long int tmp2_fu_232_p1=0;
   long long int tmp2_fu_232_p1__temp=0;
   long long int tmp2_fu_232_p2=0;
   long long int tmp2_fu_232_p2__temp=0;
   long long int tmp2_reg_406=0;
   long long int tmp2_reg_406__temp=0;
   long long int tmp7_reg_349=0;
   long long int tmp7_reg_349__temp=0;
   long long int tmp8_reg_354=0;
   long long int tmp8_reg_354__temp=0;
   long long int tmp_fu_227_p1=0;
   long long int tmp_fu_227_p1__temp=0;
   long long int tmp_fu_227_p2=0;
   long long int tmp_fu_227_p2__temp=0;
   long long int tmp_reg_401=0;
   long long int tmp_reg_401__temp=0;
   unsigned long long int G1__temp=0;
   unsigned long long int G2__temp=0;
   unsigned long long int G3__temp=0;
   unsigned long long int G4__temp=0;
   unsigned long long int GG1__temp=0;
   unsigned long long int GG2__temp=0;
   unsigned long long int ap_CS_fsm=0;
   unsigned long long int ap_CS_fsm__temp=0;
   unsigned long long int ap_NS_fsm=0;
   unsigned long long int ap_NS_fsm__temp=0;
   unsigned long long int ap_clk__temp=0;
   unsigned long long int ap_done__temp=0;
   unsigned long long int ap_idle__temp=0;
   unsigned long long int ap_ready__temp=0;
   unsigned long long int ap_return1__temp=0;
   unsigned long long int ap_return1_ap_vld__temp=0;
   unsigned long long int ap_rst__temp=0;
   unsigned long long int ap_start__temp=0;
   unsigned long long int grp_fu_139_p2=0;
   unsigned long long int grp_fu_139_p2__temp=0;
   unsigned long long int grp_fu_145_p2=0;
   unsigned long long int grp_fu_145_p2__temp=0;
   unsigned long long int grp_fu_151_p2=0;
   unsigned long long int grp_fu_151_p2__temp=0;
   unsigned long long int grp_fu_157_p2=0;
   unsigned long long int grp_fu_157_p2__temp=0;
   unsigned long long int grp_fu_191_p2=0;
   unsigned long long int grp_fu_191_p2__temp=0;
   unsigned long long int grp_fu_195_p2=0;
   unsigned long long int grp_fu_195_p2__temp=0;
   unsigned long long int grp_fu_207_p2=0;
   unsigned long long int grp_fu_207_p2__temp=0;
   unsigned long long int grp_fu_213_p2=0;
   unsigned long long int grp_fu_213_p2__temp=0;
   unsigned long long int grp_fu_219_p2=0;
   unsigned long long int grp_fu_219_p2__temp=0;
   unsigned long long int grp_fu_223_p2=0;
   unsigned long long int grp_fu_223_p2__temp=0;
   unsigned long long int grp_fu_237_p2=0;
   unsigned long long int grp_fu_237_p2__temp=0;
   unsigned long long int grp_fu_241_p2=0;
   unsigned long long int grp_fu_241_p2__temp=0;
   unsigned long long int i1__temp=0;
   unsigned long long int i2__temp=0;
   unsigned long long int i3__temp=0;
   unsigned long long int i4__temp=0;
   unsigned long long int i5__temp=0;
   unsigned long long int i6__temp=0;
   unsigned long long int mux_out1=0;
   unsigned long long int mux_out1__temp=0;
   unsigned long long int mux_out2=0;
   unsigned long long int mux_out2__temp=0;
   unsigned long long int mux_out_neg1=0;
   unsigned long long int mux_out_neg1__temp=0;
   unsigned long long int mux_out_neg2=0;
   unsigned long long int mux_out_neg2__temp=0;
   unsigned long long int o1__temp=0;
   unsigned long long int o1_ap_vld__temp=0;
   unsigned long long int o2__temp=0;
   unsigned long long int o2_ap_vld__temp=0;
   unsigned long long int o3__temp=0;
   unsigned long long int o3_ap_vld__temp=0;
   unsigned long long int o4__temp=0;
   unsigned long long int o4_ap_vld__temp=0;
   unsigned long long int op17_reg_359=0;
   unsigned long long int op17_reg_359__temp=0;
   unsigned long long int op18_reg_364=0;
   unsigned long long int op18_reg_364__temp=0;
   unsigned long long int op1_reg_411=0;
   unsigned long long int op1_reg_411__temp=0;
   unsigned long long int op21_reg_421=0;
   unsigned long long int op21_reg_421__temp=0;
   unsigned long long int op22_reg_426=0;
   unsigned long long int op22_reg_426__temp=0;
   unsigned long long int op27_fu_253_p2=0;
   unsigned long long int op27_fu_253_p2__temp=0;
   unsigned long long int op28_fu_265_p2=0;
   unsigned long long int op28_fu_265_p2__temp=0;
   unsigned long long int op2_reg_416=0;
   unsigned long long int op2_reg_416__temp=0;
   unsigned long long int op5_reg_313=0;
   unsigned long long int op5_reg_313__temp=0;
   unsigned long long int op6_reg_318=0;
   unsigned long long int op6_reg_318__temp=0;
   unsigned long long int op7_reg_323=0;
   unsigned long long int op7_reg_323__temp=0;
   unsigned long long int op8_reg_328=0;
   unsigned long long int op8_reg_328__temp=0;
   unsigned long long int reg1=0;
   unsigned long long int reg1__temp=0;
   unsigned long long int reg2=0;
   unsigned long long int reg2__temp=0;
   unsigned long long int reg_out1=0;
   unsigned long long int reg_out1__temp=0;
   unsigned long long int reg_out2=0;
   unsigned long long int reg_out2__temp=0;
   unsigned long long int tmp10_fu_270_p2=0;
   unsigned long long int tmp10_fu_270_p2__temp=0;
   unsigned long long int tmp11_fu_260_p2=0;
   unsigned long long int tmp11_fu_260_p2__temp=0;
   unsigned long long int tmp11_reg_441=0;
   unsigned long long int tmp11_reg_441__temp=0;
   unsigned long long int tmp1_reg_431=0;
   unsigned long long int tmp1_reg_431__temp=0;
   unsigned long long int tmp3_reg_436=0;
   unsigned long long int tmp3_reg_436__temp=0;
   unsigned long long int tmp4_fu_163_p2=0;
   unsigned long long int tmp4_fu_163_p2__temp=0;
   unsigned long long int tmp5_fu_173_p2=0;
   unsigned long long int tmp5_fu_173_p2__temp=0;
   unsigned long long int tmp6_fu_245_p2=0;
   unsigned long long int tmp6_fu_245_p2__temp=0;
   unsigned long long int tmp9_fu_249_p2=0;
   unsigned long long int tmp9_fu_249_p2__temp=0;
   unsigned long long int trigger_in__temp=0;
	ap_done=0;
	ap_start=1;

   ap_ST_fsm_state1:

	ap_CS_fsm_state1 = 1;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

       if((0 == ap_start) && (1 == ap_CS_fsm_state1))
       {
           ap_idle =  1;
       }
   if(((1 == ap_CS_fsm_state1) && (ap_start == 1)) == 1){
       if(1 == ap_CS_fsm_state1)
       {
           reg2 =  0;
           reg1 =  0;
       }
       goto ap_ST_fsm_state2;
   }
   if(((1 == ap_CS_fsm_state1) && (ap_start == 1)) == 0){
       if(1 == ap_CS_fsm_state1)
       {
               reg2 =  0;
               reg1 =  0;
       }
       goto ap_ST_fsm_state1;
   }

   ap_ST_fsm_state2:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 1;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

       if(1 == ap_CS_fsm_state2)
       {
           op8_reg_328 =   ( ( ( G2__temp  & 4294967295 )  * ( i3__temp  & 4294967295 )  ) & 4294967295 ) ;
           op7_reg_323 =   ( ( ( G1__temp  & 4294967295 )  * ( i4__temp  & 4294967295 )  ) & 4294967295 ) ;
           op6_reg_318 =   ( ( ( G2__temp  & 4294967295 )  * ( i4__temp  & 4294967295 )  ) & 4294967295 ) ;
           op5_reg_313 =   ( ( ( G1__temp  & 4294967295 )  * ( i3__temp  & 4294967295 )  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state3;

   ap_ST_fsm_state3:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 1;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

       if(1 == ap_CS_fsm_state3)
       {
           op14_reg_341 =   ( (  ( ( op8_reg_328__temp  + ( i6__temp  & 4294967295 )  ) & 4294967295 )  + op7_reg_323__temp  ) & 4294967295 ) ;
           op13_reg_333 =   ( (  ( ( op6_reg_318__temp  + ( i5__temp  & 4294967295 )  ) & 4294967295 )  + op5_reg_313__temp  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state4;

   ap_ST_fsm_state4:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 1;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

               trigger_in =  ( trigger_in__temp  & 1 ) ;
               trigger_in =  ( trigger_in__temp  & 1 ) ;
       if((1 == ap_CS_fsm_state4) && (trigger_in == 1))
       {
           reg2 =  ~( ( ( trigger_in__temp  & 1 ) && (1 == ap_CS_fsm_state4))?  ( reg2__temp  & 4294967295 )  :  op17_reg_359__temp  );
           reg1 =  ~( ( ( trigger_in__temp  & 1 ) && (1 == ap_CS_fsm_state4))?  ( reg1__temp  & 4294967295 )  :  tmp8_reg_354__temp  );
       }
       goto ap_ST_fsm_state5;

   ap_ST_fsm_state5:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 1;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

       if(1 == ap_CS_fsm_state5)
       {
           tmp8_reg_354 =   ( ( op13_reg_333__temp  * ( G2__temp  & 4294967295 )  ) & 4294967295 ) ;
           tmp7_reg_349 =   ( ( op14_reg_341__temp  * ( G1__temp  & 4294967295 )  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state6;

   ap_ST_fsm_state6:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 1;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

       if(1 == ap_CS_fsm_state6)
       {
           op18_reg_364 =   ( ( op14_reg_341__temp  * ( G2__temp  & 4294967295 )  ) & 4294967295 ) ;
           op17_reg_359 =   ( ( op13_reg_333__temp  * ( G1__temp  & 4294967295 )  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state7;

   ap_ST_fsm_state7:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 1;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

       if(1 == ap_CS_fsm_state7)
       {
           op20_reg_375 =   ( (  ( ( ( trigger_in__temp  & 1 ) && (1 == ap_CS_fsm_state4)) ?  ( reg2__temp  & 4294967295 )  :  op17_reg_359__temp  )  + op18_reg_364__temp  ) & 4294967295 ) ;
           op19_reg_369 =   ( (  ( ( ( trigger_in__temp  & 1 ) && (1 == ap_CS_fsm_state4)) ?  ( reg1__temp  & 4294967295 )  :  tmp8_reg_354__temp  )  * tmp7_reg_349__temp  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state8;

   ap_ST_fsm_state8:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 1;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

       if(1 == ap_CS_fsm_state8)
       {
           tmp_reg_401 =   ( ( do_twos_complement( op20_reg_375__temp  , 32 )  + do_twos_complement(  ( i1__temp  & 4294967295 )  , 32 )  ) & 4294967295 ) ;
           tmp2_reg_406 =   ( ( do_twos_complement( op19_reg_369__temp  , 32 )  + do_twos_complement(  ( i2__temp  & 4294967295 )  , 32 )  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state9;

   ap_ST_fsm_state9:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 1;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 0;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

       if(1 == ap_CS_fsm_state9)
       {
           op2_reg_416 =   ( ( ( GG2__temp  & 4294967295 )  * ( i2__temp  & 4294967295 )  ) & 4294967295 ) ;
           op22_reg_426 =   ( ( op19_reg_369__temp  * ( G2__temp  & 4294967295 )  ) & 4294967295 ) ;
           op21_reg_421 =   ( ( op20_reg_375__temp  * ( G1__temp  & 4294967295 )  ) & 4294967295 ) ;
           op1_reg_411 =   ( ( ( GG1__temp  & 4294967295 )  * ( i1__temp  & 4294967295 )  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state10;

   ap_ST_fsm_state10:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 1;
	ap_CS_fsm_state11 = 0;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

       if(1 == ap_CS_fsm_state10)
       {
           o2_ap_vld =  1;
               o2 =   ( op14_reg_341__temp  & 4294967295 ) ;
               o3 =   (  ( (  ( ( op2_reg_416__temp  + op21_reg_421__temp  ) & 4294967295 )  +  ( ( op1_reg_411__temp  + op22_reg_426__temp  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
               ap_return1 =  ( ( tmp11_reg_441 +  ( ( do_twos_complement( op13_reg_333 , 32 )  + do_twos_complement(  ( ( tmp3_reg_436 + tmp1_reg_431 ) & 4294967295 )  , 32 )  ) & 4294967295 )  ) & 4294967295 ) ;
               o1 =   ( op13_reg_333__temp  & 4294967295 ) ;
               o4 =   (  ( ( tmp3_reg_436__temp  + tmp1_reg_431__temp  ) & 4294967295 )  & 4294967295 ) ;
       }
       if(1 == ap_CS_fsm_state10)
       {
           o3_ap_vld =  1;
               o2 =   ( op14_reg_341__temp  & 4294967295 ) ;
               o3 =   (  ( (  ( ( op2_reg_416__temp  + op21_reg_421__temp  ) & 4294967295 )  +  ( ( op1_reg_411__temp  + op22_reg_426__temp  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
               ap_return1 =  ( ( tmp11_reg_441 +  ( ( do_twos_complement( op13_reg_333 , 32 )  + do_twos_complement(  ( ( tmp3_reg_436 + tmp1_reg_431 ) & 4294967295 )  , 32 )  ) & 4294967295 )  ) & 4294967295 ) ;
               o1 =   ( op13_reg_333__temp  & 4294967295 ) ;
               o4 =   (  ( ( tmp3_reg_436__temp  + tmp1_reg_431__temp  ) & 4294967295 )  & 4294967295 ) ;
       }
       if(1 == ap_CS_fsm_state10)
       {
           tmp3_reg_436 =   ( ( tmp2_reg_406__temp  * ( G1__temp  & 4294967295 )  ) & 4294967295 ) ;
           tmp1_reg_431 =   ( ( tmp_reg_401__temp  * ( G2__temp  & 4294967295 )  ) & 4294967295 ) ;
           tmp11_reg_441 =   ( ( do_twos_complement( op14_reg_341__temp  , 32 )  + do_twos_complement(  ( (  ( ( op2_reg_416__temp  + op21_reg_421__temp  ) & 4294967295 )  +  ( ( op1_reg_411__temp  + op22_reg_426__temp  ) & 4294967295 )  ) & 4294967295 )  , 32 )  ) & 4294967295 ) ;
       }
       goto ap_ST_fsm_state11;

   ap_ST_fsm_state11:

	ap_CS_fsm_state1 = 0;
	ap_CS_fsm_state2 = 0;
	ap_CS_fsm_state3 = 0;
	ap_CS_fsm_state4 = 0;
	ap_CS_fsm_state5 = 0;
	ap_CS_fsm_state6 = 0;
	ap_CS_fsm_state7 = 0;
	ap_CS_fsm_state8 = 0;
	ap_CS_fsm_state9 = 0;
	ap_CS_fsm_state10 = 0;
	ap_CS_fsm_state11 = 1;
   op20_fu_203_p2__temp = op20_fu_203_p2 ;
   op19_reg_369__temp = op19_reg_369 ;
   tmp8_reg_354__temp = tmp8_reg_354 ;
   op14_reg_341__temp = op14_reg_341 ;
   tmp2_fu_232_p1__temp = tmp2_fu_232_p1 ;
   op20_reg_375__temp = op20_reg_375 ;
   op13_fu_168_p2__temp = op13_fu_168_p2 ;
   grp_fu_183_p2__temp = grp_fu_183_p2 ;
   grp_fu_199_p2__temp = grp_fu_199_p2 ;
   tmp_reg_401__temp = tmp_reg_401 ;
   tmp2_reg_406__temp = tmp2_reg_406 ;
   grp_fu_187_p2__temp = grp_fu_187_p2 ;
   tmp7_reg_349__temp = tmp7_reg_349 ;
   tmp2_fu_232_p2__temp = tmp2_fu_232_p2 ;
   tmp_fu_227_p2__temp = tmp_fu_227_p2 ;
   op14_fu_178_p2__temp = op14_fu_178_p2 ;
   tmp_fu_227_p1__temp = tmp_fu_227_p1 ;
   op13_reg_333__temp = op13_reg_333 ;
   ap_NS_fsm__temp = ap_NS_fsm ;
   op7_reg_323__temp = op7_reg_323 ;
   mux_out_neg2__temp = mux_out_neg2 ;
   ap_CS_fsm__temp = ap_CS_fsm ;
   tmp9_fu_249_p2__temp = tmp9_fu_249_p2 ;
   G2__temp = G2 ;
   grp_fu_219_p2__temp = grp_fu_219_p2 ;
   op28_fu_265_p2__temp = op28_fu_265_p2 ;
   grp_fu_139_p2__temp = grp_fu_139_p2 ;
   grp_fu_191_p2__temp = grp_fu_191_p2 ;
   G1__temp = G1 ;
   ap_ready__temp = ap_ready ;
   ap_return1_ap_vld__temp = ap_return1_ap_vld ;
   op21_reg_421__temp = op21_reg_421 ;
   op6_reg_318__temp = op6_reg_318 ;
   op1_reg_411__temp = op1_reg_411 ;
   grp_fu_241_p2__temp = grp_fu_241_p2 ;
   reg2__temp = reg2 ;
   reg1__temp = reg1 ;
   tmp5_fu_173_p2__temp = tmp5_fu_173_p2 ;
   grp_fu_213_p2__temp = grp_fu_213_p2 ;
   grp_fu_157_p2__temp = grp_fu_157_p2 ;
   o2__temp = o2 ;
   op17_reg_359__temp = op17_reg_359 ;
   grp_fu_151_p2__temp = grp_fu_151_p2 ;
   op18_reg_364__temp = op18_reg_364 ;
   reg_out2__temp = reg_out2 ;
   i4__temp = i4 ;
   i6__temp = i6 ;
   tmp10_fu_270_p2__temp = tmp10_fu_270_p2 ;
   o2_ap_vld__temp = o2_ap_vld ;
   tmp4_fu_163_p2__temp = tmp4_fu_163_p2 ;
   op22_reg_426__temp = op22_reg_426 ;
   i1__temp = i1 ;
   o1_ap_vld__temp = o1_ap_vld ;
   GG1__temp = GG1 ;
   mux_out1__temp = mux_out1 ;
   G4__temp = G4 ;
   grp_fu_237_p2__temp = grp_fu_237_p2 ;
   i2__temp = i2 ;
   o1__temp = o1 ;
   grp_fu_145_p2__temp = grp_fu_145_p2 ;
   ap_done__temp = ap_done ;
   GG2__temp = GG2 ;
   op2_reg_416__temp = op2_reg_416 ;
   tmp11_reg_441__temp = tmp11_reg_441 ;
   i5__temp = i5 ;
   trigger_in__temp = trigger_in ;
   mux_out_neg1__temp = mux_out_neg1 ;
   o4_ap_vld__temp = o4_ap_vld ;
   tmp11_fu_260_p2__temp = tmp11_fu_260_p2 ;
   ap_idle__temp = ap_idle ;
   o3__temp = o3 ;
   op8_reg_328__temp = op8_reg_328 ;
   tmp6_fu_245_p2__temp = tmp6_fu_245_p2 ;
   i3__temp = i3 ;
   ap_start__temp = ap_start ;
   ap_return1__temp = ap_return1 ;
   tmp3_reg_436__temp = tmp3_reg_436 ;
   op27_fu_253_p2__temp = op27_fu_253_p2 ;
   grp_fu_195_p2__temp = grp_fu_195_p2 ;
   o4__temp = o4 ;
   o3_ap_vld__temp = o3_ap_vld ;
   grp_fu_207_p2__temp = grp_fu_207_p2 ;
   mux_out2__temp = mux_out2 ;
   grp_fu_223_p2__temp = grp_fu_223_p2 ;
   ap_clk__temp = ap_clk ;
   ap_rst__temp = ap_rst ;
   tmp1_reg_431__temp = tmp1_reg_431 ;
   G3__temp = G3 ;
   reg_out1__temp = reg_out1 ;
   op5_reg_313__temp = op5_reg_313 ;

       if(1 == ap_CS_fsm_state11)
       {
           ap_done =  1;
			if(ap_done==1){
			}
       }
       if(1 == ap_CS_fsm_state11)
       {
           ap_ready =  1;
       }
       if(1 == ap_CS_fsm_state11)
       {
           ap_return1_ap_vld = 1;
               o2 =   ( op14_reg_341__temp  & 4294967295 ) ;
               o3 =   (  ( (  ( ( op2_reg_416__temp  + op21_reg_421__temp  ) & 4294967295 )  +  ( ( op1_reg_411__temp  + op22_reg_426__temp  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
               ap_return1 =  ( ( tmp11_reg_441 +  ( ( do_twos_complement( op13_reg_333 , 32 )  + do_twos_complement(  ( ( tmp3_reg_436 + tmp1_reg_431 ) & 4294967295 )  , 32 )  ) & 4294967295 )  ) & 4294967295 ) ;
               o1 =   ( op13_reg_333__temp  & 4294967295 ) ;
               o4 =   (  ( ( tmp3_reg_436__temp  + tmp1_reg_431__temp  ) & 4294967295 )  & 4294967295 ) ;
       }
       if(1 == ap_CS_fsm_state11)
       {
           o1_ap_vld =  1;
               o2 =   ( op14_reg_341__temp  & 4294967295 ) ;
               o3 =   (  ( (  ( ( op2_reg_416__temp  + op21_reg_421__temp  ) & 4294967295 )  +  ( ( op1_reg_411__temp  + op22_reg_426__temp  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
               ap_return1 =  ( ( tmp11_reg_441 +  ( ( do_twos_complement( op13_reg_333 , 32 )  + do_twos_complement(  ( ( tmp3_reg_436 + tmp1_reg_431 ) & 4294967295 )  , 32 )  ) & 4294967295 )  ) & 4294967295 ) ;
               o1 =   ( op13_reg_333__temp  & 4294967295 ) ;
               o4 =   (  ( ( tmp3_reg_436__temp  + tmp1_reg_431__temp  ) & 4294967295 )  & 4294967295 ) ;
       }
       if(1 == ap_CS_fsm_state11)
       {
           o4_ap_vld =  1;
               o2 =   ( op14_reg_341__temp  & 4294967295 ) ;
               o3 =   (  ( (  ( ( op2_reg_416__temp  + op21_reg_421__temp  ) & 4294967295 )  +  ( ( op1_reg_411__temp  + op22_reg_426__temp  ) & 4294967295 )  ) & 4294967295 )  & 4294967295 ) ;
               ap_return1 =  ( ( tmp11_reg_441 +  ( ( do_twos_complement( op13_reg_333 , 32 )  + do_twos_complement(  ( ( tmp3_reg_436 + tmp1_reg_431 ) & 4294967295 )  , 32 )  ) & 4294967295 )  ) & 4294967295 ) ;
               o1 =   ( op13_reg_333__temp  & 4294967295 ) ;
               o4 =   (  ( ( tmp3_reg_436__temp  + tmp1_reg_431__temp  ) & 4294967295 )  & 4294967295 ) ;
       }
       if(ap_done==1){
       	goto end;
       }
       goto ap_ST_fsm_state1;
   end:
	*G1__1=G1;
	*G2__1=G2;
	*G3__1=G3;
	*G4__1=G4;
	*GG1__1=GG1;
	*GG2__1=GG2;
	*ap_clk__1=ap_clk;
	*ap_done__1=ap_done;
	*ap_idle__1=ap_idle;
	*ap_ready__1=ap_ready;
	*ap_return1__1=ap_return1;
	*ap_return1_ap_vld__1=ap_return1_ap_vld;
	*ap_rst__1=ap_rst;
	*ap_start__1=ap_start;
	*i1__1=i1;
	*i2__1=i2;
	*i3__1=i3;
	*i4__1=i4;
	*i5__1=i5;
	*i6__1=i6;
	*o1__1=o1;
	*o1_ap_vld__1=o1_ap_vld;
	*o2__1=o2;
	*o2_ap_vld__1=o2_ap_vld;
	*o3__1=o3;
	*o3_ap_vld__1=o3_ap_vld;
	*o4__1=o4;
	*o4_ap_vld__1=o4_ap_vld;
	*trigger_in__1=trigger_in;
	printf("%lld\n",do_twos_complement(ap_return1,32));
       return;
}

int main(){
	for(int i=0; i<100; i++){
		unsigned long long int G1__1;
		unsigned long long int G2__1;
		unsigned long long int G3__1;
		unsigned long long int G4__1;
		unsigned long long int GG1__1;
		unsigned long long int GG2__1;
		unsigned long long int ap_clk__1 = 1;
		unsigned long long int ap_done__1 = 0;
		unsigned long long int ap_idle__1 = 0;
		unsigned long long int ap_ready__1 = 1;
		unsigned long long int ap_return1__1 = 0;
		unsigned long long int ap_return1_ap_vld__1 = 0;
		unsigned long long int ap_rst__1 = 0;
		unsigned long long int ap_start__1 = 1;
		unsigned long long int i1__1;
		unsigned long long int i2__1;
		unsigned long long int i3__1;
		unsigned long long int i4__1;
		unsigned long long int i5__1;
		unsigned long long int i6__1;
		unsigned long long int o1__1 = 0;
		unsigned long long int o1_ap_vld__1 = 0;
		unsigned long long int o2__1 = 0;
		unsigned long long int o2_ap_vld__1 = 0;
		unsigned long long int o3__1 = 0;
		unsigned long long int o3_ap_vld__1 = 0;
		unsigned long long int o4__1 = 0;
		unsigned long long int o4_ap_vld__1 = 0;
		unsigned long long int trigger = 1;
		int dummy = 1;
		scanf("%llu %llu %llu %llu %llu %llu %llu %llu %llu %llu %llu %llu",&G1__1,&G2__1,&G3__1,&G4__1,&GG1__1,&GG2__1,&i1__1,&i2__1,&i3__1,&i4__1,&i5__1,&i6__1);
		
				hls_macc(&G1__1,&G2__1,&G3__1,&G4__1,&GG1__1,&GG2__1,&ap_clk__1,&ap_done__1,&ap_idle__1,&ap_ready__1,&ap_return1__1,&ap_return1_ap_vld__1,&ap_rst__1,&ap_start__1,&i1__1,&i2__1,&i3__1,&i4__1,&i5__1,&i6__1,&o1__1,&o1_ap_vld__1,&o2__1,&o2_ap_vld__1,&o3__1,&o3_ap_vld__1,&o4__1,&o4_ap_vld__1,&trigger,dummy);
}
return 0;
}
