==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_TV_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21962 ; free virtual = 44653
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21962 ; free virtual = 44653
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21962 ; free virtual = 44653
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'SiS_GetModeID_TV' into 'main' (extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_TV_with_main.c:166) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21962 ; free virtual = 44653
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21962 ; free virtual = 44653
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21962 ; free virtual = 44653
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.68 seconds; current allocated memory: 102.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 102.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 102.515 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21961 ; free virtual = 44653
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversgpudrmamdpowerplayhwmgrsmu7_hwmgr.c_smu7_get_profiling_clk_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversgpudrmamdpowerplayhwmgrsmu7_hwmgr.c_smu7_get_profiling_clk_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversgpudrmamdpowerplayhwmgrsmu7_hwmgr.c_smu7_get_profiling_clk_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_TV_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:43 ; elapsed = 00:24:50 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26916 ; free virtual = 37399
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:43 ; elapsed = 00:24:50 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26916 ; free virtual = 37399
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:44 ; elapsed = 00:24:52 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26916 ; free virtual = 37399
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_TV_with_main.c:53: unsupported memory access on variable 'ModeIndex_512x384' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_TV_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:58 ; elapsed = 00:26:02 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26918 ; free virtual = 37402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:58 ; elapsed = 00:26:02 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26918 ; free virtual = 37402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:59 ; elapsed = 00:26:04 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26919 ; free virtual = 37402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:00 ; elapsed = 00:26:04 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26919 ; free virtual = 37402
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:00 ; elapsed = 00:26:04 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26919 ; free virtual = 37402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:00 ; elapsed = 00:26:04 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26918 ; free virtual = 37401
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SiS_GetModeID_TV' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SiS_GetModeID_TV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 149.05 seconds; current allocated memory: 142.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 142.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SiS_GetModeID_TV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_TV/VGAEngine' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_TV/VBFlags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_TV/HDisplay' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_TV/VDisplay' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_TV/Depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID_TV/VBFlags2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SiS_GetModeID_TV' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_TV/VGAEngine' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_TV/VBFlags' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_TV/HDisplay' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_TV/VDisplay' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_TV/Depth' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID_TV/VBFlags2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SiS_GetModeID_TV'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 142.848 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:01 ; elapsed = 00:26:06 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26918 ; free virtual = 37401
INFO: [VHDL 208-304] Generating VHDL RTL for SiS_GetModeID_TV.
INFO: [VLOG 209-307] Generating Verilog RTL for SiS_GetModeID_TV.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_with_main.c/solution1'.
