{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554350406889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554350406893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 01:00:06 2019 " "Processing started: Thu Apr  4 01:00:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554350406893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350406893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microarquitetura -c microarquitetura " "Command: quartus_map --read_settings_files=on --write_settings_files=off microarquitetura -c microarquitetura" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350406893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554350407338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554350407339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microarquitetura.bdf 1 1 " "Found 1 design units, including 1 entities, in source file microarquitetura.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 microarquitetura " "Found entity 1: microarquitetura" {  } { { "microarquitetura.bdf" "" { Schematic "/home/prometheus/quartus-workspace/microarquitetura/microarquitetura.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350434563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350434563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microarquitetura " "Elaborating entity \"microarquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554350434680 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/microarquiteturaQsys.v 1 1 " "Using design file microarquiteturaQsys/synthesis/microarquiteturaQsys.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys " "Found entity 1: microarquiteturaQsys" {  } { { "microarquiteturaQsys.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/microarquiteturaQsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350434693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350434693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys microarquiteturaQsys:inst " "Elaborating entity \"microarquiteturaQsys\" for hierarchy \"microarquiteturaQsys:inst\"" {  } { { "microarquitetura.bdf" "inst" { Schematic "/home/prometheus/quartus-workspace/microarquitetura/microarquitetura.bdf" { { 56 312 632 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350434696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v 5 5 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: microarquiteturaQsys_jtag_uart_0_sim_scfifo_w" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350434747 ""} { "Info" "ISGN_ENTITY_NAME" "2 microarquiteturaQsys_jtag_uart_0_scfifo_w " "Found entity 2: microarquiteturaQsys_jtag_uart_0_scfifo_w" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350434747 ""} { "Info" "ISGN_ENTITY_NAME" "3 microarquiteturaQsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: microarquiteturaQsys_jtag_uart_0_sim_scfifo_r" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350434747 ""} { "Info" "ISGN_ENTITY_NAME" "4 microarquiteturaQsys_jtag_uart_0_scfifo_r " "Found entity 4: microarquiteturaQsys_jtag_uart_0_scfifo_r" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350434747 ""} { "Info" "ISGN_ENTITY_NAME" "5 microarquiteturaQsys_jtag_uart_0 " "Found entity 5: microarquiteturaQsys_jtag_uart_0" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350434747 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350434747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_jtag_uart_0 microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"microarquiteturaQsys_jtag_uart_0\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\"" {  } { { "microarquiteturaQsys.v" "jtag_uart_0" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/microarquiteturaQsys.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350434750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_jtag_uart_0_scfifo_w microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w " "Elaborating entity \"microarquiteturaQsys_jtag_uart_0_scfifo_w\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\"" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "the_microarquiteturaQsys_jtag_uart_0_scfifo_w" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350434789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "wfifo" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350436206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350436217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350436217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350436217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350436217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350436217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350436217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350436217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350436217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350436217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350436217 ""}  } { { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554350436217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350436346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350436346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350436347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350436359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350436359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350436360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350436373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350436373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350436373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350436685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350436685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350436686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350437089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350437089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350437090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350437382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350437382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_w:the_microarquiteturaQsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350437382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_jtag_uart_0_scfifo_r microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_r:the_microarquiteturaQsys_jtag_uart_0_scfifo_r " "Elaborating entity \"microarquiteturaQsys_jtag_uart_0_scfifo_r\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|microarquiteturaQsys_jtag_uart_0_scfifo_r:the_microarquiteturaQsys_jtag_uart_0_scfifo_r\"" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "the_microarquiteturaQsys_jtag_uart_0_scfifo_r" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350437397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350438172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350438235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350438235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350438235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350438235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350438235 ""}  } { { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554350438235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350440422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:microarquiteturaQsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350440972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_leds.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_leds.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_leds " "Found entity 1: microarquiteturaQsys_leds" {  } { { "microarquiteturaQsys_leds.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441126 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350441126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_leds microarquiteturaQsys:inst\|microarquiteturaQsys_leds:leds " "Elaborating entity \"microarquiteturaQsys_leds\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_leds:leds\"" {  } { { "microarquiteturaQsys.v" "leds" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/microarquiteturaQsys.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350441127 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0 " "Found entity 1: microarquiteturaQsys_nios2_gen2_0" {  } { { "microarquiteturaQsys_nios2_gen2_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350441142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0 microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "microarquiteturaQsys.v" "nios2_gen2_0" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/microarquiteturaQsys.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350441143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v 21 21 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v, which is not specified as a design file for the current project, but contains definitions for 21 design units and 21 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "2 microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "3 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "4 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "5 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "6 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "7 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "8 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "9 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "10 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "11 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "12 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "13 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "14 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "15 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "16 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "17 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "18 microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "19 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "20 microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""} { "Info" "ISGN_ENTITY_NAME" "21 microarquiteturaQsys_nios2_gen2_0_cpu " "Found entity 21: microarquiteturaQsys_nios2_gen2_0_cpu" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350441198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\"" {  } { { "microarquiteturaQsys_nios2_gen2_0.v" "cpu" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350441229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_cpu_test_bench" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441521 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350441521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_test_bench microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_test_bench:the_microarquiteturaQsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_test_bench:the_microarquiteturaQsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_test_bench" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350441524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350441552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350441768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350441791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350441791 ""}  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554350441791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350441915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350441915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350441915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b_module microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b_module:microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "microarquiteturaQsys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350441968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350441994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442124 ""}  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554350442124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_td_mode microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_td_mode:microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_td_mode:microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\|microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module:microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\|microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module:microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\|microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module:microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\|microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module:microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\|microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module:microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\|microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module:microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350442993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\|microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module:microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\|microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module:microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350442994 ""}  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554350442994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350443112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350443112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\|microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module:microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_ocimem\|microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram_module:microarquiteturaQsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350443169 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350443169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443170 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350443194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350443194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443196 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350443323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350443323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443459 ""}  } { { "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554350443459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443461 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_nios2_gen2_0:nios2_gen2_0\|microarquiteturaQsys_nios2_gen2_0_cpu:cpu\|microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci:the_microarquiteturaQsys_nios2_gen2_0_cpu_nios2_oci\|microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:microarquiteturaQsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443484 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_onchip_memory2_0.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_onchip_memory2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_onchip_memory2_0 " "Found entity 1: microarquiteturaQsys_onchip_memory2_0" {  } { { "microarquiteturaQsys_onchip_memory2_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350443504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350443504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_onchip_memory2_0 microarquiteturaQsys:inst\|microarquiteturaQsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"microarquiteturaQsys_onchip_memory2_0\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "microarquiteturaQsys.v" "onchip_memory2_0" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/microarquiteturaQsys.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram microarquiteturaQsys:inst\|microarquiteturaQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "microarquiteturaQsys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "microarquiteturaQsys:inst\|microarquiteturaQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"microarquiteturaQsys:inst\|microarquiteturaQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "microarquiteturaQsys_onchip_memory2_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "microarquiteturaQsys:inst\|microarquiteturaQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"microarquiteturaQsys:inst\|microarquiteturaQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/prometheus/quartus-workspace/microarquitetura/onchip_mem.hex " "Parameter \"init_file\" = \"/home/prometheus/quartus-workspace/microarquitetura/onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554350443598 ""}  } { { "microarquiteturaQsys_onchip_memory2_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554350443598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_evk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_evk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_evk1 " "Found entity 1: altsyncram_evk1" {  } { { "db/altsyncram_evk1.tdf" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/altsyncram_evk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350443722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350443722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_evk1 microarquiteturaQsys:inst\|microarquiteturaQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_evk1:auto_generated " "Elaborating entity \"altsyncram_evk1\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_evk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443723 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "/home/prometheus/quartus-workspace/microarquitetura/onchip_mem.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File /home/prometheus/quartus-workspace/microarquitetura/onchip_mem.hex -- setting all initial values to 0" {  } { { "microarquiteturaQsys_onchip_memory2_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_onchip_memory2_0.v" 69 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1554350443811 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_switches.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_switches.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_switches " "Found entity 1: microarquiteturaQsys_switches" {  } { { "microarquiteturaQsys_switches.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350443867 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350443867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_switches microarquiteturaQsys:inst\|microarquiteturaQsys_switches:switches " "Elaborating entity \"microarquiteturaQsys_switches\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_switches:switches\"" {  } { { "microarquiteturaQsys.v" "switches" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/microarquiteturaQsys.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443868 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0 " "Found entity 1: microarquiteturaQsys_mm_interconnect_0" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350443900 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350443900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0 microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "microarquiteturaQsys.v" "mm_interconnect_0" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/microarquiteturaQsys.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350443906 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "altera_merlin_master_translator.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "altera_merlin_slave_translator.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "switches_s1_translator" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "altera_merlin_master_agent.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444516 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444543 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "altera_merlin_slave_agent.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444577 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "altera_merlin_burst_uncompressor.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444628 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "altera_avalon_sc_fifo.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444667 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microarquiteturaQsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at microarquiteturaQsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microarquiteturaQsys_mm_interconnect_0_router.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554350444786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microarquiteturaQsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at microarquiteturaQsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microarquiteturaQsys_mm_interconnect_0_router.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554350444786 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv 2 2 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_router_default_decode " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_router_default_decode" {  } { { "microarquiteturaQsys_mm_interconnect_0_router.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444788 ""} { "Info" "ISGN_ENTITY_NAME" "2 microarquiteturaQsys_mm_interconnect_0_router " "Found entity 2: microarquiteturaQsys_mm_interconnect_0_router" {  } { { "microarquiteturaQsys_mm_interconnect_0_router.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444788 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0_router microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_router:router " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0_router\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_router:router\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "router" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0_router_default_decode microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_router:router\|microarquiteturaQsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0_router_default_decode\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_router:router\|microarquiteturaQsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "microarquiteturaQsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444831 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel microarquiteturaQsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at microarquiteturaQsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "microarquiteturaQsys_mm_interconnect_0_router_002.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554350444848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel microarquiteturaQsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at microarquiteturaQsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "microarquiteturaQsys_mm_interconnect_0_router_002.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554350444848 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv 2 2 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_router_002_default_decode" {  } { { "microarquiteturaQsys_mm_interconnect_0_router_002.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444850 ""} { "Info" "ISGN_ENTITY_NAME" "2 microarquiteturaQsys_mm_interconnect_0_router_002 " "Found entity 2: microarquiteturaQsys_mm_interconnect_0_router_002" {  } { { "microarquiteturaQsys_mm_interconnect_0_router_002.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0_router_002 microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0_router_002\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_router_002:router_002\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "router_002" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0_router_002_default_decode microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_router_002:router_002\|microarquiteturaQsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_router_002:router_002\|microarquiteturaQsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "microarquiteturaQsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444868 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_cmd_demux " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_cmd_demux" {  } { { "microarquiteturaQsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0_cmd_demux microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0_cmd_demux\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_cmd_mux " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_cmd_mux" {  } { { "microarquiteturaQsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444936 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0_cmd_mux microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0_cmd_mux\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444939 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Using design file microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "altera_merlin_arbitrator.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444985 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "altera_merlin_arbitrator.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350444985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350444985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "microarquiteturaQsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350444996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_rsp_demux " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_rsp_demux" {  } { { "microarquiteturaQsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350445033 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350445033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0_rsp_demux microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0_rsp_demux\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350445035 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_rsp_mux " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_rsp_mux" {  } { { "microarquiteturaQsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350445070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350445070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0_rsp_mux microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0_rsp_mux\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350445074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "microarquiteturaQsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350445130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350445139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter" {  } { { "microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350445160 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350445160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "microarquiteturaQsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0.v" 2217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350445162 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350445180 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350445180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_mm_interconnect_0:mm_interconnect_0\|microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350445182 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_irq_mapper.sv 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_irq_mapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 microarquiteturaQsys_irq_mapper " "Found entity 1: microarquiteturaQsys_irq_mapper" {  } { { "microarquiteturaQsys_irq_mapper.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350445210 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350445210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microarquiteturaQsys_irq_mapper microarquiteturaQsys:inst\|microarquiteturaQsys_irq_mapper:irq_mapper " "Elaborating entity \"microarquiteturaQsys_irq_mapper\" for hierarchy \"microarquiteturaQsys:inst\|microarquiteturaQsys_irq_mapper:irq_mapper\"" {  } { { "microarquiteturaQsys.v" "irq_mapper" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/microarquiteturaQsys.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350445211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "altera_reset_controller.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350445224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350445224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller microarquiteturaQsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"microarquiteturaQsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "microarquiteturaQsys.v" "rst_controller" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/microarquiteturaQsys.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350445227 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microarquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Using design file microarquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "altera_reset_synchronizer.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350445249 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1554350445249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer microarquiteturaQsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"microarquiteturaQsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350445250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer microarquiteturaQsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"microarquiteturaQsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350445259 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1554350448335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.04.01:00:58 Progress: Loading sld8973eb90/alt_sld_fab_wrapper_hw.tcl " "2019.04.04.01:00:58 Progress: Loading sld8973eb90/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350458700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350465128 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350465595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350468544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350468965 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350469392 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350469875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350469882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350469882 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1554350470757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8973eb90/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8973eb90/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8973eb90/alt_sld_fab.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/ip/sld8973eb90/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350471585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350471585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350471942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350471942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350471945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350471945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350472234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350472234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350472582 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350472582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350472582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/db/ip/sld8973eb90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554350472877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350472877 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554350483719 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 352 -1 0 } } { "altera_merlin_arbitrator.sv" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "microarquiteturaQsys_jtag_uart_0.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_jtag_uart_0.v" 398 -1 0 } } { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "microarquiteturaQsys_nios2_gen2_0_cpu.v" "" { Text "/home/prometheus/quartus-workspace/microarquitetura/microarquiteturaQsys/synthesis/submodules/microarquiteturaQsys_nios2_gen2_0_cpu.v" 2099 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554350483952 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554350483953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350486855 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554350491422 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554350491682 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554350491682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350492140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/prometheus/quartus-workspace/microarquitetura/output_files/microarquitetura.map.smsg " "Generated suppressed messages file /home/prometheus/quartus-workspace/microarquitetura/output_files/microarquitetura.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350494429 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554350497970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554350497970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2023 " "Implemented 2023 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554350500247 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554350500247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1857 " "Implemented 1857 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554350500247 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554350500247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554350500247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1092 " "Peak virtual memory: 1092 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554350500317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  4 01:01:40 2019 " "Processing ended: Thu Apr  4 01:01:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554350500317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554350500317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:36 " "Total CPU time (on all processors): 00:02:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554350500317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554350500317 ""}
