Release 10.1.03 - xst K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> 
Reading design: nf2_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nf2_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : YES
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : "nf2_top.ngc"
Target Device                      : xc2vp50-7-ff1152

---- Source Options
Top Module Name                    : nf2_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : Yes
Equivalent register Removal        : NO
Slice Packing                      : NO
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : No

---- General Options
Hierarchy Separator                : /
Optimization Effort                : 2
Optimization Goal                  : speed
Keep Hierarchy                     : Yes
Global Optimization                : AllClockNets
RTL Output                         : No
Read Cores                         : No
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Bus Delimiter                      : ()
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Verilog 2001                       : YES
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/root/netfpga/lib/verilog/core/common/src/NF_2.1_defines.v" in library work
Compiling verilog include file "/root/netfpga/lib/verilog/core/common/src/udp_defines.v"
Compiling verilog file "/root/netfpga/lib/verilog/core/common/src/udp_defines.v" in library work
Compiling verilog file "/root/netfpga/projects/cpci/include/registers.v" in library work
Compiling verilog file "../include/registers.v" in library work
Compiling verilog file "../src/dump.v" in library work
Compiling verilog file "../src/fallthrough_small_fifo_old.v" in library work
Module <dump> compiled
Compiling verilog file "../src/firewall.v" in library work
Module <fallthrough_small_fifo_old> compiled
Compiling verilog file "../src/nf2_core.v" in library work
Module <firewall> compiled
Compiling verilog file "../src/sram_arbiter.v" in library work
Module <nf2_core> compiled
Compiling verilog file "../src/user_data_path.v" in library work
Module <sram_arbiter> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_queue_no_regs.v" in library work
Module <user_data_path> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_queue_regs.v" in library work
Module <cpu_dma_queue_no_regs> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_queue.v" in library work
Module <cpu_dma_queue_regs> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_rx_queue.v" in library work
Module <cpu_dma_queue> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_tx_queue.v" in library work
Module <cpu_dma_rx_queue> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/mac_grp_regs.v" in library work
Module <cpu_dma_tx_queue> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/nf2_mac_grp.v" in library work
Module <mac_grp_regs> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/rx_queue.v" in library work
Module <nf2_mac_grp> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/tx_queue.v" in library work
Module <rx_queue> compiled
Compiling verilog file "/root/netfpga/lib/verilog/contrib/ucsd/gig_eth_mac/src/CRC_chk.v" in library work
Module <tx_queue> compiled
Compiling verilog file "/root/netfpga/lib/verilog/contrib/ucsd/gig_eth_mac/src/CRC_gen.v" in library work
Module <CRC_chk> compiled
Compiling verilog file "/root/netfpga/lib/verilog/contrib/ucsd/gig_eth_mac/src/gig_eth_mac_rx.v" in library work
Module <CRC_gen> compiled
Compiling verilog file "/root/netfpga/lib/verilog/contrib/ucsd/gig_eth_mac/src/gig_eth_mac_tx.v" in library work
Module <gig_eth_mac_rx> compiled
Compiling verilog file "/root/netfpga/lib/verilog/contrib/ucsd/gig_eth_mac/src/gig_eth_mac.v" in library work
Module <gig_eth_mac_tx> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/input_arbiter/rr_input_arbiter/src/in_arb_regs.v" in library work
Module <gig_eth_mac> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/input_arbiter/rr_input_arbiter/src/input_arbiter.v" in library work
Module <in_arb_regs> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/nf2/generic_top/src/nf2_top.v" in library work
Module <input_arbiter> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/nf2/generic_top/src/rgmii_io.v" in library work
Module <nf2_top> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/nf2/reference_core/src/nf2_reg_grp.v" in library work
Module <rgmii_io> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/user_data_path/udp_reg_master/src/udp_reg_master.v" in library work
Module <nf2_reg_grp> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/output_port_lookup/nic/src/output_port_lookup.v" in library work
Module <udp_reg_master> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/oq_header_parser.v" in library work
Module <output_port_lookup> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/output_queues.v" in library work
Module <oq_header_parser> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/sram_arbiter/sram_weighted_rr/src/cnet_sram_sm.v" in library work
Module <output_queues> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/sram_arbiter/sram_weighted_rr/src/sram_reg_access.v" in library work
Module <cnet_sram_sm> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io/mdio/src/nf2_mdio.v" in library work
Module <sram_reg_access> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/cpci_bus/src/cpci_bus.v" in library work
Module <nf2_mdio> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/dma/src/nf2_dma_bus_fsm.v" in library work
Module <cpci_bus> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/dma/src/nf2_dma_que_intfc.v" in library work
Module <nf2_dma_bus_fsm> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/dma/src/nf2_dma_regs.v" in library work
Module <nf2_dma_que_intfc> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/dma/src/nf2_dma_sync.v" in library work
Module <nf2_dma_regs> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/dma/src/nf2_dma.v" in library work
Module <nf2_dma_sync> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/add_rm_hdr/src/add_hdr.v" in library work
Module <nf2_dma> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/add_rm_hdr/src/add_rm_hdr.v" in library work
Module <add_hdr> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/add_rm_hdr/src/rm_hdr.v" in library work
Module <add_rm_hdr> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/arbitrator.v" in library work
Module <rm_hdr> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/decoder.v" in library work
Module <arbitrator> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/device_id_reg.v" in library work
Module <decoder> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/fallthrough_small_fifo.v" in library work
Module <device_id_reg> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/lfsr32.v" in library work
Module <fallthrough_small_fifo> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/priority_encoder.v" in library work
Module <lfsr32> compiled
Module <priority_encoder> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/pulse_synchronizer.v" in library work
Module <pri_encode_test> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/reg_grp.v" in library work
Module <pulse_synchronizer> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/rotate.v" in library work
Module <reg_grp> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/small_async_fifo.v" in library work
Module <rotate> compiled
Module <small_async_fifo> compiled
Module <sync_r2w> compiled
Module <sync_w2r> compiled
Module <rptr_empty> compiled
Module <wptr_full> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/small_fifo.v" in library work
Module <fifo_mem> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/small_fifo_v2.v" in library work
Module <small_fifo_v1> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/small_fifo_v3.v" in library work
Module <small_fifo_v2> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/unused_reg.v" in library work
Module <small_fifo> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_cntr_regs.v" in library work
Module <unused_reg> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_hw_regs.v" in library work
Module <generic_cntr_regs> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_regs.v" in library work
Module <generic_hw_regs> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_sw_regs.v" in library work
Module <generic_regs> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_table_regs.v" in library work
Module <generic_sw_regs> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/common/src/cy7c1370.v" in library work
Module <generic_table_regs> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/common/src/ddr2.v" in library work
Module <cy7c1370> compiled
Compiling verilog include file "/root/netfpga/lib/verilog/core/common/src/ddr2_parameters.vh"
Compiling verilog file "/root/netfpga/lib/verilog/core/common/src/user_logic.v" in library work
Module <ddr2> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/src_coregen/cdq_rx_fifo_512x36_to_72.v" in library work
Module <user_logic> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/src_coregen/cdq_rx_fifo_512x36.v" in library work
Module <cdq_rx_fifo_512x36_to_72> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/src_coregen/cdq_tx_fifo_256x72_to_36.v" in library work
Module <cdq_rx_fifo_512x36> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/src_coregen/cdq_tx_fifo_512x36.v" in library work
Module <cdq_tx_fifo_256x72_to_36> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxfifo_8kx9_to_36.v" in library work
Module <cdq_tx_fifo_512x36> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxfifo_8kx9_to_72.v" in library work
Module <rxfifo_8kx9_to_36> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxlengthfifo_128x13.v" in library work
Module <rxfifo_8kx9_to_72> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/txfifo_1024x36_to_9.v" in library work
Module <rxlengthfifo_128x13> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/txfifo_512x72_to_9.v" in library work
Module <txfifo_1024x36_to_9> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/src_coregen/syncfifo_2048x72.v" in library work
Module <txfifo_512x72_to_9> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/cpci_bus/src/src_coregen/net2pci_16x32.v" in library work
Module <syncfifo_2048x72> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/cpci_bus/src/src_coregen/pci2net_16x60.v" in library work
Module <net2pci_16x32> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/dma/src/src_coregen/syncfifo_512x32.v" in library work
Module <pci2net_16x60> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/io_queues/add_rm_hdr/src/src_coregen/hdr_fifo.v" in library work
Module <syncfifo_512x32> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/src_coregen/async_fifo_256x72_to_36.v" in library work
Module <hdr_fifo> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/src_coregen/async_fifo_512x36_progfull_500.v" in library work
Module <async_fifo_256x72_to_36> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/src_coregen/async_fifo_512x36_to_72_progfull_500.v" in library work
Module <async_fifo_512x36_progfull_500> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/src_coregen/syncfifo_512x36_fallthrough.v" in library work
Module <async_fifo_512x36_to_72_progfull_500> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/src_coregen/syncfifo_512x36.v" in library work
Module <syncfifo_512x36_fallthrough> compiled
Compiling verilog file "/root/netfpga/lib/verilog/core/utils/src/src_coregen/syncfifo_512x72.v" in library work
Module <syncfifo_512x36> compiled
Module <syncfifo_512x72> compiled
No errors in compilation
Analysis of file <"nf2_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <nf2_top> in library <work>.

Analyzing hierarchy for module <rgmii_io> in library <work>.

Analyzing hierarchy for module <rgmii_io> in library <work>.

Analyzing hierarchy for module <rgmii_io> in library <work>.

Analyzing hierarchy for module <rgmii_io> in library <work>.

Analyzing hierarchy for module <nf2_core> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	NUM_QUEUES = "00000000000000000000000000001000"
	PKT_LEN_CNT_WIDTH = "00000000000000000000000000001011"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <cpci_bus> in library <work> with parameters.
	CPCI_NF2_ADDR_WIDTH = "00000000000000000000000000011011"
	CPCI_NF2_DATA_WIDTH = "00000000000000000000000000100000"
	P2N_IDLE = "00"
	P2N_RD_DONE = "10"
	READING = "01"

Analyzing hierarchy for module <user_data_path> in library <work> with parameters.
	ALL_SIGNAL_IDS_SIZE = "00000000000000000000000000001001"
	ALL_SIG_VALUES_SIZE = "00000000000000000000000000011000"
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	IN_ARB_STAGE_NUM = "00000000000000000000000000000010"
	NUM_INPUT_QUEUES = "00000000000000000000000000001000"
	NUM_IQ_BITS = "00000000000000000000000000000011"
	NUM_OUTPUT_QUEUES = "00000000000000000000000000001000"
	OP_LUT_STAGE_NUM = "00000000000000000000000000000100"
	OQ_STAGE_NUM = "00000000000000000000000000000110"
	SIGNAL_ID_SIZE = "00000000000000000000000000000011"
	SIG_VALUE_SIZE = "00000000000000000000000000001000"
	SRAM_ADDR_WIDTH = "00000000000000000000000000010011"
	SRAM_DATA_WIDTH = "00000000000000000000000001001000"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <nf2_reg_grp> in library <work> with parameters.
	CORE_TAG_ADDR = "000ZZZZZZZZZZZZZZZZZZZZZZ"
	DRAM_TAG_ADDR = "01ZZZZZZZZZZZZZZZZZZZZZZZZ"
	GET_REQ_STATE = "01"
	IDLE_STATE = "00"
	SRAM_TAG_ADDR = "001ZZZZZZZZZZZZZZZZZZZZZZ"
	TIMEOUT_COUNT_DOWN = "111111111"
	UDP_TAG_ADDR = "01ZZZZZZZZZZZZZZZZZZZZZZZ"
	WAIT_ACK_STATE = "10"

Analyzing hierarchy for module <reg_grp> in library <work> with parameters.
	NUM_OUTPUTS = "00000000000000000000000000000100"
	REG_ADDR_BITS = "00000000000000000000000000010110"
	SWITCH_ADDR_BITS = "00000000000000000000000000000010"

Analyzing hierarchy for module <reg_grp> in library <work> with parameters.
	NUM_OUTPUTS = "00000000000000000000000000010000"
	REG_ADDR_BITS = "00000000000000000000000000010100"
	SWITCH_ADDR_BITS = "00000000000000000000000000000100"

Analyzing hierarchy for module <device_id_reg> in library <work> with parameters.
	DEVICE_ID = "00000000000000000000000000000001"
	MAJOR = "00000000000000000000000000000001"
	MAX_STR_LEN = "00000000000000000000000001100100"
	MINOR = "00000000000000000000000000000001"
	NON_STR_REGS = "00000000000000000000000000000111"
	NUM_REGS = "00000000000000000000000001000000"
	PROJ_DESC = "Firewall to parser packets based in TCP port using register interface"
	PROJ_DESC_BYTE_LEN = "00000000000000000000000001100100"
	PROJ_DESC_WORD_LEN = "00000000000000000000000000011001"
	PROJ_DIR = "firewall"
	PROJ_DIR_BYTE_LEN = "00000000000000000000000001000000"
	PROJ_DIR_WORD_LEN = "00000000000000000000000000010000"
	PROJ_NAME = "FIREWALL"
	PROJ_NAME_BYTE_LEN = "00000000000000000000000001000000"
	PROJ_NAME_WORD_LEN = "00000000000000000000000000010000"
	REVISION = "00000000000000000000000000000010"
	WORD_WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <nf2_mdio> in library <work> with parameters.
	FALL_COUNT = "00000000000000000000000000001010"
	GLUE_IDLE = "00000000000000000000000000000000"
	GLUE_WAIT_PHY_READ = "00000000000000000000000000000001"
	GLUE_WAIT_PHY_WRITE = "00000000000000000000000000000010"
	GLUE_WAIT_REQ = "00000000000000000000000000000011"
	IDLE = "00000000000000000000000000000000"
	NONE = "00000000000000000000000000000000"
	NUM_REGS_USED = "00000000000000000000000010000000"
	READ = "00000000000000000000000000000010"
	RISE_COUNT = "00000000000000000000000000000101"
	RUN = "00000000000000000000000000000010"
	START = "00000000000000000000000000000001"
	WRITE = "00000000000000000000000000000001"

Analyzing hierarchy for module <nf2_dma> in library <work> with parameters.
	CPCI_NF2_DATA_WIDTH = "00000000000000000000000000100000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	NUM_CPU_QUEUES = "00000000000000000000000000000100"
	PKT_LEN_CNT_WIDTH = "00000000000000000000000000001011"
	USER_DATA_PATH_WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <unused_reg> in library <work> with parameters.
	REG_ADDR_WIDTH = "00000000000000000000000000010100"

Analyzing hierarchy for module <sram_arbiter> in library <work> with parameters.
	LEN_STATES = "00000000000000000000000000000010"
	RD_0 = "00000000000000000000000000000010"
	RD_1 = "00000000000000000000000000000100"
	REG_INT = "00000000000000000000000000000000"
	SRAM_ADDR_WIDTH = "00000000000000000000000000010011"
	SRAM_DATA_WIDTH = "00000000000000000000000001001000"
	WR_0 = "00000000000000000000000000000001"
	WR_1 = "00000000000000000000000000000011"

Analyzing hierarchy for module <nf2_mac_grp> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	PORT_NUMBER = "00000000000000000000000000000000"
	STAGE_NUMBER = "11111111"

Analyzing hierarchy for module <nf2_mac_grp> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	PORT_NUMBER = "00000000000000000000000000000010"
	STAGE_NUMBER = "11111111"

Analyzing hierarchy for module <nf2_mac_grp> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	PORT_NUMBER = "00000000000000000000000000000100"
	STAGE_NUMBER = "11111111"

Analyzing hierarchy for module <nf2_mac_grp> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	PORT_NUMBER = "00000000000000000000000000000110"
	STAGE_NUMBER = "11111111"

Analyzing hierarchy for module <cpu_dma_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	PORT_NUMBER = "00000000000000000000000000000001"
	USE_REGS = "00000000000000000000000000000000"

Analyzing hierarchy for module <cpu_dma_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	PORT_NUMBER = "00000000000000000000000000000011"
	USE_REGS = "00000000000000000000000000000000"

Analyzing hierarchy for module <cpu_dma_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	PORT_NUMBER = "00000000000000000000000000000101"
	USE_REGS = "00000000000000000000000000000000"

Analyzing hierarchy for module <cpu_dma_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	PORT_NUMBER = "00000000000000000000000000000111"
	USE_REGS = "00000000000000000000000000000000"

Analyzing hierarchy for module <unused_reg> in library <work> with parameters.
	REG_ADDR_WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <input_arbiter> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	IDLE = "00000000000000000000000000000000"
	NUM_QUEUES = "00000000000000000000000000001000"
	NUM_QUEUES_WIDTH = "00000000000000000000000000000011"
	NUM_STATES = "00000000000000000000000000000001"
	STAGE_NUMBER = "00000000000000000000000000000010"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"
	WR_PKT = "00000000000000000000000000000001"

Analyzing hierarchy for module <firewall> in library <work> with parameters.
	CHECK_PORTS = "00000000000000000000000000000111"
	CHECK_RULES = "00000000000000000000000000000110"
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	EMPTY_OUT_FIFO = "00000000000000000000000000001000"
	ICMP = "00000000000000000000000000000001"
	NUM_WORDS_SALVAS = "00000000000000000000000000000100"
	PAYLOAD = "00000000000000000000000000001001"
	SCTP = "00000000000000000000000010000100"
	SRAM_ADDR_WIDTH = "00000000000000000000000000010011"
	SRAM_DATA_WIDTH = "00000000000000000000000001001000"
	SRAM_PORTS_ADDR = "00000000000000000000000000000000"
	TCP = "00000000000000000000000000000110"
	UDP = "00000000000000000000000000010001"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"
	WAIT_PACKET = "00000000000000000000000000000001"
	WORD2_CHECK_IPV4 = "00000000000000000000000000000010"
	WORD3_CHECK_TCP_TTL = "00000000000000000000000000000011"
	WORD4_ADDR_CHKSUM = "00000000000000000000000000000100"
	WORD5_TCP_PORT = "00000000000000000000000000000101"

Analyzing hierarchy for module <output_port_lookup> in library <work> with parameters.
	CPU_QUEUE_NUM = "00000000000000000000000000000000"
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	INPUT_ARBITER_STAGE_NUM = "00000000000000000000000000000010"
	IN_MODULE_HDRS = "00000000000000000000000000000000"
	IN_PACKET = "00000000000000000000000000000001"
	IO_QUEUE_STAGE_NUM = "11111111"
	NUM_IQ_BITS = "00000000000000000000000000000011"
	NUM_OUTPUT_QUEUES = "00000000000000000000000000001000"
	STAGE_NUM = "00000000000000000000000000000100"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <output_queues> in library <work> with parameters.
	BUFFER_SIZE = "00000000000000000000100000000000"
	BUFFER_SIZE_WIDTH = "00000000000000000000000000001011"
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	MAX_PKT = "00000000000000000000100000000000"
	NUM_OQ_WIDTH = "00000000000000000000000000000011"
	NUM_OUTPUT_QUEUES = "00000000000000000000000000001000"
	NUM_STATES = "00000000000000000000000000000001"
	OP_LUT_STAGE_NUM = "00000000000000000000000000000100"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001011"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001000"
	STAGE_NUM = "00000000000000000000000000000110"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"
	WRITE_STORE_PACKET = "00000000000000000000000000000001"
	WRITE_WAIT_FOR_PACKET = "00000000000000000000000000000000"

Analyzing hierarchy for module <udp_reg_master> in library <work> with parameters.
	DONE = "00000000000000000000000000000010"
	PROCESSING = "00000000000000000000000000000001"
	SRC_ADDR = "00000000000000000000000000000000"
	TIMEOUT = "00000000000000000000000001111111"
	TIMEOUT_RESULT = "11011110101011010000000000000000"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"
	WAIT = "00000000000000000000000000000000"

Analyzing hierarchy for module <nf2_dma_bus_fsm> in library <work> with parameters.
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	IDLE_STATE = "0000"
	NUM_CPU_QUEUES = "00000000000000000000000000000100"
	OP_CODE_IDLE = "00"
	OP_CODE_STATUS_QUERY = "01"
	OP_CODE_TRANSF_C2N = "10"
	OP_CODE_TRANSF_N2C = "11"
	PKT_LEN_CNT_WIDTH = "00000000000000000000000000001011"
	PKT_LEN_MAX = "00000000000000000000011111111111"
	PKT_LEN_THRESHOLD = "00000000000000000000011111111011"
	QUERY_STATE = "0001"
	TIMEOUT_C2N = "1100"
	TIMEOUT_HOLD = "1010"
	TIMEOUT_N2C = "1101"
	TIMEOUT_QUERY = "1011"
	TRANSF_C2N_DATA_STATE = "0100"
	TRANSF_C2N_DONE_STATE = "0101"
	TRANSF_C2N_LEN_STATE = "0011"
	TRANSF_C2N_QID_STATE = "0010"
	TRANSF_N2C_DATA_STATE = "1000"
	TRANSF_N2C_DONE_STATE = "1001"
	TRANSF_N2C_LEN_STATE = "0111"
	TRANSF_N2C_QID_STATE = "0110"
	WATCHDOG_TIMEOUT = "00000000000010011000100101101000"
	WATCHDOG_TIMER_WIDTH = "00000000000000000000000000010100"

Analyzing hierarchy for module <nf2_dma_sync> in library <work> with parameters.
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	NUM_CPU_QUEUES = "00000000000000000000000000000100"

Analyzing hierarchy for module <nf2_dma_que_intfc> in library <work> with parameters.
	CPCI_NF2_DATA_WIDTH = "00000000000000000000000000100000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	DMA_RX_REQ = "1"
	DMA_TX_REQ = "0"
	DMA_WORD_IS_DATA = "0"
	DMA_WORD_IS_REQ = "1"
	IDLE_STATE = "00"
	NUM_CPU_QUEUES = "00000000000000000000000000000100"
	RX_STATE = "10"
	TX_STATE = "01"
	USER_DATA_PATH_WIDTH = "00000000000000000000000001000000"
	XFER_EOP = "1"
	XFER_NOT_EOP = "0"

Analyzing hierarchy for module <nf2_dma_regs> in library <work> with parameters.
	BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	DELTA_WIDTH = "00000000000000000000000000001101"
	NORMAL = "00000000000000000000000000000001"
	NUM_REGS_USED = "00000000000000000000000000000110"
	REG_FILE_ADDR_WIDTH = "00000000000000000000000000000011"
	RESET = "00000000000000000000000000000000"
	WORD_CNT_WIDTH = "00000000000000000000000000001010"

Analyzing hierarchy for module <pulse_synchronizer> in library <work>.

Analyzing hierarchy for module <gig_eth_mac> in library <work> with parameters.
	MAX_FRAME_SIZE_JUMBO = "00000000000000000010001100111110"
	MAX_FRAME_SIZE_STANDARD = "00000000000000000000010111110010"

Analyzing hierarchy for module <rx_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	LAST_WORD_BYTE_CNT_WIDTH = "00000000000000000000000000000011"
	MAX_PKT_SIZE = "00000000000000000000100000000000"
	OUT_LENGTH = "00000000000000000000000000000001"
	OUT_WAIT_PKT_AVAIL = "00000000000000000000000000000000"
	OUT_WAIT_PKT_DONE = "00000000000000000000000000000010"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001001"
	PORT_NUMBER = "00000000000000000000000000000000"
	RX_ADD_PAD = "00000000000000000000000000010000"
	RX_DROP_PKT = "00000000000000000000000000100000"
	RX_IDLE = "00000000000000000000000000000001"
	RX_RCV_PKT = "00000000000000000000000000000010"
	RX_WAIT_GOOD_OR_BAD = "00000000000000000000000000001000"
	RX_WR_LAST_WORD = "00000000000000000000000000000100"
	STAGE_NUMBER = "11111111"

Analyzing hierarchy for module <tx_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	IDLE = "00000000000000000000000000000001"
	NUM_BITS_BYTE_CNT = "00000000000000000000000000000011"
	NUM_PKTS_WAITING_WIDTH = "00000000000000000000000000000111"
	STAGE_NUMBER = "11111111"
	TX_DONE = "00000000000000000000000000010000"
	WAIT_FOR_ACK = "00000000000000000000000000000010"
	WAIT_FOR_BYTE_COUNT = "00000000000000000000000000001000"
	WAIT_FOR_EOP = "00000000000000000000000000000100"

Analyzing hierarchy for module <mac_grp_regs> in library <work> with parameters.
	BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	CTRL_WIDTH = "00000000000000000000000000001000"
	DELTA_WIDTH = "00000000000000000000000000001101"
	NORMAL = "00000000000000000000000000000001"
	NUM_REGS_USED = "00000000000000000000000000001101"
	REG_FILE_ADDR_WIDTH = "00000000000000000000000000000100"
	RESET = "00000000000000000000000000000000"
	WORD_CNT_WIDTH = "00000000000000000000000000001010"

Analyzing hierarchy for module <rx_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	LAST_WORD_BYTE_CNT_WIDTH = "00000000000000000000000000000011"
	MAX_PKT_SIZE = "00000000000000000000100000000000"
	OUT_LENGTH = "00000000000000000000000000000001"
	OUT_WAIT_PKT_AVAIL = "00000000000000000000000000000000"
	OUT_WAIT_PKT_DONE = "00000000000000000000000000000010"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001001"
	PORT_NUMBER = "00000000000000000000000000000010"
	RX_ADD_PAD = "00000000000000000000000000010000"
	RX_DROP_PKT = "00000000000000000000000000100000"
	RX_IDLE = "00000000000000000000000000000001"
	RX_RCV_PKT = "00000000000000000000000000000010"
	RX_WAIT_GOOD_OR_BAD = "00000000000000000000000000001000"
	RX_WR_LAST_WORD = "00000000000000000000000000000100"
	STAGE_NUMBER = "11111111"

Analyzing hierarchy for module <rx_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	LAST_WORD_BYTE_CNT_WIDTH = "00000000000000000000000000000011"
	MAX_PKT_SIZE = "00000000000000000000100000000000"
	OUT_LENGTH = "00000000000000000000000000000001"
	OUT_WAIT_PKT_AVAIL = "00000000000000000000000000000000"
	OUT_WAIT_PKT_DONE = "00000000000000000000000000000010"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001001"
	PORT_NUMBER = "00000000000000000000000000000100"
	RX_ADD_PAD = "00000000000000000000000000010000"
	RX_DROP_PKT = "00000000000000000000000000100000"
	RX_IDLE = "00000000000000000000000000000001"
	RX_RCV_PKT = "00000000000000000000000000000010"
	RX_WAIT_GOOD_OR_BAD = "00000000000000000000000000001000"
	RX_WR_LAST_WORD = "00000000000000000000000000000100"
	STAGE_NUMBER = "11111111"

Analyzing hierarchy for module <rx_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	LAST_WORD_BYTE_CNT_WIDTH = "00000000000000000000000000000011"
	MAX_PKT_SIZE = "00000000000000000000100000000000"
	OUT_LENGTH = "00000000000000000000000000000001"
	OUT_WAIT_PKT_AVAIL = "00000000000000000000000000000000"
	OUT_WAIT_PKT_DONE = "00000000000000000000000000000010"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001001"
	PORT_NUMBER = "00000000000000000000000000000110"
	RX_ADD_PAD = "00000000000000000000000000010000"
	RX_DROP_PKT = "00000000000000000000000000100000"
	RX_IDLE = "00000000000000000000000000000001"
	RX_RCV_PKT = "00000000000000000000000000000010"
	RX_WAIT_GOOD_OR_BAD = "00000000000000000000000000001000"
	RX_WR_LAST_WORD = "00000000000000000000000000000100"
	STAGE_NUMBER = "11111111"

Analyzing hierarchy for module <cpu_dma_rx_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	LAST_WORD_BYTE_CNT_WIDTH = "00000000000000000000000000000011"
	MAX_PKT_SIZE = "00000000000000000000100000000000"
	OUT_DROP_PKT = "10"
	OUT_WAIT_FOR_PKT = "00"
	OUT_XFER_PKT = "01"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001001"
	PORT_NUMBER = "00000000000000000000000000000001"
	STAGE_NUMBER = "00000000000000000000000011111111"

Analyzing hierarchy for module <cpu_dma_tx_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	IN_PROCESS_BODY = "1"
	IN_PROCESS_HDR = "0"
	LAST_WORD_BYTE_CNT_WIDTH = "00000000000000000000000000000011"
	MAX_PKT_SIZE = "00000000000000000000100000000000"
	OUT_PROCESS_BODY = "1"
	OUT_PROCESS_HDR = "0"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001001"
	STAGE_NUMBER = "00000000000000000000000011111111"

Analyzing hierarchy for module <cpu_dma_queue_regs> in library <work> with parameters.
	BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	DELTA_WIDTH = "00000000000000000000000000001101"
	NORMAL = "00000000000000000000000000000001"
	NUM_REGS_USED = "00000000000000000000000000010001"
	REG_FILE_ADDR_WIDTH = "00000000000000000000000000000101"
	RESET = "00000000000000000000000000000000"
	WORD_CNT_WIDTH = "00000000000000000000000000001010"

Analyzing hierarchy for module <cpu_dma_rx_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	LAST_WORD_BYTE_CNT_WIDTH = "00000000000000000000000000000011"
	MAX_PKT_SIZE = "00000000000000000000100000000000"
	OUT_DROP_PKT = "10"
	OUT_WAIT_FOR_PKT = "00"
	OUT_XFER_PKT = "01"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001001"
	PORT_NUMBER = "00000000000000000000000000000011"
	STAGE_NUMBER = "00000000000000000000000011111111"

Analyzing hierarchy for module <cpu_dma_rx_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	LAST_WORD_BYTE_CNT_WIDTH = "00000000000000000000000000000011"
	MAX_PKT_SIZE = "00000000000000000000100000000000"
	OUT_DROP_PKT = "10"
	OUT_WAIT_FOR_PKT = "00"
	OUT_XFER_PKT = "01"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001001"
	PORT_NUMBER = "00000000000000000000000000000101"
	STAGE_NUMBER = "00000000000000000000000011111111"

Analyzing hierarchy for module <cpu_dma_rx_queue> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	DMA_CTRL_WIDTH = "00000000000000000000000000000100"
	DMA_DATA_WIDTH = "00000000000000000000000000100000"
	ENABLE_HEADER = "00000000000000000000000000000001"
	LAST_WORD_BYTE_CNT_WIDTH = "00000000000000000000000000000011"
	MAX_PKT_SIZE = "00000000000000000000100000000000"
	OUT_DROP_PKT = "10"
	OUT_WAIT_FOR_PKT = "00"
	OUT_XFER_PKT = "01"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001100"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001001"
	PORT_NUMBER = "00000000000000000000000000000111"
	STAGE_NUMBER = "00000000000000000000000011111111"

Analyzing hierarchy for module <in_arb_regs> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000000011"
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	NUM_REGS_USED = "00000000000000000000000000001000"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <small_fifo> in library <work> with parameters.
	MAX_DEPTH = "00000000000000000000000000000100"
	MAX_DEPTH_BITS = "00000000000000000000000000000010"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000011"
	WIDTH = "00000000000000000000000001001000"

Analyzing hierarchy for module <fallthrough_small_fifo_old> in library <work> with parameters.
	MAX_DEPTH = "00000000000000000000000000001000"
	MAX_DEPTH_BITS = "00000000000000000000000000000011"
	NEARLY_FULL = "00000000000000000000000000000111"
	SEL_DIN = "00000000000000000000000000000000"
	SEL_KEEP = "00000000000000000000000000000010"
	SEL_QUEUE = "00000000000000000000000000000001"
	WIDTH = "00000000000000000000000001001000"

Analyzing hierarchy for module <generic_regs> in library <work> with parameters.
	ACK_UNFOUND_ADDRESSES = "00000000000000000000000000000001"
	COUNTER_DECREMENT_WIDTH = "00000000000000000000000000000001"
	COUNTER_INPUT_WIDTH = "00000000000000000000000000000001"
	COUNTER_UPDATE_WIDTH = "00000000000000000000000000000001"
	COUNTER_WIDTH = "00000000000000000000000000100000"
	HARDWARE_REGS_WIDTH = "00000000000000000000000000000001"
	INSTANCES = "00000000000000000000000000000001"
	INST_WIDTH = "00000000000000000000000000000000"
	MIN_UPDATE_INTERVAL = "00000000000000000000000000001000"
	NUM_COUNTERS = "00000000000000000000000000000000"
	NUM_HARDWARE_REGS = "00000000000000000000000000000000"
	NUM_INSTANCES = "00000000000000000000000000000001"
	NUM_SOFTWARE_REGS = "00000000000000000000000000000100"
	REG_ADDR_WIDTH = "00000000000000000000000000000101"
	REG_START_ADDR = "00000000000000000000000000000000"
	RESET_ON_READ = "00000000000000000000000000000000"
	REVERSE_WORD_ORDER = "00000000000000000000000000000000"
	SOFTWARE_REGS_WIDTH = "00000000000000000000000010000000"
	TAG = "000000000000000010"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <oq_header_parser> in library <work> with parameters.
	CTRL_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000001000000"
	IN_WAIT_DST_PORT_LENGTH = "00000000000000000000000000000001"
	IN_WAIT_EOP = "00000000000000000000000000000100"
	IN_WAIT_PKT_DATA = "00000000000000000000000000000010"
	IOQ_STAGE_NUM = "11111111"
	MAX_PKT = "00000000000000000000100000000000"
	NUM_INPUT_STATES = "00000000000000000000000000000011"
	NUM_OQ_WIDTH = "00000000000000000000000000000011"
	NUM_OUTPUT_QUEUES = "00000000000000000000000000001000"
	OP_LUT_STAGE_NUM = "00000000000000000000000000000100"
	PKT_BYTE_CNT_WIDTH = "00000000000000000000000000001011"
	PKT_WORD_CNT_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <fallthrough_small_fifo> in library <work> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000100"
	PROG_FULL_THRESHOLD = "00000000000000000000000000001111"
	WIDTH = "00000000000000000000000001001000"

Analyzing hierarchy for module <generic_regs> in library <work> with parameters.
	ACK_UNFOUND_ADDRESSES = "00000000000000000000000000000001"
	COUNTER_DECREMENT_WIDTH = "00000000000000000000000000000001"
	COUNTER_INPUT_WIDTH = "00000000000000000000000000000000"
	COUNTER_UPDATE_WIDTH = "00000000000000000000000000000001"
	COUNTER_WIDTH = "00000000000000000000000000100000"
	HARDWARE_REGS_WIDTH = "00000000000000000000000000100000"
	INSTANCES = "00000000000000000000000000000001"
	INST_WIDTH = "00000000000000000000000000000000"
	MIN_UPDATE_INTERVAL = "00000000000000000000000000001000"
	NUM_COUNTERS = "00000000000000000000000000000000"
	NUM_HARDWARE_REGS = "00000000000000000000000000000001"
	NUM_INSTANCES = "00000000000000000000000000000001"
	NUM_SOFTWARE_REGS = "00000000000000000000000000000001"
	REG_ADDR_WIDTH = "00000000000000000000000000000101"
	REG_START_ADDR = "00000000000000000000000000000000"
	RESET_ON_READ = "00000000000000000000000000000000"
	REVERSE_WORD_ORDER = "00000000000000000000000000000000"
	SOFTWARE_REGS_WIDTH = "00000000000000000000000000100000"
	TAG = "000000000000000100"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <generic_regs> in library <work> with parameters.
	ACK_UNFOUND_ADDRESSES = "00000000000000000000000000000001"
	COUNTER_DECREMENT_WIDTH = "00000000000000000000000000011000"
	COUNTER_INPUT_WIDTH = "00000000000000000000000000001100"
	COUNTER_UPDATE_WIDTH = "00000000000000000000000100100000"
	COUNTER_WIDTH = "00000000000000000000000000100000"
	HARDWARE_REGS_WIDTH = "00000000000000000000000100000000"
	INSTANCES = "00000000000000000000000000001000"
	INST_WIDTH = "00000000000000000000000000000011"
	MIN_UPDATE_INTERVAL = "00000000000000000000000000001000"
	NUM_COUNTERS = "00000000000000000000000000000011"
	NUM_HARDWARE_REGS = "00000000000000000000000000000001"
	NUM_INSTANCES = "00000000000000000000000000001000"
	NUM_SOFTWARE_REGS = "00000000000000000000000000000000"
	REG_ADDR_WIDTH = "00000000000000000000000000000101"
	REG_START_ADDR = "00000000000000000000000000000000"
	RESET_ON_READ = "00000000000000000000000000000000"
	REVERSE_WORD_ORDER = "00000000000000000000000000000000"
	SOFTWARE_REGS_WIDTH = "00000000000000000000000000001000"
	TAG = "000000000000000101"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <small_async_fifo> in library <work> with parameters.
	ALMOST_EMPTY_SIZE = "00000000000000000000000000000011"
	ALMOST_FULL_SIZE = "00000000000000000000000000000101"
	ASIZE = "00000000000000000000000000000011"
	DSIZE = "00000000000000000000000000100101"

Analyzing hierarchy for module <small_async_fifo> in library <work> with parameters.
	ALMOST_EMPTY_SIZE = "00000000000000000000000000000011"
	ALMOST_FULL_SIZE = "00000000000000000000000000000101"
	ASIZE = "00000000000000000000000000000011"
	DSIZE = "00000000000000000000000000100011"

Analyzing hierarchy for module <gig_eth_mac_tx> in library <work> with parameters.
	MAX_FRAME_SIZE_JUMBO = "00000000000000000010001100111110"
	MAX_FRAME_SIZE_STANDARD = "00000000000000000000010111110010"
	TX_CORRUPT_FRAME = "0111"
	TX_CRC = "0110"
	TX_DATA = "0100"
	TX_IFG = "0000"
	TX_ONE_CYCLE_DELAY = "0010"
	TX_PAD = "0101"
	TX_PREAMBLE = "0011"
	TX_READY = "0001"
	TX_WAIT_FOR_END = "1000"

Analyzing hierarchy for module <gig_eth_mac_rx> in library <work> with parameters.
	MAX_FRAME_SIZE_JUMBO = "00000000000000000010001100111110"
	MAX_FRAME_SIZE_STANDARD = "00000000000000000000010111110010"
	RX_ABORT = "101"
	RX_BAD = "100"
	RX_CHECK_CRC = "010"
	RX_FRAME = "001"
	RX_GOOD = "011"
	RX_READY = "000"
	RX_WAIT_FOR_END = "110"

Analyzing hierarchy for module <pulse_synchronizer> in library <work>.

Analyzing hierarchy for module <pulse_synchronizer> in library <work>.

Analyzing hierarchy for module <pulse_synchronizer> in library <work>.

Analyzing hierarchy for module <pulse_synchronizer> in library <work>.

Analyzing hierarchy for module <fallthrough_small_fifo> in library <work> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000011"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <fallthrough_small_fifo> in library <work> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000011"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000001100"

Analyzing hierarchy for module <generic_sw_regs> in library <work> with parameters.
	INPUT_END = "00000000000000000000000010000000"
	INPUT_START = "00000000000000000000000000000000"
	NUM_REGS_USED = "00000000000000000000000000000100"
	REG_ADDR_WIDTH = "00000000000000000000000000000101"
	REG_END_ADDR = "00000000000000000000000000000100"
	REG_START_ADDR = "00000000000000000000000000000000"
	TAG = "000000000000000010"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <fallthrough_small_fifo> in library <work> with parameters.
	MAX_DEPTH_BITS = "00000000000000000000000000000011"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000011110"

Analyzing hierarchy for module <small_fifo> in library <work> with parameters.
	MAX_DEPTH = "00000000000000000000000000010000"
	MAX_DEPTH_BITS = "00000000000000000000000000000100"
	PROG_FULL_THRESHOLD = "00000000000000000000000000001111"
	WIDTH = "00000000000000000000000001001000"

Analyzing hierarchy for module <generic_sw_regs> in library <work> with parameters.
	INPUT_END = "00000000000000000000000000100000"
	INPUT_START = "00000000000000000000000000000000"
	NUM_REGS_USED = "00000000000000000000000000000001"
	REG_ADDR_WIDTH = "00000000000000000000000000000101"
	REG_END_ADDR = "00000000000000000000000000000001"
	REG_START_ADDR = "00000000000000000000000000000000"
	TAG = "000000000000000100"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <generic_hw_regs> in library <work> with parameters.
	NUM_REGS_USED = "00000000000000000000000000000001"
	OUTPUT_END = "00000000000000000000000001000000"
	OUTPUT_START = "00000000000000000000000000100000"
	REG_ADDR_WIDTH = "00000000000000000000000000000101"
	REG_END_ADDR = "00000000000000000000000000000010"
	REG_START_ADDR = "00000000000000000000000000000001"
	TAG = "000000000000000100"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <generic_cntr_regs> in library <work> with parameters.
	DELTA_WIDTH = "00000000000000000000000000001111"
	INPUT_WIDTH = "00000000000000000000000000001100"
	LOG_UPDATES_PER_CYCLE = "00000000000000000000000000000010"
	MIN_CYCLE_TIME = "00000000000000000000000000011001"
	MIN_UPDATE_INTERVAL = "00000000000000000000000000001000"
	NORMAL = "00000000000000000000000000000001"
	NUM_REGS_USED = "00000000000000000000000000011000"
	REG_ADDR_WIDTH = "00000000000000000000000000000101"
	REG_END_ADDR = "00000000000000000000000000011000"
	REG_START_ADDR = "00000000000000000000000000000000"
	REG_WIDTH = "00000000000000000000000000100000"
	RESET = "00000000000000000000000000000000"
	RESET_ON_READ = "00000000000000000000000000000000"
	TAG = "000000000000000101"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"
	UPDATES_END = "00000000000000000000000100100000"
	UPDATES_PER_CYCLE = "00000000000000000000000000000100"
	UPDATES_START = "00000000000000000000000000000000"

Analyzing hierarchy for module <generic_hw_regs> in library <work> with parameters.
	NUM_REGS_USED = "00000000000000000000000000001000"
	OUTPUT_END = "00000000000000000000010000000000"
	OUTPUT_START = "00000000000000000000001100000000"
	REG_ADDR_WIDTH = "00000000000000000000000000000101"
	REG_END_ADDR = "00000000000000000000000000100000"
	REG_START_ADDR = "00000000000000000000000000011000"
	TAG = "000000000000000101"
	UDP_REG_SRC_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <sync_r2w> in library <work> with parameters.
	ADDRSIZE = "00000000000000000000000000000011"

Analyzing hierarchy for module <sync_w2r> in library <work> with parameters.
	ADDRSIZE = "00000000000000000000000000000011"

Analyzing hierarchy for module <fifo_mem> in library <work> with parameters.
	ADDRSIZE = "00000000000000000000000000000011"
	DATASIZE = "00000000000000000000000000100101"
	DEPTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <rptr_empty> in library <work> with parameters.
	ADDRSIZE = "00000000000000000000000000000011"
	ALMOST_EMPTY_SIZE = "00000000000000000000000000000011"

Analyzing hierarchy for module <wptr_full> in library <work> with parameters.
	ADDRSIZE = "00000000000000000000000000000011"
	ALMOST_FULL_SIZE = "00000000000000000000000000000101"

Analyzing hierarchy for module <fifo_mem> in library <work> with parameters.
	ADDRSIZE = "00000000000000000000000000000011"
	DATASIZE = "00000000000000000000000000100011"
	DEPTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <CRC_gen> in library <work>.

Analyzing hierarchy for module <CRC_chk> in library <work>.

Analyzing hierarchy for module <small_fifo> in library <work> with parameters.
	MAX_DEPTH = "00000000000000000000000000001000"
	MAX_DEPTH_BITS = "00000000000000000000000000000011"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000001101"

Analyzing hierarchy for module <small_fifo> in library <work> with parameters.
	MAX_DEPTH = "00000000000000000000000000001000"
	MAX_DEPTH_BITS = "00000000000000000000000000000011"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000001100"

Analyzing hierarchy for module <small_fifo> in library <work> with parameters.
	MAX_DEPTH = "00000000000000000000000000001000"
	MAX_DEPTH_BITS = "00000000000000000000000000000011"
	PROG_FULL_THRESHOLD = "00000000000000000000000000000111"
	WIDTH = "00000000000000000000000000011110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <nf2_top>.
Module <nf2_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <ibufg_gtx_clk> in unit <nf2_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <ibufg_gtx_clk> in unit <nf2_top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <ibufg_gtx_clk> in unit <nf2_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <ibufg_gtx_clk> in unit <nf2_top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <RGMII_TX_DCM> in unit <nf2_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_rgmii_0_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_rgmii_0_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <inst_rgmii_0_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_rgmii_1_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_rgmii_1_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <inst_rgmii_1_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_rgmii_2_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_rgmii_2_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <inst_rgmii_2_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_rgmii_3_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_rgmii_3_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <inst_rgmii_3_rxc_ibuf> in unit <nf2_top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <RGMII_0_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <RGMII_1_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <RGMII_2_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <RGMII_3_RX_DCM> in unit <nf2_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_cpci_clk_ibuf> in unit <nf2_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_cpci_clk_ibuf> in unit <nf2_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <inst_cpci_clk_ibuf> in unit <nf2_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <inst_core_clk_ibuf> in unit <nf2_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <inst_core_clk_ibuf> in unit <nf2_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <inst_core_clk_ibuf> in unit <nf2_top>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "DSS_MODE =  NONE" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "FACTORY_JF =  C080" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <CORE_DCM_CLK> in unit <nf2_top>.
    Set user-defined property "KEEP_HIERARCHY =  false" for instance <nf2_core> in unit <nf2_top>.
    Set user-defined property "KEEP_HIERARCHY =  false" for instance <rgmii_0_io> in unit <nf2_top>.
    Set user-defined property "KEEP_HIERARCHY =  false" for instance <rgmii_1_io> in unit <nf2_top>.
    Set user-defined property "KEEP_HIERARCHY =  false" for instance <rgmii_2_io> in unit <nf2_top>.
    Set user-defined property "KEEP_HIERARCHY =  false" for instance <rgmii_3_io> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <cpci_rd_wr_L> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <cpci_req> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <cpci_addr> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <cpci_data> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <cpci_wr_rdy> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <cpci_rd_rdy> in unit <nf2_top>.
    Set user-defined property "KEEP =  true" for signal <nf2_err> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <sram1_addr> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <sram1_data> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <sram1_we> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <sram1_bw> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <sram1_zz> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <sram2_addr> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <sram2_data> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <sram2_we> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <sram2_bw> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <sram2_zz> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <dma_op_code_req> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <dma_op_queue_id> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <dma_op_code_ack> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <dma_vld_c2n> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <dma_vld_n2c> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <dma_data> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <dma_q_nearly_full_c2n> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <dma_q_nearly_full_n2c> in unit <nf2_top>.
    Set user-defined property "IOB =  true" for signal <cpci_data_tri_en>.
    Set user-defined property "IOB =  true" for signal <dma_data_n2c>.
    Set user-defined property "IOB =  true" for signal <dma_data_tri_en>.
    Set user-defined property "KEEP =  true" for signal <rx_rgmii_3_clk_int>.
    Set user-defined property "KEEP =  true" for signal <rx_rgmii_2_clk_int>.
    Set user-defined property "IOB =  true" for signal <cpci_rd_data>.
    Set user-defined property "KEEP =  true" for signal <rx_rgmii_1_clk_int>.
    Set user-defined property "KEEP =  true" for signal <rx_rgmii_0_clk_int>.
    Set user-defined property "IOB =  true" for signal <sram2_tri_en>.
    Set user-defined property "KEEP =  true" for signal <tx_rgmii_clk90_int>.
    Set user-defined property "KEEP =  true" for signal <tx_rgmii_clk_int>.
    Set user-defined property "IOB =  true" for signal <sram1_tri_en>.
Analyzing module <rgmii_io.1> in library <work>.
Module <rgmii_io.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txc> in unit <rgmii_io.1>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txc> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txc> in unit <rgmii_io.1>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txc> in unit <rgmii_io.1>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out3> in unit <rgmii_io.1>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out2> in unit <rgmii_io.1>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out1> in unit <rgmii_io.1>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out0> in unit <rgmii_io.1>.
    Set user-defined property "INIT =  0" for instance <rgmii_tx_ctl_out> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.1>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.1>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd3> in unit <rgmii_io.1>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd3> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd3> in unit <rgmii_io.1>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd3> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd2> in unit <rgmii_io.1>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd2> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd2> in unit <rgmii_io.1>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd2> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd1> in unit <rgmii_io.1>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd1> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd1> in unit <rgmii_io.1>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd1> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd0> in unit <rgmii_io.1>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd0> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd0> in unit <rgmii_io.1>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd0> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd3> in unit <rgmii_io.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd3> in unit <rgmii_io.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd3> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd3> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd2> in unit <rgmii_io.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd2> in unit <rgmii_io.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd2> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd2> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd1> in unit <rgmii_io.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd1> in unit <rgmii_io.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd1> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd1> in unit <rgmii_io.1>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd0> in unit <rgmii_io.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd0> in unit <rgmii_io.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd0> in unit <rgmii_io.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd0> in unit <rgmii_io.1>.
Analyzing module <rgmii_io.2> in library <work>.
Module <rgmii_io.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txc> in unit <rgmii_io.2>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txc> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txc> in unit <rgmii_io.2>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txc> in unit <rgmii_io.2>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out3> in unit <rgmii_io.2>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out2> in unit <rgmii_io.2>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out1> in unit <rgmii_io.2>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out0> in unit <rgmii_io.2>.
    Set user-defined property "INIT =  0" for instance <rgmii_tx_ctl_out> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.2>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.2>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd3> in unit <rgmii_io.2>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd3> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd3> in unit <rgmii_io.2>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd3> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd2> in unit <rgmii_io.2>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd2> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd2> in unit <rgmii_io.2>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd2> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd1> in unit <rgmii_io.2>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd1> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd1> in unit <rgmii_io.2>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd1> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd0> in unit <rgmii_io.2>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd0> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd0> in unit <rgmii_io.2>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd0> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd3> in unit <rgmii_io.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd3> in unit <rgmii_io.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd3> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd3> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd2> in unit <rgmii_io.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd2> in unit <rgmii_io.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd2> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd2> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd1> in unit <rgmii_io.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd1> in unit <rgmii_io.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd1> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd1> in unit <rgmii_io.2>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd0> in unit <rgmii_io.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd0> in unit <rgmii_io.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd0> in unit <rgmii_io.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd0> in unit <rgmii_io.2>.
Analyzing module <rgmii_io.3> in library <work>.
Module <rgmii_io.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txc> in unit <rgmii_io.3>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txc> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txc> in unit <rgmii_io.3>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txc> in unit <rgmii_io.3>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out3> in unit <rgmii_io.3>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out2> in unit <rgmii_io.3>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out1> in unit <rgmii_io.3>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out0> in unit <rgmii_io.3>.
    Set user-defined property "INIT =  0" for instance <rgmii_tx_ctl_out> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.3>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.3>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd3> in unit <rgmii_io.3>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd3> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd3> in unit <rgmii_io.3>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd3> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd2> in unit <rgmii_io.3>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd2> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd2> in unit <rgmii_io.3>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd2> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd1> in unit <rgmii_io.3>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd1> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd1> in unit <rgmii_io.3>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd1> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd0> in unit <rgmii_io.3>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd0> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd0> in unit <rgmii_io.3>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd0> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd3> in unit <rgmii_io.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd3> in unit <rgmii_io.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd3> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd3> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd2> in unit <rgmii_io.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd2> in unit <rgmii_io.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd2> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd2> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd1> in unit <rgmii_io.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd1> in unit <rgmii_io.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd1> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd1> in unit <rgmii_io.3>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd0> in unit <rgmii_io.3>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd0> in unit <rgmii_io.3>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd0> in unit <rgmii_io.3>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd0> in unit <rgmii_io.3>.
Analyzing module <rgmii_io.4> in library <work>.
Module <rgmii_io.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <gmii_tx_clk_ddr_iob> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txc> in unit <rgmii_io.4>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txc> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txc> in unit <rgmii_io.4>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txc> in unit <rgmii_io.4>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out3> in unit <rgmii_io.4>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out2> in unit <rgmii_io.4>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out1> in unit <rgmii_io.4>.
    Set user-defined property "INIT =  0" for instance <rgmii_txd_out0> in unit <rgmii_io.4>.
    Set user-defined property "INIT =  0" for instance <rgmii_tx_ctl_out> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.4>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.4>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_tx_ctl> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd3> in unit <rgmii_io.4>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd3> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd3> in unit <rgmii_io.4>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd3> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd2> in unit <rgmii_io.4>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd2> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd2> in unit <rgmii_io.4>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd2> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd1> in unit <rgmii_io.4>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd1> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd1> in unit <rgmii_io.4>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd1> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_txd0> in unit <rgmii_io.4>.
    Set user-defined property "DRIVE =  12" for instance <drive_rgmii_txd0> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_txd0> in unit <rgmii_io.4>.
    Set user-defined property "SLEW =  SLOW" for instance <drive_rgmii_txd0> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rx_ctl> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd3> in unit <rgmii_io.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd3> in unit <rgmii_io.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd3> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd3> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd2> in unit <rgmii_io.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd2> in unit <rgmii_io.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd2> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd2> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd1> in unit <rgmii_io.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd1> in unit <rgmii_io.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd1> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd1> in unit <rgmii_io.4>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <drive_rgmii_rxd0> in unit <rgmii_io.4>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <drive_rgmii_rxd0> in unit <rgmii_io.4>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <drive_rgmii_rxd0> in unit <rgmii_io.4>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <drive_rgmii_rxd0> in unit <rgmii_io.4>.
Analyzing module <nf2_core> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	NUM_QUEUES = 32'sb00000000000000000000000000001000
	PKT_LEN_CNT_WIDTH = 32'sb00000000000000000000000000001011
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
Module <nf2_core> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <debug_clk_0_ddr_iob> in unit <nf2_core>.
    Set user-defined property "INIT =  0" for instance <debug_clk_1_ddr_iob> in unit <nf2_core>.
    Set user-defined property "KEEP_HIERARCHY =  false" for instance <cpci_bus> in unit <nf2_core>.
    Set user-defined property "KEEP_HIERARCHY =  false" for instance <nf2_dma> in unit <nf2_core>.
    Set user-defined property "KEEP_HIERARCHY =  false" for instance <sram64.sram_arbiter> in unit <nf2_core>.
Analyzing module <cpci_bus> in library <work>.
	CPCI_NF2_ADDR_WIDTH = 32'sb00000000000000000000000000011011
	CPCI_NF2_DATA_WIDTH = 32'sb00000000000000000000000000100000
	P2N_IDLE = 2'b00
	P2N_RD_DONE = 2'b10
	READING = 2'b01
Module <cpci_bus> is correct for synthesis.
 
Analyzing module <user_data_path> in library <work>.
	ALL_SIGNAL_IDS_SIZE = 32'sb00000000000000000000000000001001
	ALL_SIG_VALUES_SIZE = 32'sb00000000000000000000000000011000
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	IN_ARB_STAGE_NUM = 32'sb00000000000000000000000000000010
	NUM_INPUT_QUEUES = 32'sb00000000000000000000000000001000
	NUM_IQ_BITS = 32'sb00000000000000000000000000000011
	NUM_OUTPUT_QUEUES = 32'sb00000000000000000000000000001000
	OP_LUT_STAGE_NUM = 32'sb00000000000000000000000000000100
	OQ_STAGE_NUM = 32'sb00000000000000000000000000000110
	SIGNAL_ID_SIZE = 32'sb00000000000000000000000000000011
	SIG_VALUE_SIZE = 32'sb00000000000000000000000000001000
	SRAM_ADDR_WIDTH = 32'sb00000000000000000000000000010011
	SRAM_DATA_WIDTH = 32'sb00000000000000000000000001001000
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
Module <user_data_path> is correct for synthesis.
 
Analyzing module <input_arbiter> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	IDLE = 32'sb00000000000000000000000000000000
	NUM_QUEUES = 32'sb00000000000000000000000000001000
	NUM_QUEUES_WIDTH = 32'sb00000000000000000000000000000011
	NUM_STATES = 32'sb00000000000000000000000000000001
	STAGE_NUMBER = 32'sb00000000000000000000000000000010
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
	WR_PKT = 32'sb00000000000000000000000000000001
Module <input_arbiter> is correct for synthesis.
 
Analyzing module <in_arb_regs> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000000011
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	NUM_REGS_USED = 32'sb00000000000000000000000000001000
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
Module <in_arb_regs> is correct for synthesis.
 
Analyzing module <small_fifo.1> in library <work>.
	MAX_DEPTH = 32'sb00000000000000000000000000000100
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000010
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000011
	WIDTH = 32'sb00000000000000000000000001001000
Module <small_fifo.1> is correct for synthesis.
 
Analyzing module <firewall> in library <work>.
	CHECK_PORTS = 32'sb00000000000000000000000000000111
	CHECK_RULES = 32'sb00000000000000000000000000000110
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	EMPTY_OUT_FIFO = 32'sb00000000000000000000000000001000
	ICMP = 32'b00000000000000000000000000000001
	NUM_WORDS_SALVAS = 32'sb00000000000000000000000000000100
	PAYLOAD = 32'sb00000000000000000000000000001001
	SCTP = 32'b00000000000000000000000010000100
	SRAM_ADDR_WIDTH = 32'sb00000000000000000000000000010011
	SRAM_DATA_WIDTH = 32'sb00000000000000000000000001001000
	SRAM_PORTS_ADDR = 32'b00000000000000000000000000000000
	TCP = 32'b00000000000000000000000000000110
	UDP = 32'b00000000000000000000000000010001
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
	WAIT_PACKET = 32'sb00000000000000000000000000000001
	WORD2_CHECK_IPV4 = 32'sb00000000000000000000000000000010
	WORD3_CHECK_TCP_TTL = 32'sb00000000000000000000000000000011
	WORD4_ADDR_CHKSUM = 32'sb00000000000000000000000000000100
	WORD5_TCP_PORT = 32'sb00000000000000000000000000000101
WARNING:Xst:2326 - "../src/firewall.v" line 260: Invalid escape sequence : %x.
WARNING:Xst:2326 - "../src/firewall.v" line 260: Invalid escape sequence : %x.
WARNING:Xst:2323 - "../src/firewall.v" line 260: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../src/firewall.v" line 260: Parameter 3 is not constant in call of system task $display.
"../src/firewall.v" line 260: $display : DATACTRL: %x %x
WARNING:Xst:2323 - "../src/firewall.v" line 277: Parameter 2 is not constant in call of system task $display.
"../src/firewall.v" line 277: $display : WORD2: %h

"../src/firewall.v" line 278: $display : CPCI_NF2_DATA:         32, ADDR:         27

"../src/firewall.v" line 305: $display : WORD3

WARNING:Xst:2323 - "../src/firewall.v" line 306: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../src/firewall.v" line 306: Parameter 3 is not constant in call of system task $display.
"../src/firewall.v" line 306: $display : TTL: %d, PROTO: %d

"../src/firewall.v" line 309: $display : NEWTCP

"../src/firewall.v" line 317: $display : NAOTCP

WARNING:Xst:2323 - "../src/firewall.v" line 325: Parameter 2 is not constant in call of system task $display.
"../src/firewall.v" line 325: $display : WORD4: %d

WARNING:Xst:2323 - "../src/firewall.v" line 326: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../src/firewall.v" line 326: Parameter 3 is not constant in call of system task $display.
WARNING:Xst:2323 - "../src/firewall.v" line 326: Parameter 4 is not constant in call of system task $display.
WARNING:Xst:2323 - "../src/firewall.v" line 326: Parameter 5 is not constant in call of system task $display.
"../src/firewall.v" line 326: $display : IP: %d:%d:%d:%d

"../src/firewall.v" line 337: $display : WORD5

WARNING:Xst:2323 - "../src/firewall.v" line 338: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../src/firewall.v" line 338: Parameter 3 is not constant in call of system task $display.
"../src/firewall.v" line 338: $display : PORTA: %d, %d

"../src/firewall.v" line 347: $display : CONSULTA REGRAS

"../src/firewall.v" line 353: $display : VERIFICA PORTA

WARNING:Xst:2323 - "../src/firewall.v" line 355: Parameter 2 is not constant in call of system task $display.
"../src/firewall.v" line 355: $display : dataread: %h

"../src/firewall.v" line 376: $display : PAYLOAD

WARNING:Xst:852 - "../src/firewall.v" line 168: Unconnected input port 'counter_updates' of instance 'module_regs' is tied to GND.
WARNING:Xst:852 - "../src/firewall.v" line 168: Unconnected input port 'counter_decrement' of instance 'module_regs' is tied to GND.
WARNING:Xst:852 - "../src/firewall.v" line 168: Unconnected input port 'hardware_regs' of instance 'module_regs' is tied to GND.
Module <firewall> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo_old> in library <work>.
	MAX_DEPTH = 32'sb00000000000000000000000000001000
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000011
	NEARLY_FULL = 32'sb00000000000000000000000000000111
	SEL_DIN = 32'sb00000000000000000000000000000000
	SEL_KEEP = 32'sb00000000000000000000000000000010
	SEL_QUEUE = 32'sb00000000000000000000000000000001
	WIDTH = 32'sb00000000000000000000000001001000
"../src/fallthrough_small_fifo_old.v" line 81: $display : resetfall

Module <fallthrough_small_fifo_old> is correct for synthesis.
 
Analyzing module <generic_regs.1> in library <work>.
	ACK_UNFOUND_ADDRESSES = 32'sb00000000000000000000000000000001
	COUNTER_DECREMENT_WIDTH = 32'sb00000000000000000000000000000001
	COUNTER_INPUT_WIDTH = 32'sb00000000000000000000000000000001
	COUNTER_UPDATE_WIDTH = 32'sb00000000000000000000000000000001
	COUNTER_WIDTH = 32'sb00000000000000000000000000100000
	HARDWARE_REGS_WIDTH = 32'sb00000000000000000000000000000001
	INSTANCES = 32'sb00000000000000000000000000000001
	INST_WIDTH = 32'sb00000000000000000000000000000000
	MIN_UPDATE_INTERVAL = 32'sb00000000000000000000000000001000
	NUM_COUNTERS = 32'sb00000000000000000000000000000000
	NUM_HARDWARE_REGS = 32'sb00000000000000000000000000000000
	NUM_INSTANCES = 32'sb00000000000000000000000000000001
	NUM_SOFTWARE_REGS = 32'sb00000000000000000000000000000100
	REG_ADDR_WIDTH = 32'sb00000000000000000000000000000101
	REG_START_ADDR = 32'sb00000000000000000000000000000000
	RESET_ON_READ = 32'sb00000000000000000000000000000000
	REVERSE_WORD_ORDER = 32'sb00000000000000000000000000000000
	SOFTWARE_REGS_WIDTH = 32'sb00000000000000000000000010000000
	TAG = 18'b000000000000000010
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
Module <generic_regs.1> is correct for synthesis.
 
Analyzing module <generic_sw_regs.1> in library <work>.
	INPUT_END = 32'sb00000000000000000000000010000000
	INPUT_START = 32'sb00000000000000000000000000000000
	NUM_REGS_USED = 32'sb00000000000000000000000000000100
	REG_ADDR_WIDTH = 32'sb00000000000000000000000000000101
	REG_END_ADDR = 32'sb00000000000000000000000000000100
	REG_START_ADDR = 32'sb00000000000000000000000000000000
	TAG = 18'b000000000000000010
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
Module <generic_sw_regs.1> is correct for synthesis.
 
Analyzing module <output_port_lookup> in library <work>.
	CPU_QUEUE_NUM = 32'sb00000000000000000000000000000000
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	INPUT_ARBITER_STAGE_NUM = 32'sb00000000000000000000000000000010
	IN_MODULE_HDRS = 32'sb00000000000000000000000000000000
	IN_PACKET = 32'sb00000000000000000000000000000001
	IO_QUEUE_STAGE_NUM = 8'b11111111
	NUM_IQ_BITS = 32'sb00000000000000000000000000000011
	NUM_OUTPUT_QUEUES = 32'sb00000000000000000000000000001000
	STAGE_NUM = 32'sb00000000000000000000000000000100
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
Module <output_port_lookup> is correct for synthesis.
 
Analyzing module <output_queues> in library <work>.
	BUFFER_SIZE = 32'sb00000000000000000000100000000000
	BUFFER_SIZE_WIDTH = 32'sb00000000000000000000000000001011
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	MAX_PKT = 32'sb00000000000000000000100000000000
	NUM_OQ_WIDTH = 32'sb00000000000000000000000000000011
	NUM_OUTPUT_QUEUES = 32'sb00000000000000000000000000001000
	NUM_STATES = 32'sb00000000000000000000000000000001
	OP_LUT_STAGE_NUM = 32'sb00000000000000000000000000000100
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001011
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001000
	STAGE_NUM = 32'sb00000000000000000000000000000110
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
	WRITE_STORE_PACKET = 32'sb00000000000000000000000000000001
	WRITE_WAIT_FOR_PACKET = 32'sb00000000000000000000000000000000
WARNING:Xst:852 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/output_queues.v" line 219: Unconnected input port 'counter_updates' of instance 'generic_regs_a' is tied to GND.
WARNING:Xst:852 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/output_queues.v" line 219: Unconnected input port 'counter_decrement' of instance 'generic_regs_a' is tied to GND.
WARNING:Xst:852 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/output_queues.v" line 219: Unconnected input port 'hardware_regs' of instance 'generic_regs_a' is tied to GND.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/src_coregen/syncfifo_2048x72.v" line 194: Instantiating black box module <syncfifo_2048x72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/src_coregen/syncfifo_2048x72.v" line 194: Instantiating black box module <syncfifo_2048x72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/src_coregen/syncfifo_2048x72.v" line 194: Instantiating black box module <syncfifo_2048x72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/src_coregen/syncfifo_2048x72.v" line 194: Instantiating black box module <syncfifo_2048x72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/src_coregen/syncfifo_2048x72.v" line 194: Instantiating black box module <syncfifo_2048x72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/src_coregen/syncfifo_2048x72.v" line 194: Instantiating black box module <syncfifo_2048x72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/src_coregen/syncfifo_2048x72.v" line 194: Instantiating black box module <syncfifo_2048x72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/src_coregen/syncfifo_2048x72.v" line 194: Instantiating black box module <syncfifo_2048x72>.
Module <output_queues> is correct for synthesis.
 
Analyzing module <oq_header_parser> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	IN_WAIT_DST_PORT_LENGTH = 32'sb00000000000000000000000000000001
	IN_WAIT_EOP = 32'sb00000000000000000000000000000100
	IN_WAIT_PKT_DATA = 32'sb00000000000000000000000000000010
	IOQ_STAGE_NUM = 8'b11111111
	MAX_PKT = 32'sb00000000000000000000100000000000
	NUM_INPUT_STATES = 32'sb00000000000000000000000000000011
	NUM_OQ_WIDTH = 32'sb00000000000000000000000000000011
	NUM_OUTPUT_QUEUES = 32'sb00000000000000000000000000001000
	OP_LUT_STAGE_NUM = 32'sb00000000000000000000000000000100
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001011
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001000
Module <oq_header_parser> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo.4> in library <work>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000011
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000111
	WIDTH = 32'sb00000000000000000000000000011110
Module <fallthrough_small_fifo.4> is correct for synthesis.
 
Analyzing module <small_fifo.5> in library <work>.
	MAX_DEPTH = 32'sb00000000000000000000000000001000
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000011
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000111
	WIDTH = 32'sb00000000000000000000000000011110
Module <small_fifo.5> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo.1> in library <work>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000100
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000001111
	WIDTH = 32'sb00000000000000000000000001001000
Module <fallthrough_small_fifo.1> is correct for synthesis.
 
Analyzing module <small_fifo.2> in library <work>.
	MAX_DEPTH = 32'sb00000000000000000000000000010000
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000100
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000001111
	WIDTH = 32'sb00000000000000000000000001001000
Module <small_fifo.2> is correct for synthesis.
 
Analyzing module <generic_regs.2> in library <work>.
	ACK_UNFOUND_ADDRESSES = 32'sb00000000000000000000000000000001
	COUNTER_DECREMENT_WIDTH = 32'sb00000000000000000000000000000001
	COUNTER_INPUT_WIDTH = 32'sb00000000000000000000000000000000
	COUNTER_UPDATE_WIDTH = 32'sb00000000000000000000000000000001
	COUNTER_WIDTH = 32'sb00000000000000000000000000100000
	HARDWARE_REGS_WIDTH = 32'sb00000000000000000000000000100000
	INSTANCES = 32'sb00000000000000000000000000000001
	INST_WIDTH = 32'sb00000000000000000000000000000000
	MIN_UPDATE_INTERVAL = 32'sb00000000000000000000000000001000
	NUM_COUNTERS = 32'sb00000000000000000000000000000000
	NUM_HARDWARE_REGS = 32'sb00000000000000000000000000000001
	NUM_INSTANCES = 32'sb00000000000000000000000000000001
	NUM_SOFTWARE_REGS = 32'sb00000000000000000000000000000001
	REG_ADDR_WIDTH = 32'sb00000000000000000000000000000101
	REG_START_ADDR = 32'sb00000000000000000000000000000000
	RESET_ON_READ = 32'sb00000000000000000000000000000000
	REVERSE_WORD_ORDER = 32'sb00000000000000000000000000000000
	SOFTWARE_REGS_WIDTH = 32'sb00000000000000000000000000100000
	TAG = 18'b000000000000000100
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
Module <generic_regs.2> is correct for synthesis.
 
Analyzing module <generic_sw_regs.2> in library <work>.
	INPUT_END = 32'sb00000000000000000000000000100000
	INPUT_START = 32'sb00000000000000000000000000000000
	NUM_REGS_USED = 32'sb00000000000000000000000000000001
	REG_ADDR_WIDTH = 32'sb00000000000000000000000000000101
	REG_END_ADDR = 32'sb00000000000000000000000000000001
	REG_START_ADDR = 32'sb00000000000000000000000000000000
	TAG = 18'b000000000000000100
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
Module <generic_sw_regs.2> is correct for synthesis.
 
Analyzing module <generic_hw_regs.1> in library <work>.
	NUM_REGS_USED = 32'sb00000000000000000000000000000001
	OUTPUT_END = 32'sb00000000000000000000000001000000
	OUTPUT_START = 32'sb00000000000000000000000000100000
	REG_ADDR_WIDTH = 32'sb00000000000000000000000000000101
	REG_END_ADDR = 32'sb00000000000000000000000000000010
	REG_START_ADDR = 32'sb00000000000000000000000000000001
	TAG = 18'b000000000000000100
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
Module <generic_hw_regs.1> is correct for synthesis.
 
Analyzing module <generic_regs.3> in library <work>.
	ACK_UNFOUND_ADDRESSES = 32'sb00000000000000000000000000000001
	COUNTER_DECREMENT_WIDTH = 32'sb00000000000000000000000000011000
	COUNTER_INPUT_WIDTH = 32'sb00000000000000000000000000001100
	COUNTER_UPDATE_WIDTH = 32'sb00000000000000000000000100100000
	COUNTER_WIDTH = 32'sb00000000000000000000000000100000
	HARDWARE_REGS_WIDTH = 32'sb00000000000000000000000100000000
	INSTANCES = 32'sb00000000000000000000000000001000
	INST_WIDTH = 32'sb00000000000000000000000000000011
	MIN_UPDATE_INTERVAL = 32'sb00000000000000000000000000001000
	NUM_COUNTERS = 32'sb00000000000000000000000000000011
	NUM_HARDWARE_REGS = 32'sb00000000000000000000000000000001
	NUM_INSTANCES = 32'sb00000000000000000000000000001000
	NUM_SOFTWARE_REGS = 32'sb00000000000000000000000000000000
	REG_ADDR_WIDTH = 32'sb00000000000000000000000000000101
	REG_START_ADDR = 32'sb00000000000000000000000000000000
	RESET_ON_READ = 32'sb00000000000000000000000000000000
	REVERSE_WORD_ORDER = 32'sb00000000000000000000000000000000
	SOFTWARE_REGS_WIDTH = 32'sb00000000000000000000000000001000
	TAG = 18'b000000000000000101
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
Module <generic_regs.3> is correct for synthesis.
 
Analyzing module <generic_cntr_regs> in library <work>.
	DELTA_WIDTH = 32'sb00000000000000000000000000001111
	INPUT_WIDTH = 32'sb00000000000000000000000000001100
	LOG_UPDATES_PER_CYCLE = 32'sb00000000000000000000000000000010
	MIN_CYCLE_TIME = 32'sb00000000000000000000000000011001
	MIN_UPDATE_INTERVAL = 32'sb00000000000000000000000000001000
	NORMAL = 32'sb00000000000000000000000000000001
	NUM_REGS_USED = 32'sb00000000000000000000000000011000
	REG_ADDR_WIDTH = 32'sb00000000000000000000000000000101
	REG_END_ADDR = 32'sb00000000000000000000000000011000
	REG_START_ADDR = 32'sb00000000000000000000000000000000
	REG_WIDTH = 32'sb00000000000000000000000000100000
	RESET = 32'sb00000000000000000000000000000000
	RESET_ON_READ = 32'sb00000000000000000000000000000000
	TAG = 18'b000000000000000101
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
	UPDATES_END = 32'sb00000000000000000000000100100000
	UPDATES_PER_CYCLE = 32'sb00000000000000000000000000000100
	UPDATES_START = 32'sb00000000000000000000000000000000
Module <generic_cntr_regs> is correct for synthesis.
 
Analyzing module <generic_hw_regs.2> in library <work>.
	NUM_REGS_USED = 32'sb00000000000000000000000000001000
	OUTPUT_END = 32'sb00000000000000000000010000000000
	OUTPUT_START = 32'sb00000000000000000000001100000000
	REG_ADDR_WIDTH = 32'sb00000000000000000000000000000101
	REG_END_ADDR = 32'sb00000000000000000000000000100000
	REG_START_ADDR = 32'sb00000000000000000000000000011000
	TAG = 18'b000000000000000101
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
INFO:Xst:1433 - Contents of array <reg_file> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <generic_hw_regs.2> is correct for synthesis.
 
Analyzing module <udp_reg_master> in library <work>.
	DONE = 32'b00000000000000000000000000000010
	PROCESSING = 32'b00000000000000000000000000000001
	SRC_ADDR = 32'sb00000000000000000000000000000000
	TIMEOUT = 32'sb00000000000000000000000001111111
	TIMEOUT_RESULT = 32'b11011110101011010000000000000000
	UDP_REG_SRC_WIDTH = 32'sb00000000000000000000000000000010
	WAIT = 32'b00000000000000000000000000000000
Module <udp_reg_master> is correct for synthesis.
 
Analyzing module <nf2_reg_grp> in library <work>.
	CORE_TAG_ADDR = 25'b000ZZZZZZZZZZZZZZZZZZZZZZ
	DRAM_TAG_ADDR = 26'b01ZZZZZZZZZZZZZZZZZZZZZZZZ
	GET_REQ_STATE = 2'b01
	IDLE_STATE = 2'b00
	SRAM_TAG_ADDR = 25'b001ZZZZZZZZZZZZZZZZZZZZZZ
	TIMEOUT_COUNT_DOWN = 9'b111111111
	UDP_TAG_ADDR = 25'b01ZZZZZZZZZZZZZZZZZZZZZZZ
	WAIT_ACK_STATE = 2'b10
WARNING:Xst:1464 - "/root/netfpga/lib/verilog/core/nf2/reference_core/src/nf2_reg_grp.v" line 163: Exactly equal expression will be synthesized as an equal expression, simulation mismatch is possible.
Module <nf2_reg_grp> is correct for synthesis.
 
Analyzing module <reg_grp.1> in library <work>.
	Calling function <log2>.
	NUM_OUTPUTS = 32'sb00000000000000000000000000000100
	REG_ADDR_BITS = 32'sb00000000000000000000000000010110
	SWITCH_ADDR_BITS = 32'sb00000000000000000000000000000010
Module <reg_grp.1> is correct for synthesis.
 
Analyzing module <reg_grp.2> in library <work>.
	Calling function <log2>.
	NUM_OUTPUTS = 32'sb00000000000000000000000000010000
	REG_ADDR_BITS = 32'sb00000000000000000000000000010100
	SWITCH_ADDR_BITS = 32'sb00000000000000000000000000000100
Module <reg_grp.2> is correct for synthesis.
 
Analyzing module <device_id_reg> in library <work>.
	DEVICE_ID = 32'sb00000000000000000000000000000001
	MAJOR = 32'sb00000000000000000000000000000001
	MAX_STR_LEN = 32'sb00000000000000000000000001100100
	MINOR = 32'sb00000000000000000000000000000001
	NON_STR_REGS = 32'sb00000000000000000000000000000111
	NUM_REGS = 32'sb00000000000000000000000001000000
	PROJ_DESC = "Firewall to parser packets based in TCP port using register interface"
	PROJ_DESC_BYTE_LEN = 32'sb00000000000000000000000001100100
	PROJ_DESC_WORD_LEN = 32'sb00000000000000000000000000011001
	PROJ_DIR = "firewall"
	PROJ_DIR_BYTE_LEN = 32'sb00000000000000000000000001000000
	PROJ_DIR_WORD_LEN = 32'sb00000000000000000000000000010000
	PROJ_NAME = "FIREWALL"
	PROJ_NAME_BYTE_LEN = 32'sb00000000000000000000000001000000
	PROJ_NAME_WORD_LEN = 32'sb00000000000000000000000000010000
	REVISION = 32'sb00000000000000000000000000000010
	WORD_WIDTH = 32'sb00000000000000000000000000000100
INFO:Xst:1433 - Contents of array <device_id> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
	Calling function <substr>.
Module <device_id_reg> is correct for synthesis.
 
Analyzing module <nf2_mdio> in library <work>.
	FALL_COUNT = 32'sb00000000000000000000000000001010
	GLUE_IDLE = 32'sb00000000000000000000000000000000
	GLUE_WAIT_PHY_READ = 32'sb00000000000000000000000000000001
	GLUE_WAIT_PHY_WRITE = 32'sb00000000000000000000000000000010
	GLUE_WAIT_REQ = 32'sb00000000000000000000000000000011
	IDLE = 32'sb00000000000000000000000000000000
	NONE = 32'sb00000000000000000000000000000000
	NUM_REGS_USED = 32'sb00000000000000000000000010000000
	READ = 32'sb00000000000000000000000000000010
	RISE_COUNT = 32'sb00000000000000000000000000000101
	RUN = 32'sb00000000000000000000000000000010
	START = 32'sb00000000000000000000000000000001
	WRITE = 32'sb00000000000000000000000000000001
Module <nf2_mdio> is correct for synthesis.
 
Analyzing module <nf2_dma> in library <work>.
	CPCI_NF2_DATA_WIDTH = 32'sb00000000000000000000000000100000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	NUM_CPU_QUEUES = 32'sb00000000000000000000000000000100
	PKT_LEN_CNT_WIDTH = 32'sb00000000000000000000000000001011
	USER_DATA_PATH_WIDTH = 32'sb00000000000000000000000001000000
Module <nf2_dma> is correct for synthesis.
 
    Set user-defined property "KEEP_HIERARCHY =  false" for instance <nf2_dma_bus_fsm> in unit <nf2_dma>.
Analyzing module <nf2_dma_bus_fsm> in library <work>.
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	IDLE_STATE = 4'b0000
	NUM_CPU_QUEUES = 32'sb00000000000000000000000000000100
	OP_CODE_IDLE = 2'b00
	OP_CODE_STATUS_QUERY = 2'b01
	OP_CODE_TRANSF_C2N = 2'b10
	OP_CODE_TRANSF_N2C = 2'b11
	PKT_LEN_CNT_WIDTH = 32'sb00000000000000000000000000001011
	PKT_LEN_MAX = 32'sb00000000000000000000011111111111
	PKT_LEN_THRESHOLD = 32'sb00000000000000000000011111111011
	QUERY_STATE = 4'b0001
	TIMEOUT_C2N = 4'b1100
	TIMEOUT_HOLD = 4'b1010
	TIMEOUT_N2C = 4'b1101
	TIMEOUT_QUERY = 4'b1011
	TRANSF_C2N_DATA_STATE = 4'b0100
	TRANSF_C2N_DONE_STATE = 4'b0101
	TRANSF_C2N_LEN_STATE = 4'b0011
	TRANSF_C2N_QID_STATE = 4'b0010
	TRANSF_N2C_DATA_STATE = 4'b1000
	TRANSF_N2C_DONE_STATE = 4'b1001
	TRANSF_N2C_LEN_STATE = 4'b0111
	TRANSF_N2C_QID_STATE = 4'b0110
	WATCHDOG_TIMEOUT = 32'sb00000000000010011000100101101000
	WATCHDOG_TIMER_WIDTH = 32'sb00000000000000000000000000010100
Module <nf2_dma_bus_fsm> is correct for synthesis.
 
Analyzing module <nf2_dma_sync> in library <work>.
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	NUM_CPU_QUEUES = 32'sb00000000000000000000000000000100
Module <nf2_dma_sync> is correct for synthesis.
 
Analyzing module <small_async_fifo.1> in library <work>.
	ALMOST_EMPTY_SIZE = 32'sb00000000000000000000000000000011
	ALMOST_FULL_SIZE = 32'sb00000000000000000000000000000101
	ASIZE = 32'sb00000000000000000000000000000011
	DSIZE = 32'sb00000000000000000000000000100101
Module <small_async_fifo.1> is correct for synthesis.
 
Analyzing module <sync_r2w> in library <work>.
	ADDRSIZE = 32'sb00000000000000000000000000000011
Module <sync_r2w> is correct for synthesis.
 
Analyzing module <sync_w2r> in library <work>.
	ADDRSIZE = 32'sb00000000000000000000000000000011
Module <sync_w2r> is correct for synthesis.
 
Analyzing module <fifo_mem.1> in library <work>.
	ADDRSIZE = 32'sb00000000000000000000000000000011
	DATASIZE = 32'sb00000000000000000000000000100101
	DEPTH = 32'sb00000000000000000000000000001000
Module <fifo_mem.1> is correct for synthesis.
 
Analyzing module <rptr_empty> in library <work>.
	ADDRSIZE = 32'sb00000000000000000000000000000011
	ALMOST_EMPTY_SIZE = 32'sb00000000000000000000000000000011
Module <rptr_empty> is correct for synthesis.
 
Analyzing module <wptr_full> in library <work>.
	ADDRSIZE = 32'sb00000000000000000000000000000011
	ALMOST_FULL_SIZE = 32'sb00000000000000000000000000000101
Module <wptr_full> is correct for synthesis.
 
Analyzing module <small_async_fifo.2> in library <work>.
	ALMOST_EMPTY_SIZE = 32'sb00000000000000000000000000000011
	ALMOST_FULL_SIZE = 32'sb00000000000000000000000000000101
	ASIZE = 32'sb00000000000000000000000000000011
	DSIZE = 32'sb00000000000000000000000000100011
Module <small_async_fifo.2> is correct for synthesis.
 
Analyzing module <fifo_mem.2> in library <work>.
	ADDRSIZE = 32'sb00000000000000000000000000000011
	DATASIZE = 32'sb00000000000000000000000000100011
	DEPTH = 32'sb00000000000000000000000000001000
Module <fifo_mem.2> is correct for synthesis.
 
Analyzing module <nf2_dma_que_intfc> in library <work>.
	CPCI_NF2_DATA_WIDTH = 32'sb00000000000000000000000000100000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	DMA_RX_REQ = 1'b1
	DMA_TX_REQ = 1'b0
	DMA_WORD_IS_DATA = 1'b0
	DMA_WORD_IS_REQ = 1'b1
	IDLE_STATE = 2'b00
	NUM_CPU_QUEUES = 32'sb00000000000000000000000000000100
	RX_STATE = 2'b10
	TX_STATE = 2'b01
	USER_DATA_PATH_WIDTH = 32'sb00000000000000000000000001000000
	XFER_EOP = 1'b1
	XFER_NOT_EOP = 1'b0
INFO:Xst:1433 - Contents of array <cpu_q_dma_rd_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <cpu_q_dma_rd_ctrl> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <nf2_dma_que_intfc> is correct for synthesis.
 
Analyzing module <nf2_dma_regs> in library <work>.
	BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	DELTA_WIDTH = 32'sb00000000000000000000000000001101
	NORMAL = 32'sb00000000000000000000000000000001
	NUM_REGS_USED = 32'sb00000000000000000000000000000110
	REG_FILE_ADDR_WIDTH = 32'sb00000000000000000000000000000011
	RESET = 32'sb00000000000000000000000000000000
	WORD_CNT_WIDTH = 32'sb00000000000000000000000000001010
Module <nf2_dma_regs> is correct for synthesis.
 
Analyzing module <pulse_synchronizer> in library <work>.
Module <pulse_synchronizer> is correct for synthesis.
 
Analyzing module <unused_reg.1> in library <work>.
	REG_ADDR_WIDTH = 32'sb00000000000000000000000000010100
Module <unused_reg.1> is correct for synthesis.
 
Analyzing module <sram_arbiter> in library <work>.
	LEN_STATES = 32'sb00000000000000000000000000000010
	RD_0 = 32'sb00000000000000000000000000000010
	RD_1 = 32'sb00000000000000000000000000000100
	REG_INT = 32'sb00000000000000000000000000000000
	SRAM_ADDR_WIDTH = 32'sb00000000000000000000000000010011
	SRAM_DATA_WIDTH = 32'sb00000000000000000000000001001000
	WR_0 = 32'sb00000000000000000000000000000001
	WR_1 = 32'sb00000000000000000000000000000011
WARNING:Xst:2326 - "../src/sram_arbiter.v" line 277: Invalid escape sequence : %x.
WARNING:Xst:2326 - "../src/sram_arbiter.v" line 277: Invalid escape sequence : %x.
WARNING:Xst:2323 - "../src/sram_arbiter.v" line 277: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../src/sram_arbiter.v" line 277: Parameter 3 is not constant in call of system task $display.
"../src/sram_arbiter.v" line 277: $display : SRAM_BASE: %x, %x

WARNING:Xst:2326 - "../src/sram_arbiter.v" line 299: Invalid escape sequence : %x.
WARNING:Xst:2326 - "../src/sram_arbiter.v" line 299: Invalid escape sequence : %x.
WARNING:Xst:2323 - "../src/sram_arbiter.v" line 299: Parameter 2 is not constant in call of system task $display.
WARNING:Xst:2323 - "../src/sram_arbiter.v" line 299: Parameter 3 is not constant in call of system task $display.
"../src/sram_arbiter.v" line 299: $display : WR0: %x, %x

"../src/sram_arbiter.v" line 315: $display : RD0

WARNING:Xst:2326 - "../src/sram_arbiter.v" line 366: Invalid escape sequence : %x.
WARNING:Xst:2323 - "../src/sram_arbiter.v" line 366: Parameter 2 is not constant in call of system task $display.
"../src/sram_arbiter.v" line 366: $display : sramread: %x

Module <sram_arbiter> is correct for synthesis.
 
Analyzing module <nf2_mac_grp.1> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	PORT_NUMBER = 32'sb00000000000000000000000000000000
	STAGE_NUMBER = 8'b11111111
Module <nf2_mac_grp.1> is correct for synthesis.
 
Analyzing module <gig_eth_mac> in library <work>.
	MAX_FRAME_SIZE_JUMBO = 32'sb00000000000000000010001100111110
	MAX_FRAME_SIZE_STANDARD = 32'sb00000000000000000000010111110010
Module <gig_eth_mac> is correct for synthesis.
 
Analyzing module <gig_eth_mac_tx> in library <work>.
	MAX_FRAME_SIZE_JUMBO = 32'sb00000000000000000010001100111110
	MAX_FRAME_SIZE_STANDARD = 32'sb00000000000000000000010111110010
	TX_CORRUPT_FRAME = 4'b0111
	TX_CRC = 4'b0110
	TX_DATA = 4'b0100
	TX_IFG = 4'b0000
	TX_ONE_CYCLE_DELAY = 4'b0010
	TX_PAD = 4'b0101
	TX_PREAMBLE = 4'b0011
	TX_READY = 4'b0001
	TX_WAIT_FOR_END = 4'b1000
Module <gig_eth_mac_tx> is correct for synthesis.
 
Analyzing module <CRC_gen> in library <work>.
	Calling function <NextCRC>.
Module <CRC_gen> is correct for synthesis.
 
Analyzing module <gig_eth_mac_rx> in library <work>.
	MAX_FRAME_SIZE_JUMBO = 32'sb00000000000000000010001100111110
	MAX_FRAME_SIZE_STANDARD = 32'sb00000000000000000000010111110010
	RX_ABORT = 3'b101
	RX_BAD = 3'b100
	RX_CHECK_CRC = 3'b010
	RX_FRAME = 3'b001
	RX_GOOD = 3'b011
	RX_READY = 3'b000
	RX_WAIT_FOR_END = 3'b110
Module <gig_eth_mac_rx> is correct for synthesis.
 
Analyzing module <CRC_chk> in library <work>.
	Calling function <NextCRC>.
Module <CRC_chk> is correct for synthesis.
 
Analyzing module <rx_queue.1> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	LAST_WORD_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000000011
	MAX_PKT_SIZE = 32'sb00000000000000000000100000000000
	OUT_LENGTH = 32'sb00000000000000000000000000000001
	OUT_WAIT_PKT_AVAIL = 32'sb00000000000000000000000000000000
	OUT_WAIT_PKT_DONE = 32'sb00000000000000000000000000000010
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001001
	PORT_NUMBER = 32'sb00000000000000000000000000000000
	RX_ADD_PAD = 32'sb00000000000000000000000000010000
	RX_DROP_PKT = 32'sb00000000000000000000000000100000
	RX_IDLE = 32'sb00000000000000000000000000000001
	RX_RCV_PKT = 32'sb00000000000000000000000000000010
	RX_WAIT_GOOD_OR_BAD = 32'sb00000000000000000000000000001000
	RX_WR_LAST_WORD = 32'sb00000000000000000000000000000100
	STAGE_NUMBER = 8'b11111111
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxfifo_8kx9_to_72.v" line 159: Instantiating black box module <rxfifo_8kx9_to_72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxlengthfifo_128x13.v" line 185: Instantiating black box module <rxlengthfifo_128x13>.
Module <rx_queue.1> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_long>.
Analyzing module <tx_queue> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	IDLE = 32'sb00000000000000000000000000000001
	NUM_BITS_BYTE_CNT = 32'sb00000000000000000000000000000011
	NUM_PKTS_WAITING_WIDTH = 32'sb00000000000000000000000000000111
	STAGE_NUMBER = 8'b11111111
	TX_DONE = 32'sb00000000000000000000000000010000
	WAIT_FOR_ACK = 32'sb00000000000000000000000000000010
	WAIT_FOR_BYTE_COUNT = 32'sb00000000000000000000000000001000
	WAIT_FOR_EOP = 32'sb00000000000000000000000000000100
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/txfifo_512x72_to_9.v" line 127: Instantiating black box module <txfifo_512x72_to_9>.
Module <tx_queue> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_long>.
    Set user-defined property "ASYNC_REG =  TRUE" for signal <tx_queue_en_sync>.
Analyzing module <mac_grp_regs> in library <work>.
	BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DELTA_WIDTH = 32'sb00000000000000000000000000001101
	NORMAL = 32'sb00000000000000000000000000000001
	NUM_REGS_USED = 32'sb00000000000000000000000000001101
	REG_FILE_ADDR_WIDTH = 32'sb00000000000000000000000000000100
	RESET = 32'sb00000000000000000000000000000000
	WORD_CNT_WIDTH = 32'sb00000000000000000000000000001010
Module <mac_grp_regs> is correct for synthesis.
 
Analyzing module <nf2_mac_grp.2> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	PORT_NUMBER = 32'sb00000000000000000000000000000010
	STAGE_NUMBER = 8'b11111111
Module <nf2_mac_grp.2> is correct for synthesis.
 
Analyzing module <rx_queue.2> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	LAST_WORD_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000000011
	MAX_PKT_SIZE = 32'sb00000000000000000000100000000000
	OUT_LENGTH = 32'sb00000000000000000000000000000001
	OUT_WAIT_PKT_AVAIL = 32'sb00000000000000000000000000000000
	OUT_WAIT_PKT_DONE = 32'sb00000000000000000000000000000010
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001001
	PORT_NUMBER = 32'sb00000000000000000000000000000010
	RX_ADD_PAD = 32'sb00000000000000000000000000010000
	RX_DROP_PKT = 32'sb00000000000000000000000000100000
	RX_IDLE = 32'sb00000000000000000000000000000001
	RX_RCV_PKT = 32'sb00000000000000000000000000000010
	RX_WAIT_GOOD_OR_BAD = 32'sb00000000000000000000000000001000
	RX_WR_LAST_WORD = 32'sb00000000000000000000000000000100
	STAGE_NUMBER = 8'b11111111
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxfifo_8kx9_to_72.v" line 159: Instantiating black box module <rxfifo_8kx9_to_72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxlengthfifo_128x13.v" line 185: Instantiating black box module <rxlengthfifo_128x13>.
Module <rx_queue.2> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_long>.
Analyzing module <nf2_mac_grp.3> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	PORT_NUMBER = 32'sb00000000000000000000000000000100
	STAGE_NUMBER = 8'b11111111
Module <nf2_mac_grp.3> is correct for synthesis.
 
Analyzing module <rx_queue.3> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	LAST_WORD_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000000011
	MAX_PKT_SIZE = 32'sb00000000000000000000100000000000
	OUT_LENGTH = 32'sb00000000000000000000000000000001
	OUT_WAIT_PKT_AVAIL = 32'sb00000000000000000000000000000000
	OUT_WAIT_PKT_DONE = 32'sb00000000000000000000000000000010
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001001
	PORT_NUMBER = 32'sb00000000000000000000000000000100
	RX_ADD_PAD = 32'sb00000000000000000000000000010000
	RX_DROP_PKT = 32'sb00000000000000000000000000100000
	RX_IDLE = 32'sb00000000000000000000000000000001
	RX_RCV_PKT = 32'sb00000000000000000000000000000010
	RX_WAIT_GOOD_OR_BAD = 32'sb00000000000000000000000000001000
	RX_WR_LAST_WORD = 32'sb00000000000000000000000000000100
	STAGE_NUMBER = 8'b11111111
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxfifo_8kx9_to_72.v" line 159: Instantiating black box module <rxfifo_8kx9_to_72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxlengthfifo_128x13.v" line 185: Instantiating black box module <rxlengthfifo_128x13>.
Module <rx_queue.3> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_long>.
Analyzing module <nf2_mac_grp.4> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	PORT_NUMBER = 32'sb00000000000000000000000000000110
	STAGE_NUMBER = 8'b11111111
Module <nf2_mac_grp.4> is correct for synthesis.
 
Analyzing module <rx_queue.4> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	LAST_WORD_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000000011
	MAX_PKT_SIZE = 32'sb00000000000000000000100000000000
	OUT_LENGTH = 32'sb00000000000000000000000000000001
	OUT_WAIT_PKT_AVAIL = 32'sb00000000000000000000000000000000
	OUT_WAIT_PKT_DONE = 32'sb00000000000000000000000000000010
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001001
	PORT_NUMBER = 32'sb00000000000000000000000000000110
	RX_ADD_PAD = 32'sb00000000000000000000000000010000
	RX_DROP_PKT = 32'sb00000000000000000000000000100000
	RX_IDLE = 32'sb00000000000000000000000000000001
	RX_RCV_PKT = 32'sb00000000000000000000000000000010
	RX_WAIT_GOOD_OR_BAD = 32'sb00000000000000000000000000001000
	RX_WR_LAST_WORD = 32'sb00000000000000000000000000000100
	STAGE_NUMBER = 8'b11111111
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxfifo_8kx9_to_72.v" line 159: Instantiating black box module <rxfifo_8kx9_to_72>.
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/src_coregen/rxlengthfifo_128x13.v" line 185: Instantiating black box module <rxlengthfifo_128x13>.
Module <rx_queue.4> is correct for synthesis.
 
    Set user-defined property "ASYNC_REG =  TRUE" for signal <reset_long>.
Analyzing module <cpu_dma_queue.1> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	PORT_NUMBER = 32'sb00000000000000000000000000000001
	USE_REGS = 32'b00000000000000000000000000000000
Module <cpu_dma_queue.1> is correct for synthesis.
 
Analyzing module <cpu_dma_rx_queue.1> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	LAST_WORD_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000000011
	MAX_PKT_SIZE = 32'sb00000000000000000000100000000000
	OUT_DROP_PKT = 2'b10
	OUT_WAIT_FOR_PKT = 2'b00
	OUT_XFER_PKT = 2'b01
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001001
	PORT_NUMBER = 32'sb00000000000000000000000000000001
	STAGE_NUMBER = 32'b00000000000000000000000011111111
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/src_coregen/cdq_rx_fifo_512x36_to_72.v" line 181: Instantiating black box module <cdq_rx_fifo_512x36_to_72>.
Module <cpu_dma_rx_queue.1> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo.2> in library <work>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000011
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000111
	WIDTH = 32'sb00000000000000000000000000001101
Module <fallthrough_small_fifo.2> is correct for synthesis.
 
Analyzing module <small_fifo.3> in library <work>.
	MAX_DEPTH = 32'sb00000000000000000000000000001000
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000011
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000111
	WIDTH = 32'sb00000000000000000000000000001101
Module <small_fifo.3> is correct for synthesis.
 
Analyzing module <cpu_dma_tx_queue> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	IN_PROCESS_BODY = 1'b1
	IN_PROCESS_HDR = 1'b0
	LAST_WORD_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000000011
	MAX_PKT_SIZE = 32'sb00000000000000000000100000000000
	OUT_PROCESS_BODY = 1'b1
	OUT_PROCESS_HDR = 1'b0
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001001
	STAGE_NUMBER = 32'b00000000000000000000000011111111
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/src_coregen/cdq_tx_fifo_256x72_to_36.v" line 181: Instantiating black box module <cdq_tx_fifo_256x72_to_36>.
Module <cpu_dma_tx_queue> is correct for synthesis.
 
Analyzing module <fallthrough_small_fifo.3> in library <work>.
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000011
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000111
	WIDTH = 32'sb00000000000000000000000000001100
Module <fallthrough_small_fifo.3> is correct for synthesis.
 
Analyzing module <small_fifo.4> in library <work>.
	MAX_DEPTH = 32'sb00000000000000000000000000001000
	MAX_DEPTH_BITS = 32'sb00000000000000000000000000000011
	PROG_FULL_THRESHOLD = 32'sb00000000000000000000000000000111
	WIDTH = 32'sb00000000000000000000000000001100
Module <small_fifo.4> is correct for synthesis.
 
Analyzing module <cpu_dma_queue_regs> in library <work>.
	BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	DELTA_WIDTH = 32'sb00000000000000000000000000001101
	NORMAL = 32'sb00000000000000000000000000000001
	NUM_REGS_USED = 32'sb00000000000000000000000000010001
	REG_FILE_ADDR_WIDTH = 32'sb00000000000000000000000000000101
	RESET = 32'sb00000000000000000000000000000000
	WORD_CNT_WIDTH = 32'sb00000000000000000000000000001010
Module <cpu_dma_queue_regs> is correct for synthesis.
 
Analyzing module <cpu_dma_queue.2> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	PORT_NUMBER = 32'sb00000000000000000000000000000011
	USE_REGS = 32'b00000000000000000000000000000000
Module <cpu_dma_queue.2> is correct for synthesis.
 
Analyzing module <cpu_dma_rx_queue.2> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	LAST_WORD_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000000011
	MAX_PKT_SIZE = 32'sb00000000000000000000100000000000
	OUT_DROP_PKT = 2'b10
	OUT_WAIT_FOR_PKT = 2'b00
	OUT_XFER_PKT = 2'b01
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001001
	PORT_NUMBER = 32'sb00000000000000000000000000000011
	STAGE_NUMBER = 32'b00000000000000000000000011111111
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/src_coregen/cdq_rx_fifo_512x36_to_72.v" line 181: Instantiating black box module <cdq_rx_fifo_512x36_to_72>.
Module <cpu_dma_rx_queue.2> is correct for synthesis.
 
Analyzing module <cpu_dma_queue.3> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	PORT_NUMBER = 32'sb00000000000000000000000000000101
	USE_REGS = 32'b00000000000000000000000000000000
Module <cpu_dma_queue.3> is correct for synthesis.
 
Analyzing module <cpu_dma_rx_queue.3> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	LAST_WORD_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000000011
	MAX_PKT_SIZE = 32'sb00000000000000000000100000000000
	OUT_DROP_PKT = 2'b10
	OUT_WAIT_FOR_PKT = 2'b00
	OUT_XFER_PKT = 2'b01
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001001
	PORT_NUMBER = 32'sb00000000000000000000000000000101
	STAGE_NUMBER = 32'b00000000000000000000000011111111
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/src_coregen/cdq_rx_fifo_512x36_to_72.v" line 181: Instantiating black box module <cdq_rx_fifo_512x36_to_72>.
Module <cpu_dma_rx_queue.3> is correct for synthesis.
 
Analyzing module <cpu_dma_queue.4> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	PORT_NUMBER = 32'sb00000000000000000000000000000111
	USE_REGS = 32'b00000000000000000000000000000000
Module <cpu_dma_queue.4> is correct for synthesis.
 
Analyzing module <cpu_dma_rx_queue.4> in library <work>.
	CTRL_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000001000000
	DMA_CTRL_WIDTH = 32'sb00000000000000000000000000000100
	DMA_DATA_WIDTH = 32'sb00000000000000000000000000100000
	ENABLE_HEADER = 32'sb00000000000000000000000000000001
	LAST_WORD_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000000011
	MAX_PKT_SIZE = 32'sb00000000000000000000100000000000
	OUT_DROP_PKT = 2'b10
	OUT_WAIT_FOR_PKT = 2'b00
	OUT_XFER_PKT = 2'b01
	PKT_BYTE_CNT_WIDTH = 32'sb00000000000000000000000000001100
	PKT_WORD_CNT_WIDTH = 32'sb00000000000000000000000000001001
	PORT_NUMBER = 32'sb00000000000000000000000000000111
	STAGE_NUMBER = 32'b00000000000000000000000011111111
WARNING:Xst:2211 - "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/src_coregen/cdq_rx_fifo_512x36_to_72.v" line 181: Instantiating black box module <cdq_rx_fifo_512x36_to_72>.
Module <cpu_dma_rx_queue.4> is correct for synthesis.
 
Analyzing module <unused_reg.2> in library <work>.
	REG_ADDR_WIDTH = 32'sb00000000000000000000000000010000
Module <unused_reg.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <num_TCP> in unit <firewall> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <word_saved> in unit <firewall> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sram_wr_addr> in unit <firewall> has a constant value of 0000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ii> in unit <generic_sw_regs_1> has a constant value of 100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ii> in unit <generic_sw_regs_2> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <generic_cntr_regs> has a constant value of 11000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <num_bytes_written> in unit <cpu_dma_rx_queue_1> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <num_bytes_written> in unit <cpu_dma_rx_queue_2> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <num_bytes_written> in unit <cpu_dma_rx_queue_3> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <num_bytes_written> in unit <cpu_dma_rx_queue_4> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <nf2_reg_grp>.
    Related source file is "/root/netfpga/lib/verilog/core/nf2/reference_core/src/nf2_reg_grp.v".
WARNING:Xst:647 - Input <bus_addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 16                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit register for signal <core_reg_addr>.
    Found 32-bit register for signal <dram_reg_wr_data>.
    Found 1-bit register for signal <udp_reg_rd_wr_L>.
    Found 22-bit register for signal <sram_reg_addr>.
    Found 1-bit register for signal <udp_reg_req>.
    Found 32-bit register for signal <core_reg_wr_data>.
    Found 1-bit register for signal <dram_reg_req>.
    Found 1-bit register for signal <sram_reg_rd_wr_L>.
    Found 1-bit register for signal <dram_reg_rd_wr_L>.
    Found 1-bit register for signal <core_reg_rd_wr_L>.
    Found 1-bit register for signal <sram_reg_req>.
    Found 1-bit register for signal <core_reg_req>.
    Found 24-bit register for signal <dram_reg_addr>.
    Found 32-bit register for signal <udp_reg_wr_data>.
    Found 32-bit register for signal <sram_reg_wr_data>.
    Found 23-bit register for signal <udp_reg_addr>.
    Found 1-bit register for signal <cpu_ack>.
    Found 25-bit register for signal <cpu_addr>.
    Found 32-bit register for signal <cpu_rd_data>.
    Found 1-bit register for signal <cpu_rd_wr_L>.
    Found 1-bit register for signal <cpu_req>.
    Found 9-bit register for signal <cpu_timeout_cnt_dn>.
    Found 9-bit subtractor for signal <cpu_timeout_cnt_dn_nxt$addsub0000> created at line 151.
    Found 32-bit register for signal <cpu_wr_data>.
    Found 32-bit 4-to-1 multiplexer for signal <cpu_wr_data_nxt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 328 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <nf2_reg_grp> synthesized.


Synthesizing Unit <reg_grp_1>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/reg_grp.v".
    Found 32-bit register for signal <reg_rd_data>.
    Found 1-bit register for signal <reg_ack>.
    Found 32-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 115.
    Found 88-bit register for signal <int_reg_addr>.
    Found 4-bit register for signal <int_reg_rd_wr_L>.
    Found 4-bit register for signal <int_reg_req>.
    Found 128-bit register for signal <int_reg_wr_data>.
    Summary:
	inferred 257 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <reg_grp_1> synthesized.


Synthesizing Unit <reg_grp_2>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/reg_grp.v".
    Found 32-bit register for signal <reg_rd_data>.
    Found 1-bit register for signal <reg_ack>.
    Found 32-bit 16-to-1 multiplexer for signal <$varindex0001> created at line 115.
    Found 320-bit register for signal <int_reg_addr>.
    Found 16-bit register for signal <int_reg_rd_wr_L>.
    Found 16-bit register for signal <int_reg_req>.
    Found 512-bit register for signal <int_reg_wr_data>.
INFO:Xst:738 - HDL ADVISOR - 320 flip-flops were inferred for signal <int_reg_addr>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <int_reg_wr_data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 897 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <reg_grp_2> synthesized.


Synthesizing Unit <device_id_reg>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/device_id_reg.v".
WARNING:Xst:647 - Input <reg_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_rd_wr_L> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x32-bit ROM for signal <$varindex0000> created at line 157.
    Found 32-bit register for signal <reg_rd_data>.
    Found 1-bit register for signal <reg_ack>.
    Found 16-bit comparator less for signal <reg_rd_data$cmp_lt0000> created at line 156.
    Found 1-bit register for signal <req_acked>.
    Summary:
	inferred   1 ROM(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <device_id_reg> synthesized.


Synthesizing Unit <nf2_mdio>.
    Related source file is "/root/netfpga/lib/verilog/core/io/mdio/src/nf2_mdio.v".
WARNING:Xst:647 - Input <phy_reg_wr_data<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <phy_reg_rd_data>.
    Found 1-bit register for signal <phy_mdc>.
    Found 1-bit register for signal <phy_reg_ack>.
    Found 16-bit comparator less for signal <addr_good>.
    Found 5-bit down counter for signal <cmd_counter>.
    Found 32-bit register for signal <cmd_reg>.
    Found 2-bit register for signal <glue_state>.
    Found 8-bit up counter for signal <mdc_counter>.
    Found 1-bit register for signal <mdc_falling>.
    Found 1-bit register for signal <mdc_rising>.
    Found 2-bit register for signal <opcode>.
    Found 32-bit register for signal <phy_rd_data>.
    Found 1-bit register for signal <phy_rd_req>.
    Found 1-bit register for signal <phy_rd_vld>.
    Found 32-bit register for signal <phy_wr_data>.
    Found 1-bit register for signal <phy_wr_req>.
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <tri_ctrl>.
    Found 32-bit 4-to-1 multiplexer for signal <tri_ctrl$mux0000>.
    Found 32-bit register for signal <wr_data>.
    Found 32-bit 4-to-1 multiplexer for signal <wr_data_nxt>.
    Summary:
	inferred   2 Counter(s).
	inferred 205 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <nf2_mdio> synthesized.


Synthesizing Unit <unused_reg_1>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/unused_reg.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_rd_wr_L> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_req_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <unused_reg_1> synthesized.


Synthesizing Unit <sram_arbiter>.
    Related source file is "../src/sram_arbiter.v".
WARNING:Xst:647 - Input <sram_reg_addr<21:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sram_wr_data_early1_shuffled> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sram_reg_cntr_read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sram_reg_addr_rev> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sram_reg_addr_is_high_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sram_rd_data_shuffled> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <sram_tri_en>.
    Found 8-bit register for signal <sram_bw>.
    Found 72-bit register for signal <sram_wr_data>.
    Found 1-bit register for signal <wr_0_ack>.
    Found 1-bit register for signal <sram_reg_ack>.
    Found 32-bit register for signal <sram_reg_rd_data>.
    Found 1-bit register for signal <sram_we>.
    Found 19-bit register for signal <sram_addr>.
    Found 64-bit register for signal <rd_0_data>.
    Found 1-bit register for signal <rd_0_vld>.
    Found 1-bit register for signal <rd_0_ack>.
    Found 4-bit xor8 for signal <bit_paridade>.
    Found 8-bit xor8 for signal <bit_paridade_mod>.
    Found 1-bit register for signal <do_reset>.
    Found 8-bit xor9 for signal <mod_par_error>.
    Found 1-bit register for signal <rd_0_vld_early1>.
    Found 1-bit register for signal <rd_0_vld_early2>.
    Found 1-bit register for signal <rd_0_vld_early3>.
    Found 19-bit adder for signal <sram_addr$addsub0000> created at line 266.
    Found 1-bit register for signal <sram_reg_ack_early1>.
    Found 1-bit register for signal <sram_reg_ack_early2>.
    Found 1-bit register for signal <sram_reg_ack_early3>.
    Found 1-bit register for signal <sram_reg_addr_is_high>.
    Found 1-bit register for signal <sram_tri_en_early1>.
    Found 1-bit register for signal <sram_tri_en_early2>.
    Found 72-bit register for signal <sram_wr_data_early1>.
    Found 72-bit register for signal <sram_wr_data_early2>.
    Found 2-bit up counter for signal <state>.
    Summary:
	inferred   1 Counter(s).
	inferred 355 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 Xor(s).
Unit <sram_arbiter> synthesized.


Synthesizing Unit <unused_reg_2>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/unused_reg.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reg_rd_wr_L> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <reg_req_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <unused_reg_2> synthesized.


Synthesizing Unit <udp_reg_master>.
    Related source file is "/root/netfpga/lib/verilog/core/user_data_path/udp_reg_master/src/udp_reg_master.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <core_reg_ack>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 32-bit register for signal <core_reg_rd_data>.
    Found 32-bit 4-to-1 multiplexer for signal <core_reg_rd_data$mux0000>.
    Found 8-bit register for signal <count>.
    Found 8-bit subtractor for signal <count$addsub0000> created at line 108.
    Found 32-bit 4-to-1 multiplexer for signal <reg_data_out$mux0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 101 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  64 Multiplexer(s).
Unit <udp_reg_master> synthesized.


Synthesizing Unit <in_arb_regs>.
    Related source file is "/root/netfpga/lib/verilog/core/input_arbiter/rr_input_arbiter/src/in_arb_regs.v".
WARNING:Xst:646 - Signal <reg_addr<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 32-bit up counter for signal <eop_cnt>.
    Found 1-bit register for signal <in_pkt>.
    Found 8-bit register for signal <last_pkt_ctrl_0>.
    Found 8-bit register for signal <last_pkt_ctrl_1>.
    Found 64-bit register for signal <last_pkt_data_0>.
    Found 64-bit register for signal <last_pkt_data_1>.
    Found 1-bit register for signal <out_rdy_latched>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_data_out$mux0000>.
    Found 1-bit register for signal <second_word>.
    Found 1-bit register for signal <state_latched>.
    Summary:
	inferred   1 Counter(s).
	inferred 208 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <in_arb_regs> synthesized.


Synthesizing Unit <small_fifo_1>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_fifo_v3.v".
    Found 4x72-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 3-bit comparator greatequal for signal <nearly_full>.
    Found 3-bit comparator greatequal for signal <prog_full>.
    Found 72-bit register for signal <dout>.
    Found 3-bit updown counter for signal <depth>.
    Found 2-bit up counter for signal <rd_ptr>.
    Found 2-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred  72 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_1> synthesized.


Synthesizing Unit <fallthrough_small_fifo_old>.
    Related source file is "../src/fallthrough_small_fifo_old.v".
    Found 8x72-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 4-bit comparator greatequal for signal <nearly_full>.
    Found 72-bit 4-to-1 multiplexer for signal <dout>.
    Found 4-bit updown counter for signal <depth>.
    Found 72-bit register for signal <din_d1>.
    Found 72-bit register for signal <dout_d1>.
    Found 2-bit register for signal <dout_sel>.
    Found 3-bit comparator equal for signal <dout_sel$cmp_eq0000> created at line 64.
    Found 3-bit comparator equal for signal <dout_sel$cmp_eq0001> created at line 70.
    Found 72-bit register for signal <queue_rd>.
    Found 3-bit up counter for signal <rd_ptr>.
    Found 3-bit adder for signal <rd_ptr_plus1>.
    Found 3-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred 218 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  72 Multiplexer(s).
Unit <fallthrough_small_fifo_old> synthesized.


Synthesizing Unit <generic_sw_regs_1>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_sw_regs.v".
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 5-bit comparator less for signal <addr_good>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_data_out$mux0000>.
    Found 128-bit register for signal <reg_file>.
    Summary:
	inferred 188 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <generic_sw_regs_1> synthesized.


Synthesizing Unit <small_fifo_5>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_fifo_v3.v".
    Found 8x30-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 4-bit comparator greatequal for signal <nearly_full>.
    Found 4-bit comparator greatequal for signal <prog_full>.
    Found 30-bit register for signal <dout>.
    Found 4-bit updown counter for signal <depth>.
    Found 3-bit up counter for signal <rd_ptr>.
    Found 3-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_5> synthesized.


Synthesizing Unit <small_fifo_2>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_fifo_v3.v".
    Found 16x72-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 5-bit comparator greatequal for signal <nearly_full>.
    Found 5-bit comparator greatequal for signal <prog_full>.
    Found 72-bit register for signal <dout>.
    Found 5-bit updown counter for signal <depth>.
    Found 4-bit up counter for signal <rd_ptr>.
    Found 4-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred  72 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_2> synthesized.


Synthesizing Unit <generic_sw_regs_2>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_sw_regs.v".
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 5-bit comparator less for signal <addr_good>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_data_out$mux0000>.
    Found 32-bit register for signal <reg_file<0>>.
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <generic_sw_regs_2> synthesized.


Synthesizing Unit <generic_hw_regs_1>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_hw_regs.v".
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 5-bit comparator greatequal for signal <addr_good$cmp_ge0000> created at line 72.
    Found 5-bit comparator less for signal <addr_good$cmp_lt0000> created at line 72.
    Found 32-bit 4-to-1 multiplexer for signal <reg_data_out$mux0000>.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <generic_hw_regs_1> synthesized.


Synthesizing Unit <generic_cntr_regs>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_cntr_regs.v".
    Found 24x32-bit dual-port RAM <Mram_reg_file> for signal <reg_file>.
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 6-bit comparator less for signal <addr_good>.
    Found 15-bit 24-to-1 multiplexer for signal <delta>.
    Found 15-bit up accumulator for signal <deltas>.
    Found 1-bit register for signal <reg_ack_in_d1>.
    Found 23-bit register for signal <reg_addr_in_d1>.
    Found 5-bit register for signal <reg_cnt>.
    Found 5-bit register for signal <reg_cnt_d1>.
    Found 5-bit adder for signal <reg_cnt_nxt$addsub0000> created at line 153.
    Found 32-bit register for signal <reg_data_in_d1>.
    Found 32-bit adder for signal <reg_file_in$share0000>.
    Found 5-bit register for signal <reg_file_rd_addr_ram>.
    Found 1-bit register for signal <reg_rd_req_good_d1>.
    Found 1-bit register for signal <reg_rd_wr_L_in_d1>.
    Found 1-bit register for signal <reg_req_in_d1>.
    Found 2-bit register for signal <reg_src_in_d1>.
    Found 1-bit register for signal <reg_wr_req_good_d1>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 RAM(s).
	inferred  24 Accumulator(s).
	inferred 138 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <generic_cntr_regs> synthesized.


Synthesizing Unit <generic_hw_regs_2>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_hw_regs.v".
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 32-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 109.
    Found 6-bit comparator greatequal for signal <addr_good>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_data_out$mux0000>.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <generic_hw_regs_2> synthesized.


Synthesizing Unit <nf2_dma_bus_fsm>.
    Related source file is "/root/netfpga/lib/verilog/core/dma/src/nf2_dma_bus_fsm.v".
WARNING:Xst:647 - Input <rxfifo_rd_valid_bytes> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rxfifo_rd_eop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <txfifo_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 55                                             |
    | Inputs             | 21                                             |
    | Outputs            | 15                                             |
    | Clock              | cpci_clk (rising_edge)                         |
    | Reset              | cpci_reset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <dma_op_code_ack>.
    Found 1-bit register for signal <timeout>.
    Found 32-bit register for signal <dma_data_n2c>.
    Found 1-bit register for signal <dma_vld_n2c>.
    Found 1-bit register for signal <dma_dest_q_nearly_full_n2c>.
    Found 1-bit register for signal <dma_data_tri_en>.
    Found 32-bit register for signal <dma_data_c2n_d>.
    Found 32-bit 4-to-1 multiplexer for signal <dma_data_n2c_nxt$mux0000>.
    Found 1-bit register for signal <dma_dest_q_nearly_full_c2n_d>.
    Found 2-bit register for signal <dma_op_code_ack_int>.
    Found 2-bit register for signal <dma_op_code_req_d>.
    Found 4-bit register for signal <dma_op_queue_id_d>.
    Found 1-bit register for signal <dma_vld_c2n_d>.
    Found 4-bit register for signal <queue_id>.
    Found 11-bit comparator lessequal for signal <rx_last_word>.
    Found 11-bit register for signal <rx_pkt_len>.
    Found 11-bit subtractor for signal <rx_pkt_len_nxt$share0000> created at line 185.
    Found 11-bit comparator lessequal for signal <tx_last_word>.
    Found 11-bit register for signal <tx_pkt_len>.
    Found 11-bit subtractor for signal <tx_pkt_len_nxt$share0000> created at line 185.
    Found 32-bit 4-to-1 multiplexer for signal <txfifo_wr_data$mux0000>.
    Found 20-bit down counter for signal <watchdog_timer>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 106 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <nf2_dma_bus_fsm> synthesized.


Synthesizing Unit <nf2_dma_que_intfc>.
    Related source file is "/root/netfpga/lib/verilog/core/dma/src/nf2_dma_que_intfc.v".
WARNING:Xst:647 - Input <rxfifo_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <dma_wr_pkt_vld> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dma_wr_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dma_wr_ctrl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dma_rd_vld> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 20                                             |
    | Inputs             | 12                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cpu_q_dma_wr_pkt_vld_0>.
    Found 1-bit register for signal <cpu_q_dma_wr_pkt_vld_1>.
    Found 1-bit register for signal <cpu_q_dma_wr_pkt_vld_2>.
    Found 1-bit register for signal <cpu_q_dma_wr_pkt_vld_3>.
    Found 1-bit register for signal <cpu_q_dma_wr_0>.
    Found 32-bit register for signal <cpu_q_dma_wr_data_0>.
    Found 1-bit register for signal <cpu_q_dma_wr_1>.
    Found 32-bit register for signal <cpu_q_dma_wr_data_1>.
    Found 1-bit register for signal <cpu_q_dma_wr_2>.
    Found 32-bit register for signal <cpu_q_dma_wr_data_2>.
    Found 1-bit register for signal <cpu_q_dma_wr_3>.
    Found 32-bit register for signal <cpu_q_dma_wr_data_3>.
    Found 1-bit register for signal <pkt_egress>.
    Found 4-bit register for signal <cpu_q_dma_wr_ctrl_0>.
    Found 4-bit register for signal <cpu_q_dma_wr_ctrl_1>.
    Found 4-bit register for signal <cpu_q_dma_wr_ctrl_2>.
    Found 4-bit register for signal <cpu_q_dma_wr_ctrl_3>.
    Found 1-bit register for signal <pkt_ingress>.
    Found 12-bit register for signal <pkt_len>.
    Found 32-bit 4-to-1 multiplexer for signal <rxfifo_wr_data>.
    Found 4-bit 4-to-1 multiplexer for signal <dma_rd_ctrl>.
    Found 32-bit 4-to-1 multiplexer for signal <dma_rd_data>.
    Found 1-bit register for signal <first_word>.
    Found 4-bit shifter logical left for signal <queue_decoded>.
    Found 4-bit register for signal <queue_id>.
    Found 4-bit register for signal <queue_sel>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 175 D-type flip-flop(s).
	inferred  68 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <nf2_dma_que_intfc> synthesized.


Synthesizing Unit <nf2_dma_regs>.
    Related source file is "/root/netfpga/lib/verilog/core/dma/src/nf2_dma_regs.v".
WARNING:Xst:1780 - Signal <reset_long> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delta> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6x32-bit single-port RAM <Mram_reg_file> for signal <reg_file>.
    Found 32-bit register for signal <reg_rd_data>.
    Found 1-bit register for signal <reg_ack>.
    Found 4-bit comparator less for signal <addr_good$cmp_lt0000> created at line 219.
    Found 32-bit register for signal <control_reg>.
    Found 12-bit up accumulator for signal <egress_byte_cnt_delta>.
    Found 1-bit register for signal <egress_pkt_cnt_delta>.
    Found 32-bit register for signal <iface_reset_internal_extend>.
    Found 12-bit up accumulator for signal <ingress_byte_cnt_delta>.
    Found 1-bit register for signal <ingress_pkt_cnt_delta>.
    Found 3-bit register for signal <reg_cnt>.
    Found 3-bit adder for signal <reg_cnt$share0000> created at line 257.
    Found 32-bit adder for signal <reg_file_in$addsub0000> created at line 315.
    Found 32-bit 4-to-1 multiplexer for signal <reg_rd_data$mux0000>.
    Found 1-bit register for signal <reg_req_d1>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <timeout_cnt_delta>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Accumulator(s).
	inferred 105 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <nf2_dma_regs> synthesized.


Synthesizing Unit <pulse_synchronizer>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/pulse_synchronizer.v".
    Found 1-bit register for signal <ackA>.
    Found 1-bit register for signal <ackA_clkB>.
    Found 1-bit register for signal <ackA_clkB_d1>.
    Found 1-bit register for signal <ackA_synch>.
    Found 1-bit register for signal <ackB>.
    Found 1-bit register for signal <ackB_clkA>.
    Found 1-bit register for signal <ackB_d1>.
    Found 1-bit register for signal <ackB_synch>.
    Found 1-bit register for signal <pulse_in_clkA_d1>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <pulse_synchronizer> synthesized.


Synthesizing Unit <sync_r2w>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_async_fifo.v".
    Found 4-bit register for signal <wq2_rptr>.
    Found 4-bit register for signal <wq1_rptr>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <sync_r2w> synthesized.


Synthesizing Unit <sync_w2r>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_async_fifo.v".
    Found 4-bit register for signal <rq2_wptr>.
    Found 4-bit register for signal <rq1_wptr>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <sync_w2r> synthesized.


Synthesizing Unit <fifo_mem_1>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_async_fifo.v".
    Found 8x37-bit dual-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <fifo_mem_1> synthesized.


Synthesizing Unit <rptr_empty>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_async_fifo.v".
WARNING:Xst:646 - Signal <subtract<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rempty>.
    Found 4-bit register for signal <rptr>.
    Found 1-bit register for signal <r_almost_empty>.
    Found 4-bit register for signal <rbin>.
    Found 4-bit adder for signal <rbinnext>.
    Found 4-bit comparator equal for signal <rempty_val>.
    Found 1-bit xor2 for signal <rgraynext$xor0000> created at line 133.
    Found 1-bit xor2 for signal <rgraynext$xor0001> created at line 133.
    Found 1-bit xor2 for signal <rgraynext$xor0002> created at line 133.
    Found 3-bit xor2 for signal <rq2_wptr_bin<2:0>>.
    Found 4-bit subtractor for signal <subtract>.
    Found 4-bit adder carry out for signal <subtract$addsub0000> created at line 145.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <rptr_empty> synthesized.


Synthesizing Unit <wptr_full>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_async_fifo.v".
WARNING:Xst:646 - Signal <subtract<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <wptr>.
    Found 1-bit register for signal <wfull>.
    Found 1-bit register for signal <w_almost_full>.
    Found 4-bit subtractor for signal <subtract>.
    Found 4-bit subtractor for signal <subtract$addsub0000> created at line 205.
    Found 4-bit register for signal <wbin>.
    Found 4-bit adder for signal <wbinnext>.
    Found 4-bit comparator equal for signal <wfull_val>.
    Found 1-bit xor2 for signal <wgraynext$xor0000> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0001> created at line 188.
    Found 1-bit xor2 for signal <wgraynext$xor0002> created at line 188.
    Found 3-bit xor2 for signal <wq2_rptr_bin<2:0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <wptr_full> synthesized.


Synthesizing Unit <fifo_mem_2>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_async_fifo.v".
    Found 8x35-bit dual-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <fifo_mem_2> synthesized.


Synthesizing Unit <mac_grp_regs>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/mac_grp_regs.v".
WARNING:Xst:646 - Signal <delta> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13x32-bit single-port RAM <Mram_reg_file> for signal <reg_file>.
    Found 32-bit register for signal <mac_grp_reg_rd_data>.
    Found 1-bit register for signal <mac_grp_reg_ack>.
    Found 5-bit comparator less for signal <addr_good$cmp_lt0000> created at line 340.
    Found 32-bit register for signal <control_reg>.
    Found 1-bit register for signal <mac_grp_reg_req_d1>.
    Found 4-bit register for signal <reg_cnt>.
    Found 4-bit adder for signal <reg_cnt$share0000> created at line 365.
    Found 32-bit adder for signal <reg_file_in$addsub0000> created at line 430.
    Found 4-bit register for signal <reset_long>.
    Found 12-bit up accumulator for signal <rx_byte_cnt_delta>.
    Found 1-bit register for signal <rx_pkt_dropped_bad_delta>.
    Found 1-bit register for signal <rx_pkt_dropped_full_delta>.
    Found 2-bit up counter for signal <rx_pkt_pulled_delta>.
    Found 1-bit register for signal <rx_pkt_stored_delta>.
    Found 3-bit register for signal <rx_queue_delta>.
    Found 3-bit addsub for signal <rx_queue_delta$addsub0000>.
    Found 10-bit up accumulator for signal <rx_word_cnt_delta>.
    Found 1-bit register for signal <state>.
    Found 12-bit up accumulator for signal <tx_byte_cnt_delta>.
    Found 1-bit register for signal <tx_pkt_sent_delta>.
    Found 2-bit up counter for signal <tx_pkt_stored_delta>.
    Found 3-bit register for signal <tx_queue_delta>.
    Found 3-bit addsub for signal <tx_queue_delta$addsub0000>.
    Found 10-bit up accumulator for signal <tx_word_cnt_delta>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred   4 Accumulator(s).
	inferred  85 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <mac_grp_regs> synthesized.


Synthesizing Unit <CRC_gen>.
    Related source file is "/root/netfpga/lib/verilog/contrib/ucsd/gig_eth_mac/src/CRC_gen.v".
    Found 4-bit up counter for signal <Counter>.
    Found 32-bit register for signal <CRC_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <CRC_reg$mux0000>.
    Found 1-bit xor2 for signal <CRC_reg$xor0000> created at line 119.
    Found 1-bit xor3 for signal <CRC_reg$xor0001> created at line 118.
    Found 1-bit xor4 for signal <CRC_reg$xor0002> created at line 117.
    Found 1-bit xor4 for signal <CRC_reg$xor0003> created at line 116.
    Found 1-bit xor4 for signal <CRC_reg$xor0004> created at line 115.
    Found 1-bit xor4 for signal <CRC_reg$xor0005> created at line 114.
    Found 1-bit xor3 for signal <CRC_reg$xor0006> created at line 113.
    Found 1-bit xor3 for signal <CRC_reg$xor0007> created at line 112.
    Found 1-bit xor3 for signal <CRC_reg$xor0008> created at line 111.
    Found 1-bit xor2 for signal <CRC_reg$xor0009> created at line 110.
    Found 1-bit xor2 for signal <CRC_reg$xor0010> created at line 109.
    Found 1-bit xor2 for signal <CRC_reg$xor0011> created at line 108.
    Found 1-bit xor3 for signal <CRC_reg$xor0012> created at line 107.
    Found 1-bit xor4 for signal <CRC_reg$xor0013> created at line 106.
    Found 1-bit xor4 for signal <CRC_reg$xor0014> created at line 105.
    Found 1-bit xor4 for signal <CRC_reg$xor0015> created at line 104.
    Found 1-bit xor4 for signal <CRC_reg$xor0016> created at line 103.
    Found 1-bit xor4 for signal <CRC_reg$xor0017> created at line 102.
    Found 1-bit xor6 for signal <CRC_reg$xor0018> created at line 101.
    Found 1-bit xor6 for signal <CRC_reg$xor0019> created at line 100.
    Found 1-bit xor4 for signal <CRC_reg$xor0020> created at line 99.
    Found 1-bit xor3 for signal <CRC_reg$xor0021> created at line 98.
    Found 1-bit xor3 for signal <CRC_reg$xor0022> created at line 97.
    Found 1-bit xor3 for signal <CRC_reg$xor0023> created at line 96.
    Found 1-bit xor3 for signal <CRC_reg$xor0024> created at line 95.
    Found 1-bit xor4 for signal <CRC_reg$xor0025> created at line 94.
    Found 1-bit xor4 for signal <CRC_reg$xor0026> created at line 93.
    Found 1-bit xor4 for signal <CRC_reg$xor0027> created at line 92.
    Found 1-bit xor3 for signal <CRC_reg$xor0028> created at line 91.
    Found 1-bit xor3 for signal <CRC_reg$xor0029> created at line 90.
    Found 1-bit xor3 for signal <CRC_reg$xor0030> created at line 89.
    Found 1-bit xor2 for signal <CRC_reg$xor0031> created at line 88.
    Found 1-bit xor2 for signal <CRC_reg$xor0032> created at line 119.
    Found 1-bit xor2 for signal <CRC_reg$xor0033> created at line 118.
    Found 1-bit xor2 for signal <CRC_reg$xor0034> created at line 118.
    Found 1-bit xor2 for signal <CRC_reg$xor0035> created at line 117.
    Found 1-bit xor2 for signal <CRC_reg$xor0036> created at line 117.
    Found 1-bit xor2 for signal <CRC_reg$xor0037> created at line 116.
    Found 1-bit xor2 for signal <CRC_reg$xor0038> created at line 115.
    Found 1-bit xor2 for signal <CRC_reg$xor0040> created at line 114.
    Found 1-bit xor2 for signal <CRC_reg$xor0044> created at line 111.
    Found 1-bit xor2 for signal <CRC_reg$xor0045> created at line 110.
    Found 1-bit xor2 for signal <CRC_reg$xor0050> created at line 103.
    Found 1-bit xor2 for signal <CRC_reg$xor0052> created at line 102.
    Found 1-bit xor2 for signal <CRC_reg$xor0058> created at line 100.
    Found 1-bit xor2 for signal <CRC_reg$xor0060> created at line 99.
    Found 1-bit xor2 for signal <CRC_reg$xor0061> created at line 98.
    Found 1-bit xor2 for signal <CRC_reg$xor0065> created at line 94.
    Found 1-bit xor2 for signal <CRC_reg$xor0067> created at line 93.
    Found 1-bit xor2 for signal <CRC_reg$xor0071> created at line 91.
    Found 1-bit xor2 for signal <CRC_reg$xor0072> created at line 90.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred  27 Xor(s).
Unit <CRC_gen> synthesized.


Synthesizing Unit <CRC_chk>.
    Related source file is "/root/netfpga/lib/verilog/contrib/ucsd/gig_eth_mac/src/CRC_chk.v".
WARNING:Xst:1780 - Signal <Next_CRC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <CRC_reg>.
    Found 1-bit xor2 for signal <CRC_reg$xor0000> created at line 114.
    Found 1-bit xor3 for signal <CRC_reg$xor0001> created at line 113.
    Found 1-bit xor4 for signal <CRC_reg$xor0002> created at line 112.
    Found 1-bit xor4 for signal <CRC_reg$xor0003> created at line 111.
    Found 1-bit xor4 for signal <CRC_reg$xor0004> created at line 110.
    Found 1-bit xor4 for signal <CRC_reg$xor0005> created at line 109.
    Found 1-bit xor3 for signal <CRC_reg$xor0006> created at line 108.
    Found 1-bit xor3 for signal <CRC_reg$xor0007> created at line 107.
    Found 1-bit xor3 for signal <CRC_reg$xor0008> created at line 106.
    Found 1-bit xor2 for signal <CRC_reg$xor0009> created at line 105.
    Found 1-bit xor2 for signal <CRC_reg$xor0010> created at line 104.
    Found 1-bit xor2 for signal <CRC_reg$xor0011> created at line 103.
    Found 1-bit xor3 for signal <CRC_reg$xor0012> created at line 102.
    Found 1-bit xor4 for signal <CRC_reg$xor0013> created at line 101.
    Found 1-bit xor4 for signal <CRC_reg$xor0014> created at line 100.
    Found 1-bit xor4 for signal <CRC_reg$xor0015> created at line 99.
    Found 1-bit xor4 for signal <CRC_reg$xor0016> created at line 98.
    Found 1-bit xor4 for signal <CRC_reg$xor0017> created at line 97.
    Found 1-bit xor6 for signal <CRC_reg$xor0018> created at line 96.
    Found 1-bit xor6 for signal <CRC_reg$xor0019> created at line 95.
    Found 1-bit xor4 for signal <CRC_reg$xor0020> created at line 94.
    Found 1-bit xor3 for signal <CRC_reg$xor0021> created at line 93.
    Found 1-bit xor3 for signal <CRC_reg$xor0022> created at line 92.
    Found 1-bit xor3 for signal <CRC_reg$xor0023> created at line 91.
    Found 1-bit xor3 for signal <CRC_reg$xor0024> created at line 90.
    Found 1-bit xor4 for signal <CRC_reg$xor0025> created at line 89.
    Found 1-bit xor4 for signal <CRC_reg$xor0026> created at line 88.
    Found 1-bit xor4 for signal <CRC_reg$xor0027> created at line 87.
    Found 1-bit xor3 for signal <CRC_reg$xor0028> created at line 86.
    Found 1-bit xor3 for signal <CRC_reg$xor0029> created at line 85.
    Found 1-bit xor3 for signal <CRC_reg$xor0030> created at line 84.
    Found 1-bit xor2 for signal <CRC_reg$xor0031> created at line 83.
    Found 1-bit xor2 for signal <CRC_reg$xor0032> created at line 114.
    Found 1-bit xor2 for signal <CRC_reg$xor0033> created at line 113.
    Found 1-bit xor2 for signal <CRC_reg$xor0034> created at line 113.
    Found 1-bit xor2 for signal <CRC_reg$xor0035> created at line 112.
    Found 1-bit xor2 for signal <CRC_reg$xor0036> created at line 112.
    Found 1-bit xor2 for signal <CRC_reg$xor0037> created at line 111.
    Found 1-bit xor2 for signal <CRC_reg$xor0038> created at line 110.
    Found 1-bit xor2 for signal <CRC_reg$xor0040> created at line 109.
    Found 1-bit xor2 for signal <CRC_reg$xor0044> created at line 106.
    Found 1-bit xor2 for signal <CRC_reg$xor0045> created at line 105.
    Found 1-bit xor2 for signal <CRC_reg$xor0050> created at line 98.
    Found 1-bit xor2 for signal <CRC_reg$xor0052> created at line 97.
    Found 1-bit xor2 for signal <CRC_reg$xor0058> created at line 95.
    Found 1-bit xor2 for signal <CRC_reg$xor0060> created at line 94.
    Found 1-bit xor2 for signal <CRC_reg$xor0061> created at line 93.
    Found 1-bit xor2 for signal <CRC_reg$xor0065> created at line 89.
    Found 1-bit xor2 for signal <CRC_reg$xor0067> created at line 88.
    Found 1-bit xor2 for signal <CRC_reg$xor0071> created at line 86.
    Found 1-bit xor2 for signal <CRC_reg$xor0072> created at line 85.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  27 Xor(s).
Unit <CRC_chk> synthesized.


Synthesizing Unit <cpu_dma_queue_regs>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_queue_regs.v".
WARNING:Xst:646 - Signal <reset_long<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <delta> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17x32-bit single-port RAM <Mram_reg_file> for signal <reg_file>.
    Found 32-bit register for signal <reg_rd_data>.
    Found 1-bit register for signal <reg_ack>.
    Found 6-bit comparator less for signal <addr_good$cmp_lt0000> created at line 353.
    Found 32-bit register for signal <control_reg>.
    Found 5-bit register for signal <reg_cnt>.
    Found 5-bit adder for signal <reg_cnt$share0000> created at line 378.
    Found 32-bit adder for signal <reg_file_in$addsub0000> created at line 446.
    Found 32-bit 4-to-1 multiplexer for signal <reg_rd_data$mux0000>.
    Found 1-bit register for signal <reg_req_d1>.
    Found 4-bit register for signal <reset_long>.
    Found 12-bit up accumulator for signal <rx_byte_cnt_delta>.
    Found 5-bit up counter for signal <rx_num_overruns_delta>.
    Found 5-bit up counter for signal <rx_num_underruns_delta>.
    Found 1-bit register for signal <rx_pkt_dropped_bad_delta>.
    Found 2-bit up counter for signal <rx_pkt_removed_delta>.
    Found 1-bit register for signal <rx_pkt_stored_delta>.
    Found 3-bit register for signal <rx_queue_delta>.
    Found 3-bit addsub for signal <rx_queue_delta$addsub0000>.
    Found 10-bit up accumulator for signal <rx_word_cnt_delta>.
    Found 1-bit register for signal <state>.
    Found 12-bit up accumulator for signal <tx_byte_cnt_delta>.
    Found 5-bit up counter for signal <tx_num_overruns_delta>.
    Found 5-bit up counter for signal <tx_num_underruns_delta>.
    Found 1-bit register for signal <tx_pkt_removed_delta>.
    Found 2-bit up counter for signal <tx_pkt_stored_delta>.
    Found 3-bit register for signal <tx_queue_delta>.
    Found 3-bit addsub for signal <tx_queue_delta$addsub0000>.
    Found 10-bit up accumulator for signal <tx_word_cnt_delta>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 Counter(s).
	inferred   4 Accumulator(s).
	inferred  85 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <cpu_dma_queue_regs> synthesized.


Synthesizing Unit <small_fifo_3>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_fifo_v3.v".
    Found 8x13-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 4-bit comparator greatequal for signal <nearly_full>.
    Found 4-bit comparator greatequal for signal <prog_full>.
    Found 13-bit register for signal <dout>.
    Found 4-bit updown counter for signal <depth>.
    Found 3-bit up counter for signal <rd_ptr>.
    Found 3-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_3> synthesized.


Synthesizing Unit <small_fifo_4>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_fifo_v3.v".
    Found 8x12-bit dual-port RAM <Mram_queue> for signal <queue>.
    Found 4-bit comparator greatequal for signal <nearly_full>.
    Found 4-bit comparator greatequal for signal <prog_full>.
    Found 12-bit register for signal <dout>.
    Found 4-bit updown counter for signal <depth>.
    Found 3-bit up counter for signal <rd_ptr>.
    Found 3-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <small_fifo_4> synthesized.


Synthesizing Unit <rgmii_io_1>.
    Related source file is "/root/netfpga/lib/verilog/core/nf2/generic_top/src/rgmii_io.v".
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <eth_link_status>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 2-bit register for signal <eth_clock_speed>.
    Found 1-bit register for signal <eth_duplex_status>.
    Found 1-bit xor2 for signal <gmii_rx_er_reg$xor0000> created at line 318.
    Found 1-bit register for signal <gmii_tx_en_rising>.
    Found 4-bit register for signal <gmii_txd_falling>.
    Found 8-bit register for signal <gmii_txd_rising>.
    Found 1-bit register for signal <rgmii_rx_ctl_ddr>.
    Found 1-bit register for signal <rgmii_rx_ctl_reg>.
    Found 1-bit register for signal <rgmii_rx_dv_ddr>.
    Found 1-bit register for signal <rgmii_rx_dv_reg>.
    Found 8-bit register for signal <rgmii_rxd_ddr>.
    Found 8-bit register for signal <rgmii_rxd_reg>.
    Found 1-bit register for signal <rgmii_tx_ctl_falling>.
    Found 1-bit xor2 for signal <rgmii_tx_ctl_int>.
    Found 1-bit register for signal <rgmii_tx_ctl_rising>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <rgmii_io_1> synthesized.


Synthesizing Unit <rgmii_io_2>.
    Related source file is "/root/netfpga/lib/verilog/core/nf2/generic_top/src/rgmii_io.v".
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <eth_link_status>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 2-bit register for signal <eth_clock_speed>.
    Found 1-bit register for signal <eth_duplex_status>.
    Found 1-bit xor2 for signal <gmii_rx_er_reg$xor0000> created at line 318.
    Found 1-bit register for signal <gmii_tx_en_rising>.
    Found 4-bit register for signal <gmii_txd_falling>.
    Found 8-bit register for signal <gmii_txd_rising>.
    Found 1-bit register for signal <rgmii_rx_ctl_ddr>.
    Found 1-bit register for signal <rgmii_rx_ctl_reg>.
    Found 1-bit register for signal <rgmii_rx_dv_ddr>.
    Found 1-bit register for signal <rgmii_rx_dv_reg>.
    Found 8-bit register for signal <rgmii_rxd_ddr>.
    Found 8-bit register for signal <rgmii_rxd_reg>.
    Found 1-bit register for signal <rgmii_tx_ctl_falling>.
    Found 1-bit xor2 for signal <rgmii_tx_ctl_int>.
    Found 1-bit register for signal <rgmii_tx_ctl_rising>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <rgmii_io_2> synthesized.


Synthesizing Unit <rgmii_io_3>.
    Related source file is "/root/netfpga/lib/verilog/core/nf2/generic_top/src/rgmii_io.v".
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <eth_link_status>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 2-bit register for signal <eth_clock_speed>.
    Found 1-bit register for signal <eth_duplex_status>.
    Found 1-bit xor2 for signal <gmii_rx_er_reg$xor0000> created at line 318.
    Found 1-bit register for signal <gmii_tx_en_rising>.
    Found 4-bit register for signal <gmii_txd_falling>.
    Found 8-bit register for signal <gmii_txd_rising>.
    Found 1-bit register for signal <rgmii_rx_ctl_ddr>.
    Found 1-bit register for signal <rgmii_rx_ctl_reg>.
    Found 1-bit register for signal <rgmii_rx_dv_ddr>.
    Found 1-bit register for signal <rgmii_rx_dv_reg>.
    Found 8-bit register for signal <rgmii_rxd_ddr>.
    Found 8-bit register for signal <rgmii_rxd_reg>.
    Found 1-bit register for signal <rgmii_tx_ctl_falling>.
    Found 1-bit xor2 for signal <rgmii_tx_ctl_int>.
    Found 1-bit register for signal <rgmii_tx_ctl_rising>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <rgmii_io_3> synthesized.


Synthesizing Unit <rgmii_io_4>.
    Related source file is "/root/netfpga/lib/verilog/core/nf2/generic_top/src/rgmii_io.v".
    Found 8-bit register for signal <gmii_rxd_reg>.
    Found 1-bit register for signal <eth_link_status>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <gmii_rx_er_reg>.
    Found 2-bit register for signal <eth_clock_speed>.
    Found 1-bit register for signal <eth_duplex_status>.
    Found 1-bit xor2 for signal <gmii_rx_er_reg$xor0000> created at line 318.
    Found 1-bit register for signal <gmii_tx_en_rising>.
    Found 4-bit register for signal <gmii_txd_falling>.
    Found 8-bit register for signal <gmii_txd_rising>.
    Found 1-bit register for signal <rgmii_rx_ctl_ddr>.
    Found 1-bit register for signal <rgmii_rx_ctl_reg>.
    Found 1-bit register for signal <rgmii_rx_dv_ddr>.
    Found 1-bit register for signal <rgmii_rx_dv_reg>.
    Found 8-bit register for signal <rgmii_rxd_ddr>.
    Found 8-bit register for signal <rgmii_rxd_reg>.
    Found 1-bit register for signal <rgmii_tx_ctl_falling>.
    Found 1-bit xor2 for signal <rgmii_tx_ctl_int>.
    Found 1-bit register for signal <rgmii_tx_ctl_rising>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <rgmii_io_4> synthesized.


Synthesizing Unit <cpci_bus>.
    Related source file is "/root/netfpga/lib/verilog/core/cpci_bus/src/cpci_bus.v".
WARNING:Xst:646 - Signal <p2n_wr_rdy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p2n_req_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p2n_almost_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <p2n_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | pci_clk (rising_edge)                          |
    | Reset              | reset_pci (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <cpci_rd_data>.
    Found 1-bit register for signal <cpci_rd_rdy>.
    Found 1-bit register for signal <cpci_wr_rdy>.
    Found 1-bit register for signal <cpci_data_tri_en>.
    Found 27-bit register for signal <p2n_addr>.
    Found 1-bit register for signal <p2n_rd_rdy>.
    Found 1-bit register for signal <p2n_rd_wr_L>.
    Found 1-bit register for signal <p2n_req>.
    Found 32-bit register for signal <p2n_wr_data>.
    Found 1-bit register for signal <reset_pci>.
    Found 1-bit register for signal <reset_pci_sync>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  99 D-type flip-flop(s).
Unit <cpci_bus> synthesized.


Synthesizing Unit <input_arbiter>.
    Related source file is "/root/netfpga/lib/verilog/core/input_arbiter/rr_input_arbiter/src/input_arbiter.v".
    Found 8-bit register for signal <out_ctrl>.
    Found 1-bit register for signal <out_wr>.
    Found 64-bit register for signal <out_data>.
    Found 3-bit register for signal <cur_queue>.
    Found 3-bit adder for signal <cur_queue_plus1$addsub0000> created at line 255.
    Found 8-bit register for signal <fifo_out_ctrl_prev>.
    Found 8-bit 8-to-1 multiplexer for signal <fifo_out_ctrl_sel>.
    Found 64-bit 8-to-1 multiplexer for signal <fifo_out_data_sel>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  73 Multiplexer(s).
Unit <input_arbiter> synthesized.


Synthesizing Unit <output_port_lookup>.
    Related source file is "/root/netfpga/lib/verilog/core/output_port_lookup/nic/src/output_port_lookup.v".
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 1-bit register for signal <out_wr>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred  62 D-type flip-flop(s).
Unit <output_port_lookup> synthesized.


Synthesizing Unit <generic_regs_1>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_regs.v".
WARNING:Xst:646 - Signal <hardware_regs_expanded<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter_updates_expanded<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter_decrement_expanded<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_data_out$mux0000>.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <generic_regs_1> synthesized.


Synthesizing Unit <fallthrough_small_fifo_1>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/fallthrough_small_fifo.v".
    Found 1-bit register for signal <empty>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fallthrough_small_fifo_1> synthesized.


Synthesizing Unit <generic_regs_2>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_regs.v".
WARNING:Xst:646 - Signal <counter_updates_expanded<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter_decrement_expanded<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_data_out$mux0000>.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <generic_regs_2> synthesized.


Synthesizing Unit <generic_regs_3>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/generic_regs/src/generic_regs.v".
WARNING:Xst:653 - Signal <software_regs_expanded> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <.sofware_regs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <reg_data_out>.
    Found 1-bit register for signal <reg_ack_out>.
    Found 1-bit register for signal <reg_rd_wr_L_out>.
    Found 1-bit register for signal <reg_req_out>.
    Found 23-bit register for signal <reg_addr_out>.
    Found 2-bit register for signal <reg_src_out>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_data_out$mux0000>.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <generic_regs_3> synthesized.


Synthesizing Unit <fallthrough_small_fifo_4>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/fallthrough_small_fifo.v".
    Found 1-bit register for signal <empty>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fallthrough_small_fifo_4> synthesized.


Synthesizing Unit <small_async_fifo_1>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_async_fifo.v".
Unit <small_async_fifo_1> synthesized.


Synthesizing Unit <small_async_fifo_2>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/small_async_fifo.v".
Unit <small_async_fifo_2> synthesized.


Synthesizing Unit <rx_queue_1>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/rx_queue.v".
WARNING:Xst:646 - Signal <rx_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_fifo_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit register for signal <rx_pkt_word_cnt>.
    Found 1-bit register for signal <rx_pkt_pulled>.
    Found 8-bit register for signal <out_ctrl>.
    Found 1-bit register for signal <out_wr>.
    Found 64-bit register for signal <out_data>.
    Found 12-bit register for signal <rx_pkt_byte_cnt>.
    Found 1-bit register for signal <dvld_d1>.
    Found 8-bit register for signal <gmac_rx_data_d1>.
    Found 12-bit up counter for signal <num_bytes_written>.
    Found 2-bit register for signal <out_state>.
    Found 9-bit adder for signal <pkt_word_len$addsub0000> created at line 290.
    Found 1-bit register for signal <reset_long>.
    Found 1-bit register for signal <reset_rx_clk>.
    Found 6-bit register for signal <rx_state>.
    Found 12-bit comparator greatequal for signal <rx_state_nxt$cmp_ge0000> created at line 432.
    Summary:
	inferred   1 Counter(s).
	inferred 115 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <rx_queue_1> synthesized.


Synthesizing Unit <tx_queue>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/tx_queue.v".
    Found finite state machine <FSM_5> for signal <tx_mac_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | txcoreclk (rising_edge)                        |
    | Reset              | reset_txclk (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <tx_pkt_byte_cnt>.
    Found 1-bit register for signal <gmac_tx_dvld>.
    Found 1-bit register for signal <tx_pkt_stored>.
    Found 10-bit register for signal <tx_pkt_word_cnt>.
    Found 1-bit register for signal <.in_pkt>.
    Found 3-bit up counter for signal <byte_count>.
    Found 1-bit register for signal <reset_long>.
    Found 1-bit register for signal <reset_txclk>.
    Found 1-bit register for signal <tx_queue_en_sync>.
    Found 1-bit register for signal <tx_queue_en_txclk>.
    Found 7-bit register for signal <txf_num_pkts_waiting>.
    Found 7-bit addsub for signal <txf_num_pkts_waiting$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <tx_queue> synthesized.


Synthesizing Unit <gig_eth_mac_tx>.
    Related source file is "/root/netfpga/lib/verilog/contrib/ucsd/gig_eth_mac/src/gig_eth_mac_tx.v".
    Found finite state machine <FSM_6> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 56                                             |
    | Inputs             | 11                                             |
    | Outputs            | 18                                             |
    | Clock              | tx_clk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x14-bit ROM for signal <max_data_length>.
    Found 1-bit register for signal <conf_tx_en_reg>.
    Found 1-bit register for signal <conf_tx_jumbo_en_reg>.
    Found 1-bit register for signal <conf_tx_no_gen_crc_reg>.
    Found 8-bit register for signal <gmii_txd_out_reg>.
    Found 1-bit register for signal <gmii_txen_out_reg>.
    Found 1-bit register for signal <gmii_txer_out_reg>.
    Found 1-bit register for signal <mac_tx_ack_out_reg>.
    Found 8-bit register for signal <mac_tx_data_in_reg>.
    Found 1-bit register for signal <mac_tx_dvld_in_reg>.
    Found 14-bit register for signal <tx_counter>.
    Found 14-bit adder for signal <tx_counter_next$addsub0000> created at line 154.
    Found 9-bit comparator not equal for signal <tx_counter_next$cmp_ne0000> created at line 151.
    Found 14-bit comparator equal for signal <tx_state$cmp_eq0001> created at line 191.
    Found 14-bit comparator greater for signal <tx_state$cmp_gt0000> created at line 179.
    Found 14-bit comparator less for signal <tx_state$cmp_lt0000> created at line 182.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <gig_eth_mac_tx> synthesized.


Synthesizing Unit <gig_eth_mac_rx>.
    Related source file is "/root/netfpga/lib/verilog/contrib/ucsd/gig_eth_mac/src/gig_eth_mac_rx.v".
    Found finite state machine <FSM_7> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 27                                             |
    | Inputs             | 8                                              |
    | Outputs            | 14                                             |
    | Clock              | rx_clk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <conf_rx_en_reg>.
    Found 1-bit register for signal <conf_rx_jumbo_en_reg>.
    Found 1-bit register for signal <conf_rx_no_chk_crc_reg>.
    Found 8-bit register for signal <gmii_rxd_in_reg>.
    Found 1-bit register for signal <gmii_rxdv_in_reg>.
    Found 1-bit register for signal <gmii_rxer_in_reg>.
    Found 1-bit register for signal <rx_badframe_out>.
    Found 14-bit register for signal <rx_counter>.
    Found 14-bit adder for signal <rx_counter_next$addsub0000> created at line 144.
    Found 7-bit comparator not equal for signal <rx_counter_next$cmp_ne0000> created at line 141.
    Found 48-bit register for signal <rx_delay_data>.
    Found 6-bit register for signal <rx_delay_dvld>.
    Found 1-bit register for signal <rx_goodframe_out>.
    Found 14-bit comparator greater for signal <rx_state$cmp_gt0000> created at line 168.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  83 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <gig_eth_mac_rx> synthesized.


Synthesizing Unit <rx_queue_2>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/rx_queue.v".
WARNING:Xst:646 - Signal <rx_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_fifo_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit register for signal <rx_pkt_word_cnt>.
    Found 1-bit register for signal <rx_pkt_pulled>.
    Found 8-bit register for signal <out_ctrl>.
    Found 1-bit register for signal <out_wr>.
    Found 64-bit register for signal <out_data>.
    Found 12-bit register for signal <rx_pkt_byte_cnt>.
    Found 1-bit register for signal <dvld_d1>.
    Found 8-bit register for signal <gmac_rx_data_d1>.
    Found 12-bit up counter for signal <num_bytes_written>.
    Found 2-bit register for signal <out_state>.
    Found 9-bit adder for signal <pkt_word_len$addsub0000> created at line 290.
    Found 1-bit register for signal <reset_long>.
    Found 1-bit register for signal <reset_rx_clk>.
    Found 6-bit register for signal <rx_state>.
    Found 12-bit comparator greatequal for signal <rx_state_nxt$cmp_ge0000> created at line 432.
    Summary:
	inferred   1 Counter(s).
	inferred 115 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <rx_queue_2> synthesized.


Synthesizing Unit <rx_queue_3>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/rx_queue.v".
WARNING:Xst:646 - Signal <rx_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_fifo_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit register for signal <rx_pkt_word_cnt>.
    Found 1-bit register for signal <rx_pkt_pulled>.
    Found 8-bit register for signal <out_ctrl>.
    Found 1-bit register for signal <out_wr>.
    Found 64-bit register for signal <out_data>.
    Found 12-bit register for signal <rx_pkt_byte_cnt>.
    Found 1-bit register for signal <dvld_d1>.
    Found 8-bit register for signal <gmac_rx_data_d1>.
    Found 12-bit up counter for signal <num_bytes_written>.
    Found 2-bit register for signal <out_state>.
    Found 9-bit adder for signal <pkt_word_len$addsub0000> created at line 290.
    Found 1-bit register for signal <reset_long>.
    Found 1-bit register for signal <reset_rx_clk>.
    Found 6-bit register for signal <rx_state>.
    Found 12-bit comparator greatequal for signal <rx_state_nxt$cmp_ge0000> created at line 432.
    Summary:
	inferred   1 Counter(s).
	inferred 115 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <rx_queue_3> synthesized.


Synthesizing Unit <rx_queue_4>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/rx_queue.v".
WARNING:Xst:646 - Signal <rx_fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_fifo_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit register for signal <rx_pkt_word_cnt>.
    Found 1-bit register for signal <rx_pkt_pulled>.
    Found 8-bit register for signal <out_ctrl>.
    Found 1-bit register for signal <out_wr>.
    Found 64-bit register for signal <out_data>.
    Found 12-bit register for signal <rx_pkt_byte_cnt>.
    Found 1-bit register for signal <dvld_d1>.
    Found 8-bit register for signal <gmac_rx_data_d1>.
    Found 12-bit up counter for signal <num_bytes_written>.
    Found 2-bit register for signal <out_state>.
    Found 9-bit adder for signal <pkt_word_len$addsub0000> created at line 290.
    Found 1-bit register for signal <reset_long>.
    Found 1-bit register for signal <reset_rx_clk>.
    Found 6-bit register for signal <rx_state>.
    Found 12-bit comparator greatequal for signal <rx_state_nxt$cmp_ge0000> created at line 432.
    Summary:
	inferred   1 Counter(s).
	inferred 115 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <rx_queue_4> synthesized.


Synthesizing Unit <fallthrough_small_fifo_2>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/fallthrough_small_fifo.v".
    Found 1-bit register for signal <empty>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fallthrough_small_fifo_2> synthesized.


Synthesizing Unit <fallthrough_small_fifo_3>.
    Related source file is "/root/netfpga/lib/verilog/core/utils/src/fallthrough_small_fifo.v".
    Found 1-bit register for signal <empty>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fallthrough_small_fifo_3> synthesized.


Synthesizing Unit <firewall>.
    Related source file is "../src/firewall.v".
WARNING:Xst:647 - Input <sram_rd_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sram_wr_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <word_saved_next> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <terceira_palavra_nxt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <terceira_palavra> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <segunda_palavra_nxt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <segunda_palavra> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <quarta_palavra_nxt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <quarta_palavra> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <primeira_palavra_nxt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <primeira_palavra> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <out_fifo_nearly_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <num_TCP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dport4<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dport3<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dport2<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dport1<31:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 32-bit latch for signal <num_TCP_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <sram_wr_req>.
    Found 64-bit register for signal <sram_wr_data>.
    Found 64-bit 4-to-1 multiplexer for signal <out_data>.
    Found 19-bit register for signal <sram_rd_addr>.
    Found 1-bit register for signal <sram_rd_req>.
    Found 1-bit register for signal <drop>.
    Found 16-bit comparator equal for signal <drop_next$cmp_eq0001> created at line 356.
    Found 16-bit comparator equal for signal <drop_next$cmp_eq0002> created at line 356.
    Found 16-bit comparator equal for signal <drop_next$cmp_eq0003> created at line 356.
    Found 16-bit comparator equal for signal <drop_next$cmp_eq0004> created at line 356.
    Found 16-bit register for signal <dst_port>.
    Found 16-bit adder for signal <in_out_fifo_dout$add0000> created at line 330.
    Found 8-bit subtractor for signal <in_out_fifo_dout$sub0000> created at line 312.
    Found 32-bit adder for signal <num_TCP_next$addsub0000> created at line 313.
    Found 4-bit register for signal <state>.
    Summary:
	inferred 106 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <firewall> synthesized.


Synthesizing Unit <oq_header_parser>.
    Related source file is "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/oq_header_parser.v".
WARNING:Xst:647 - Input <in_data<63:56>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_data<47:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_data<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <input_state>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <oq_header_parser> synthesized.


Synthesizing Unit <nf2_dma_sync>.
    Related source file is "/root/netfpga/lib/verilog/core/dma/src/nf2_dma_sync.v".
    Found 4-bit register for signal <cpci_cpu_q_dma_pkt_avail>.
    Found 4-bit register for signal <cpci_cpu_q_dma_can_wr_pkt>.
    Found 4-bit register for signal <cpci_sync_cpu_q_dma_can_wr_pkt>.
    Found 4-bit register for signal <cpci_sync_cpu_q_dma_pkt_avail>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <nf2_dma_sync> synthesized.


Synthesizing Unit <gig_eth_mac>.
    Related source file is "/root/netfpga/lib/verilog/contrib/ucsd/gig_eth_mac/src/gig_eth_mac.v".
WARNING:Xst:647 - Input <gmii_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gmii_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <gig_eth_mac> synthesized.


Synthesizing Unit <cpu_dma_rx_queue_1>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_rx_queue.v".
WARNING:Xst:646 - Signal <num_bytes_written> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_pkt_stored_nxt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_pkt_removed_nxt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_8> for signal <out_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rx_q_overrun>.
    Found 1-bit register for signal <rx_q_underrun>.
    Found 10-bit register for signal <rx_pkt_word_cnt>.
    Found 1-bit register for signal <rx_pkt_dropped>.
    Found 1-bit register for signal <cpu_q_dma_can_wr_pkt>.
    Found 1-bit register for signal <rx_pkt_stored>.
    Found 8-bit register for signal <out_ctrl>.
    Found 1-bit register for signal <out_wr>.
    Found 64-bit register for signal <out_data>.
    Found 12-bit register for signal <rx_pkt_byte_cnt>.
    Found 1-bit register for signal <cpu_q_dma_nearly_full>.
    Found 1-bit register for signal <cpu_fifos64.need_pad>.
    Found 1-bit register for signal <input_in_pkt>.
    Found 1-bit register for signal <local_pkt_stored>.
    Found 6-bit register for signal <num_pkts_in_q>.
    Found 6-bit addsub for signal <num_pkts_in_q$addsub0000>.
    Found 9-bit adder for signal <pkt_word_len_out$addsub0000> created at line 243.
    Found 1-bit register for signal <rx_pkt_vld>.
    Found 9-bit adder for signal <rx_pkt_word_cnt_nxt$addsub0000> created at line 250.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 111 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cpu_dma_rx_queue_1> synthesized.


Synthesizing Unit <cpu_dma_tx_queue>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_tx_queue.v".
WARNING:Xst:646 - Signal <pkt_len_nearly_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <tx_q_underrun>.
    Found 12-bit register for signal <tx_pkt_byte_cnt>.
    Found 1-bit register for signal <tx_pkt_stored>.
    Found 10-bit register for signal <tx_pkt_word_cnt>.
    Found 1-bit register for signal <tx_q_overrun>.
    Found 1-bit register for signal <cpu_fifos64.aligned64>.
    Found 1-bit register for signal <in_state>.
    Found 6-bit register for signal <num_pkts_in_q>.
    Found 6-bit addsub for signal <num_pkts_in_q$addsub0000>.
    Found 1-bit register for signal <out_state>.
    Found 1-bit register for signal <pkt_len_wr>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cpu_dma_tx_queue> synthesized.


Synthesizing Unit <cpu_dma_rx_queue_2>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_rx_queue.v".
WARNING:Xst:646 - Signal <num_bytes_written> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_pkt_stored_nxt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_pkt_removed_nxt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_9> for signal <out_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rx_q_overrun>.
    Found 1-bit register for signal <rx_q_underrun>.
    Found 10-bit register for signal <rx_pkt_word_cnt>.
    Found 1-bit register for signal <rx_pkt_dropped>.
    Found 1-bit register for signal <cpu_q_dma_can_wr_pkt>.
    Found 1-bit register for signal <rx_pkt_stored>.
    Found 8-bit register for signal <out_ctrl>.
    Found 1-bit register for signal <out_wr>.
    Found 64-bit register for signal <out_data>.
    Found 12-bit register for signal <rx_pkt_byte_cnt>.
    Found 1-bit register for signal <cpu_q_dma_nearly_full>.
    Found 1-bit register for signal <cpu_fifos64.need_pad>.
    Found 1-bit register for signal <input_in_pkt>.
    Found 1-bit register for signal <local_pkt_stored>.
    Found 6-bit register for signal <num_pkts_in_q>.
    Found 6-bit addsub for signal <num_pkts_in_q$addsub0000>.
    Found 9-bit adder for signal <pkt_word_len_out$addsub0000> created at line 243.
    Found 1-bit register for signal <rx_pkt_vld>.
    Found 9-bit adder for signal <rx_pkt_word_cnt_nxt$addsub0000> created at line 250.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 111 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cpu_dma_rx_queue_2> synthesized.


Synthesizing Unit <cpu_dma_rx_queue_3>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_rx_queue.v".
WARNING:Xst:646 - Signal <num_bytes_written> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_pkt_stored_nxt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_pkt_removed_nxt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_10> for signal <out_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rx_q_overrun>.
    Found 1-bit register for signal <rx_q_underrun>.
    Found 10-bit register for signal <rx_pkt_word_cnt>.
    Found 1-bit register for signal <rx_pkt_dropped>.
    Found 1-bit register for signal <cpu_q_dma_can_wr_pkt>.
    Found 1-bit register for signal <rx_pkt_stored>.
    Found 8-bit register for signal <out_ctrl>.
    Found 1-bit register for signal <out_wr>.
    Found 64-bit register for signal <out_data>.
    Found 12-bit register for signal <rx_pkt_byte_cnt>.
    Found 1-bit register for signal <cpu_q_dma_nearly_full>.
    Found 1-bit register for signal <cpu_fifos64.need_pad>.
    Found 1-bit register for signal <input_in_pkt>.
    Found 1-bit register for signal <local_pkt_stored>.
    Found 6-bit register for signal <num_pkts_in_q>.
    Found 6-bit addsub for signal <num_pkts_in_q$addsub0000>.
    Found 9-bit adder for signal <pkt_word_len_out$addsub0000> created at line 243.
    Found 1-bit register for signal <rx_pkt_vld>.
    Found 9-bit adder for signal <rx_pkt_word_cnt_nxt$addsub0000> created at line 250.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 111 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cpu_dma_rx_queue_3> synthesized.


Synthesizing Unit <cpu_dma_rx_queue_4>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_rx_queue.v".
WARNING:Xst:646 - Signal <num_bytes_written> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_pkt_stored_nxt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_pkt_removed_nxt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_11> for signal <out_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rx_q_overrun>.
    Found 1-bit register for signal <rx_q_underrun>.
    Found 10-bit register for signal <rx_pkt_word_cnt>.
    Found 1-bit register for signal <rx_pkt_dropped>.
    Found 1-bit register for signal <cpu_q_dma_can_wr_pkt>.
    Found 1-bit register for signal <rx_pkt_stored>.
    Found 8-bit register for signal <out_ctrl>.
    Found 1-bit register for signal <out_wr>.
    Found 64-bit register for signal <out_data>.
    Found 12-bit register for signal <rx_pkt_byte_cnt>.
    Found 1-bit register for signal <cpu_q_dma_nearly_full>.
    Found 1-bit register for signal <cpu_fifos64.need_pad>.
    Found 1-bit register for signal <input_in_pkt>.
    Found 1-bit register for signal <local_pkt_stored>.
    Found 6-bit register for signal <num_pkts_in_q>.
    Found 6-bit addsub for signal <num_pkts_in_q$addsub0000>.
    Found 9-bit adder for signal <pkt_word_len_out$addsub0000> created at line 243.
    Found 1-bit register for signal <rx_pkt_vld>.
    Found 9-bit adder for signal <rx_pkt_word_cnt_nxt$addsub0000> created at line 250.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 111 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <cpu_dma_rx_queue_4> synthesized.


Synthesizing Unit <nf2_dma>.
    Related source file is "/root/netfpga/lib/verilog/core/dma/src/nf2_dma.v".
WARNING:Xst:647 - Input <cpu_q_dma_rd_rdy_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_q_dma_rd_rdy_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_q_dma_rd_rdy_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_q_dma_rd_rdy_3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <timeout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cpci_iface_disable>.
    Found 1-bit register for signal <cpci_iface_disable_p1>.
    Found 1-bit register for signal <cpci_iface_reset>.
    Found 1-bit register for signal <cpci_iface_reset_p1>.
    Found 1-bit register for signal <cpci_reset>.
    Found 1-bit register for signal <cpci_sync_reset>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <nf2_dma> synthesized.


Synthesizing Unit <nf2_mac_grp_1>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/nf2_mac_grp.v".
WARNING:Xst:646 - Signal <mac_speed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <nf2_mac_grp_1> synthesized.


Synthesizing Unit <nf2_mac_grp_2>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/nf2_mac_grp.v".
WARNING:Xst:646 - Signal <mac_speed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <nf2_mac_grp_2> synthesized.


Synthesizing Unit <nf2_mac_grp_3>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/nf2_mac_grp.v".
WARNING:Xst:646 - Signal <mac_speed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <nf2_mac_grp_3> synthesized.


Synthesizing Unit <nf2_mac_grp_4>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/ethernet_queue/src/nf2_mac_grp.v".
WARNING:Xst:646 - Signal <mac_speed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <nf2_mac_grp_4> synthesized.


Synthesizing Unit <cpu_dma_queue_1>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_queue.v".
Unit <cpu_dma_queue_1> synthesized.


Synthesizing Unit <cpu_dma_queue_2>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_queue.v".
Unit <cpu_dma_queue_2> synthesized.


Synthesizing Unit <cpu_dma_queue_3>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_queue.v".
Unit <cpu_dma_queue_3> synthesized.


Synthesizing Unit <cpu_dma_queue_4>.
    Related source file is "/root/netfpga/lib/verilog/core/io_queues/cpu_dma_queue/src/cpu_dma_queue.v".
Unit <cpu_dma_queue_4> synthesized.


Synthesizing Unit <output_queues>.
    Related source file is "/root/netfpga/lib/verilog/core/output_queues/bram_output_queues/src/output_queues.v".
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parsed_dst_oq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <almost_full_oq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <in_pkt_stored>.
    Found 8-bit register for signal <input_fifo_ctrl_out_prev>.
    Found 13-bit comparator greater for signal <oq_has_space>.
    Found 14-bit adder for signal <oq_has_space_0$sub0000> created at line 327.
    Found 14-bit adder for signal <oq_has_space_1$sub0000> created at line 327.
    Found 14-bit adder for signal <oq_has_space_2$sub0000> created at line 327.
    Found 14-bit adder for signal <oq_has_space_3$sub0000> created at line 327.
    Found 14-bit adder for signal <oq_has_space_4$sub0000> created at line 327.
    Found 14-bit adder for signal <oq_has_space_5$sub0000> created at line 327.
    Found 14-bit adder for signal <oq_has_space_6$sub0000> created at line 327.
    Found 14-bit adder for signal <oq_has_space_7$sub0000> created at line 327.
    Found 8-bit register for signal <out_wr>.
    Found 8-bit register for signal <selected_outputs>.
    Found 1-bit register for signal <write_state<0>>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <output_queues> synthesized.


Synthesizing Unit <user_data_path>.
    Related source file is "../src/user_data_path.v".
WARNING:Xst:1780 - Signal <oq_signals> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <oq_signal_values> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <oq_signal_ids> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <oq_abs_regs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <evt_cap_in_wr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <evt_cap_in_reg_src> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <evt_cap_in_reg_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <evt_cap_in_reg_rd_wr_L> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <evt_cap_in_reg_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <evt_cap_in_reg_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <evt_cap_in_reg_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <evt_cap_in_rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <evt_cap_in_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <evt_cap_in_ctrl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <user_data_path> synthesized.


Synthesizing Unit <nf2_core>.
    Related source file is "../src/nf2_core.v".
WARNING:Xst:647 - Input <ddr2_ar_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ddr2_burst_done> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <debug_led> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <ddr2_cmd> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <clk_ddr_200> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ddr2_addr> is never assigned. Tied to value 0000000000000000000000.
WARNING:Xst:647 - Input <ddr2_rd_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ddr2_wr_data> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:1305 - Output <ddr2_config1> is never assigned. Tied to value 000000000000000.
WARNING:Xst:1305 - Output <ddr2_config2> is never assigned. Tied to value 0000000000000.
WARNING:Xst:647 - Input <ddr2_auto_ref_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ddr2_bank_addr> is never assigned. Tied to value 00.
WARNING:Xst:647 - Input <ddr2_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ddr2_init_val> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ddr2_reset90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ddr2_wr_data_mask> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <clk90_ddr_200> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ddr2_rd_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ddr2_cmd_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <mac_grp_reg_wr_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mac_grp_reg_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mac_grp_reg_rd_wr_L> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mac_grp_reg_rd_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mac_grp_reg_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mac_grp_reg_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eth_link_status<3><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eth_link_status<2><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eth_link_status<1><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eth_link_status<0><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eth_duplex_status<3><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eth_duplex_status<2><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eth_duplex_status<1><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eth_duplex_status<0><0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eth_clock_speed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dram_reg_wr_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dram_reg_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dram_reg_rd_wr_L> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dram_reg_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <dram_reg_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dram_reg_ack> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <cpu_queue_reg_wr_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_queue_reg_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_queue_reg_rd_wr_L> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_queue_reg_rd_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_queue_reg_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_queue_reg_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <debug_data>.
    Found 32-bit register for signal <tmp_debug>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <nf2_core> synthesized.


Synthesizing Unit <nf2_top>.
    Related source file is "/root/netfpga/lib/verilog/core/nf2/generic_top/src/nf2_top.v".
WARNING:Xst:647 - Input <serial_RXN_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <serial_RXN_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ddr2_dq(24)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(19)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(30)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(25)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(31)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(26)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(27)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(28)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(29)> is never assigned.
WARNING:Xst:1306 - Output <ddr2_cke> is never assigned.
WARNING:Xst:647 - Input <serial_RXP_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <serial_RXP_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <ddr2_rasb> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dqs_n(0)> is never assigned.
WARNING:Xst:1306 - Output <ddr2_csb> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dqs_n(1)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dqs_n(2)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dqs(0)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dqs_n(3)> is never assigned.
WARNING:Xst:1306 - Output <ddr2_ba> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dqs(1)> is never assigned.
WARNING:Xst:647 - Input <ddr_clk_200> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ddr2_dqs(2)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dqs(3)> is never assigned.
WARNING:Xst:1306 - Output <ddr2_casb> is never assigned.
WARNING:Xst:1306 - Output <ddr2_dm> is never assigned.
WARNING:Xst:1306 - Output <ddr2_web> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(0)> is never assigned.
WARNING:Xst:1306 - Output <ddr2_odt0> is never assigned.
WARNING:Xst:647 - Input <ddr2_rst_dqs_div_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ddr2_dq(1)> is never assigned.
WARNING:Xst:1306 - Output <ddr2_clk0> is never assigned.
WARNING:Xst:1306 - Output <ddr2_clk1> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(2)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(3)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(4)> is never assigned.
WARNING:Xst:1306 - Output <ddr2_rst_dqs_div_out> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(5)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(10)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(6)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(11)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(7)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(12)> is never assigned.
WARNING:Xst:1306 - Output <ddr2_clk0b> is never assigned.
WARNING:Xst:1306 - Output <ddr2_address> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(8)> is never assigned.
WARNING:Xst:1306 - Output <ddr2_clk1b> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(13)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(9)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(14)> is never assigned.
WARNING:Xst:647 - Input <ddr_clk_200b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ddr2_dq(20)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(15)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(16)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(21)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(17)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(22)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(18)> is never assigned.
WARNING:Xst:2565 - Inout <ddr2_dq(23)> is never assigned.
WARNING:Xst:646 - Signal <ddr2_user_wr_data_mask> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr2_user_wr_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ddr2_user_rd_data_valid> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ddr2_user_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:653 - Signal <ddr2_user_init_val> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ddr2_user_config2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr2_user_config1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ddr2_user_cmd_ack> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ddr2_user_cmd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr2_user_burst_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ddr2_user_bank_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ddr2_user_auto_ref_req> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ddr2_user_ar_done> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ddr2_user_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ddr2_reset90> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <ddr2_reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <clk_ddr_200> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <clk90_ddr_200> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 32-bit tristate buffer for signal <cpci_data>.
    Found 32-bit tristate buffer for signal <dma_data>.
    Found 1-bit tristate buffer for signal <phy_mdio>.
    Found 1-bit tristate buffer for signal <serial_TXN_0>.
    Found 1-bit tristate buffer for signal <serial_TXN_1>.
    Found 1-bit tristate buffer for signal <serial_TXP_0>.
    Found 1-bit tristate buffer for signal <serial_TXP_1>.
    Found 36-bit tristate buffer for signal <sram1_data>.
    Found 36-bit tristate buffer for signal <sram2_data>.
    Summary:
	inferred 141 Tristate(s).
Unit <nf2_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 33
 13x32-bit single-port RAM                             : 4
 16x72-bit dual-port RAM                               : 1
 17x32-bit single-port RAM                             : 4
 24x32-bit dual-port RAM                               : 1
 4x72-bit dual-port RAM                                : 9
 6x32-bit single-port RAM                              : 1
 8x12-bit dual-port RAM                                : 4
 8x13-bit dual-port RAM                                : 4
 8x30-bit dual-port RAM                                : 1
 8x35-bit dual-port RAM                                : 1
 8x37-bit dual-port RAM                                : 1
 8x72-bit dual-port RAM                                : 2
# ROMs                                                 : 5
 4x14-bit ROM                                          : 4
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 95
 11-bit subtractor                                     : 2
 14-bit adder                                          : 16
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 3-bit adder                                           : 4
 3-bit addsub                                          : 16
 32-bit adder                                          : 11
 4-bit adder                                           : 8
 4-bit adder carry out                                 : 2
 4-bit subtractor                                      : 6
 5-bit adder                                           : 5
 6-bit addsub                                          : 4
 7-bit addsub                                          : 4
 8-bit subtractor                                      : 2
 9-bit adder                                           : 12
 9-bit subtractor                                      : 1
# Counters                                             : 111
 12-bit up counter                                     : 4
 2-bit up counter                                      : 34
 20-bit down counter                                   : 1
 3-bit up counter                                      : 26
 3-bit updown counter                                  : 9
 32-bit up counter                                     : 1
 4-bit up counter                                      : 6
 4-bit updown counter                                  : 11
 5-bit down counter                                    : 1
 5-bit up counter                                      : 16
 5-bit updown counter                                  : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 58
 10-bit up loadable accumulator                        : 16
 12-bit up loadable accumulator                        : 18
 15-bit up loadable accumulator                        : 24
# Registers                                            : 1095
 1-bit register                                        : 719
 10-bit register                                       : 16
 11-bit register                                       : 2
 12-bit register                                       : 21
 13-bit register                                       : 4
 14-bit register                                       : 8
 16-bit register                                       : 1
 19-bit register                                       : 2
 2-bit register                                        : 28
 20-bit register                                       : 16
 22-bit register                                       : 6
 23-bit register                                       : 13
 24-bit register                                       : 1
 25-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 19
 30-bit register                                       : 1
 32-bit register                                       : 91
 4-bit register                                        : 44
 48-bit register                                       : 4
 5-bit register                                        : 7
 6-bit register                                        : 12
 64-bit register                                       : 13
 7-bit register                                        : 4
 72-bit register                                       : 19
 8-bit register                                        : 41
 9-bit register                                        : 1
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 107
 11-bit comparator lessequal                           : 2
 12-bit comparator greatequal                          : 4
 13-bit comparator greater                             : 8
 14-bit comparator equal                               : 4
 14-bit comparator greater                             : 8
 14-bit comparator less                                : 4
 16-bit comparator equal                               : 4
 16-bit comparator less                                : 2
 3-bit comparator equal                                : 4
 3-bit comparator greatequal                           : 18
 4-bit comparator equal                                : 4
 4-bit comparator greatequal                           : 20
 4-bit comparator less                                 : 1
 5-bit comparator greatequal                           : 3
 5-bit comparator less                                 : 7
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 5
 7-bit comparator not equal                            : 4
 9-bit comparator not equal                            : 4
# Multiplexers                                         : 44
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 13-bit 16-to-1 multiplexer                            : 4
 15-bit 24-to-1 multiplexer                            : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 28
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
 64-bit 4-to-1 multiplexer                             : 1
 64-bit 8-to-1 multiplexer                             : 1
 72-bit 4-to-1 multiplexer                             : 2
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# Tristates                                            : 9
 1-bit tristate buffer                                 : 5
 32-bit tristate buffer                                : 2
 36-bit tristate buffer                                : 2
# Xors                                                 : 460
 1-bit xor2                                            : 224
 1-bit xor3                                            : 96
 1-bit xor4                                            : 104
 1-bit xor6                                            : 16
 1-bit xor8                                            : 12
 1-bit xor9                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state/FSM> on signal <out_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state/FSM> on signal <out_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state/FSM> on signal <out_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state/FSM> on signal <out_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state/FSM> on signal <rx_state[1:3]> with sequential encoding.
Optimizing FSM <nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state/FSM> on signal <rx_state[1:3]> with sequential encoding.
Optimizing FSM <nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state/FSM> on signal <rx_state[1:3]> with sequential encoding.
Optimizing FSM <nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state/FSM> on signal <rx_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state/FSM> on signal <tx_state[1:9]> with one-hot encoding.
Optimizing FSM <nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state/FSM> on signal <tx_state[1:9]> with one-hot encoding.
Optimizing FSM <nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state/FSM> on signal <tx_state[1:9]> with one-hot encoding.
Optimizing FSM <nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_state/FSM> on signal <tx_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000001000
 0010  | 000000100
 0011  | 000010000
 0100  | 000100000
 0101  | 001000000
 0110  | 010000000
 0111  | 000000010
 1000  | 100000000
--------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <nf2_core/mac_groups[0].nf2_mac_grp/tx_queue/tx_mac_state/FSM> on signal <tx_mac_state[1:2]> with gray encoding.
Optimizing FSM <nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_mac_state/FSM> on signal <tx_mac_state[1:2]> with gray encoding.
Optimizing FSM <nf2_core/mac_groups[2].nf2_mac_grp/tx_queue/tx_mac_state/FSM> on signal <tx_mac_state[1:2]> with gray encoding.
Optimizing FSM <nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_mac_state/FSM> on signal <tx_mac_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 00010 | 01
 00100 | 11
 01000 | 10
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <nf2_core/cpci_bus/p2n_state/FSM> on signal <p2n_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <nf2_core/nf2_dma/nf2_dma_que_intfc/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <nf2_core/nf2_dma/nf2_dma_bus_fsm/state/FSM> on signal <state[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 0000  | 00000000000001
 0001  | 00000000000010
 0010  | 00000000000100
 0011  | 00000000010000
 0100  | 00000001000000
 0101  | 00000010000000
 0110  | 00000000001000
 0111  | 00001000000000
 1000  | 00010000000000
 1001  | 01000000000000
 1010  | 00000000100000
 1011  | 10000000000000
 1100  | 00000100000000
 1101  | 00100000000000
-------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <nf2_core/user_data_path/udp_reg_master/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <nf2_core/nf2_reg_grp_u/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Loading device for application Rf_Device from file '2vp50.nph' in environment /opt/Xilinx/10.1/ISE.
WARNING:Xst:2404 -  FFs/Latches <rx_pkt_word_cnt<9:9>> (without init value) have a constant value of 0 in block <rx_queue_1>.
WARNING:Xst:2404 -  FFs/Latches <rx_pkt_word_cnt<9:9>> (without init value) have a constant value of 0 in block <rx_queue_2>.
WARNING:Xst:2404 -  FFs/Latches <rx_pkt_word_cnt<9:9>> (without init value) have a constant value of 0 in block <rx_queue_3>.
WARNING:Xst:2404 -  FFs/Latches <rx_pkt_word_cnt<9:9>> (without init value) have a constant value of 0 in block <rx_queue_4>.
WARNING:Xst:2404 -  FFs/Latches <rx_pkt_word_cnt<9:9>> (without init value) have a constant value of 0 in block <cpu_dma_rx_queue_1>.
WARNING:Xst:2404 -  FFs/Latches <tx_pkt_word_cnt<9:9>> (without init value) have a constant value of 0 in block <cpu_dma_tx_queue>.
WARNING:Xst:2404 -  FFs/Latches <rx_pkt_word_cnt<9:9>> (without init value) have a constant value of 0 in block <cpu_dma_rx_queue_2>.
WARNING:Xst:2404 -  FFs/Latches <rx_pkt_word_cnt<9:9>> (without init value) have a constant value of 0 in block <cpu_dma_rx_queue_3>.
WARNING:Xst:2404 -  FFs/Latches <rx_pkt_word_cnt<9:9>> (without init value) have a constant value of 0 in block <cpu_dma_rx_queue_4>.
WARNING:Xst:2404 -  FFs/Latches <tmp_debug<31:29>> (without init value) have a constant value of 0 in block <nf2_core>.
WARNING:Xst:2404 -  FFs/Latches <debug_data<31:29>> (without init value) have a constant value of 0 in block <nf2_core>.

Synthesizing (advanced) Unit <cpu_dma_queue_regs>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_reg_file> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 17-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <reg_file_wr>   | high     |
    |     addrA          | connected to signal <reg_file_addr> |          |
    |     diA            | connected to signal <reg_file_in>   |          |
    |     doA            | connected to signal <reg_file_out>  |          |
    -----------------------------------------------------------------------
Unit <cpu_dma_queue_regs> synthesized (advanced).

Synthesizing (advanced) Unit <fallthrough_small_fifo_old>.
INFO:Xst - The RAM <Mram_queue> will be implemented as a BLOCK RAM, absorbing the following register(s): <queue_rd>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 72-bit                     |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 72-bit                     |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rd_ptr_plus1>  |          |
    |     doB            | connected to signal <queue_rd>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fallthrough_small_fifo_old> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_mem_1>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 37-bit                     |          |
    |     clkA           | connected to signal <wclk>          | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 37-bit                     |          |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
Unit <fifo_mem_1> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_mem_2>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 35-bit                     |          |
    |     clkA           | connected to signal <wclk>          | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 35-bit                     |          |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to signal <rdata>         |          |
    -----------------------------------------------------------------------
Unit <fifo_mem_2> synthesized (advanced).

Synthesizing (advanced) Unit <generic_cntr_regs>.
INFO:Xst - The RAM <Mram_reg_file> will be implemented as a BLOCK RAM, absorbing the following register(s): <reg_file_rd_addr_ram>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 24-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <reg_file_wr_en> | high     |
    |     addrA          | connected to signal <reg_file_wr_addr> |          |
    |     diA            | connected to signal <reg_file_in>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 24-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <reg_file_rd_addr> |          |
    |     doB            | connected to signal <reg_file_out>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_cntr_regs> synthesized (advanced).

Synthesizing (advanced) Unit <mac_grp_regs>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_reg_file> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 13-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <reg_file_wr>   | high     |
    |     addrA          | connected to signal <reg_file_addr> |          |
    |     diA            | connected to signal <reg_file_in>   |          |
    |     doA            | connected to signal <reg_file_out>  |          |
    -----------------------------------------------------------------------
Unit <mac_grp_regs> synthesized (advanced).

Synthesizing (advanced) Unit <nf2_dma_regs>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_reg_file> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 6-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <reg_file_wr>   | high     |
    |     addrA          | connected to signal <reg_file_addr> |          |
    |     diA            | connected to signal <reg_file_in>   |          |
    |     doA            | connected to signal <reg_file_out>  |          |
    -----------------------------------------------------------------------
Unit <nf2_dma_regs> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_1>.
INFO:Xst - The small RAM <Mram_queue> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 72-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 72-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <small_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_2>.
INFO:Xst - The RAM <Mram_queue> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 72-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 72-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <rd_en>         | high     |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <small_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_3>.
INFO:Xst - The small RAM <Mram_queue> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 13-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 13-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <small_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_4>.
INFO:Xst - The small RAM <Mram_queue> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 12-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 12-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <small_fifo_4> synthesized (advanced).

Synthesizing (advanced) Unit <small_fifo_5>.
INFO:Xst - The small RAM <Mram_queue> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 30-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr>        |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 30-bit                     |          |
    |     addrB          | connected to signal <rd_ptr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <small_fifo_5> synthesized (advanced).
WARNING:Xst:2677 - Node <int_reg_addr_0_20> of sequential type is unconnected in block <reg_grp_1>.
WARNING:Xst:2677 - Node <int_reg_addr_0_21> of sequential type is unconnected in block <reg_grp_1>.
WARNING:Xst:2677 - Node <int_reg_addr_1_20> of sequential type is unconnected in block <reg_grp_1>.
WARNING:Xst:2677 - Node <int_reg_addr_1_21> of sequential type is unconnected in block <reg_grp_1>.
WARNING:Xst:2677 - Node <int_reg_addr_2_20> of sequential type is unconnected in block <reg_grp_1>.
WARNING:Xst:2677 - Node <int_reg_addr_2_21> of sequential type is unconnected in block <reg_grp_1>.
WARNING:Xst:2677 - Node <int_reg_addr_3_20> of sequential type is unconnected in block <reg_grp_1>.
WARNING:Xst:2677 - Node <int_reg_addr_3_21> of sequential type is unconnected in block <reg_grp_1>.
WARNING:Xst:2677 - Node <int_reg_addr_0_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_0_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_0_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_0_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_1_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_1_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_1_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_1_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_4_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_4_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_4_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_4_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_2_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_2_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_2_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_2_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_3_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_3_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_3_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_3_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_5_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_5_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_5_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_5_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_6_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_6_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_6_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_6_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_7_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_7_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_7_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_7_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_8_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_8_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_8_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_8_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_9_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_9_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_9_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_9_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_10_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_10_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_10_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_10_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_11_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_11_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_11_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_11_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_12_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_12_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_12_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_12_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_13_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_13_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_13_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_13_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_14_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_14_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_14_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_14_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_15_16> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_15_17> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_15_18> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <int_reg_addr_15_19> of sequential type is unconnected in block <reg_grp_2>.
WARNING:Xst:2677 - Node <phy_rd_data_16> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_17> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_18> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_19> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_20> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_21> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_22> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_23> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_24> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_25> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_26> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_27> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_28> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_29> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <phy_rd_data_30> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <queue_id_2> of sequential type is unconnected in block <nf2_dma_que_intfc>.
WARNING:Xst:2677 - Node <queue_id_3> of sequential type is unconnected in block <nf2_dma_que_intfc>.
WARNING:Xst:2677 - Node <control_reg_9> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_10> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_11> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_12> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_13> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_14> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_15> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_16> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_17> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_18> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_19> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_20> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_21> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_22> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_23> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_24> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_25> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_26> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_27> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_28> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_29> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_30> of sequential type is unconnected in block <mac_grp_regs>.
WARNING:Xst:2677 - Node <control_reg_31> of sequential type is unconnected in block <mac_grp_regs>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 12
# RAMs                                                 : 33
 13x32-bit single-port distributed RAM                 : 4
 16x72-bit dual-port block RAM                         : 1
 17x32-bit single-port distributed RAM                 : 4
 24x32-bit dual-port block RAM                         : 1
 4x72-bit dual-port distributed RAM                    : 9
 6x32-bit single-port distributed RAM                  : 1
 8x12-bit dual-port distributed RAM                    : 4
 8x13-bit dual-port distributed RAM                    : 4
 8x30-bit dual-port distributed RAM                    : 1
 8x35-bit dual-port distributed RAM                    : 1
 8x37-bit dual-port distributed RAM                    : 1
 8x72-bit dual-port block RAM                          : 2
# ROMs                                                 : 5
 4x14-bit ROM                                          : 4
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 95
 11-bit subtractor                                     : 2
 13-bit adder                                          : 8
 14-bit adder                                          : 8
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 3-bit adder                                           : 4
 3-bit addsub                                          : 16
 32-bit adder                                          : 11
 4-bit adder                                           : 8
 4-bit adder carry out                                 : 2
 4-bit subtractor                                      : 6
 5-bit adder                                           : 5
 6-bit addsub                                          : 4
 7-bit addsub                                          : 4
 8-bit subtractor                                      : 2
 9-bit adder                                           : 12
 9-bit subtractor                                      : 1
# Counters                                             : 111
 12-bit up counter                                     : 4
 2-bit up counter                                      : 34
 20-bit down counter                                   : 1
 3-bit up counter                                      : 26
 3-bit updown counter                                  : 9
 32-bit up counter                                     : 1
 4-bit up counter                                      : 6
 4-bit updown counter                                  : 11
 5-bit down counter                                    : 1
 5-bit up counter                                      : 16
 5-bit updown counter                                  : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 58
 10-bit up loadable accumulator                        : 16
 12-bit up loadable accumulator                        : 18
 15-bit up loadable accumulator                        : 24
# Registers                                            : 7857
 Flip-Flops                                            : 7857
# Latches                                              : 1
 32-bit latch                                          : 1
# Comparators                                          : 107
 11-bit comparator lessequal                           : 2
 12-bit comparator greatequal                          : 4
 13-bit comparator greater                             : 8
 14-bit comparator equal                               : 4
 14-bit comparator greater                             : 8
 14-bit comparator less                                : 4
 16-bit comparator equal                               : 4
 16-bit comparator less                                : 2
 3-bit comparator equal                                : 4
 3-bit comparator greatequal                           : 18
 4-bit comparator equal                                : 4
 4-bit comparator greatequal                           : 20
 4-bit comparator less                                 : 1
 5-bit comparator greatequal                           : 3
 5-bit comparator less                                 : 7
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 5
 7-bit comparator not equal                            : 4
 9-bit comparator not equal                            : 4
# Multiplexers                                         : 75
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 4-to-1 multiplexer                              : 33
 1-bit 8-to-1 multiplexer                              : 1
 13-bit 16-to-1 multiplexer                            : 4
 15-bit 24-to-1 multiplexer                            : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 27
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
 64-bit 4-to-1 multiplexer                             : 1
 64-bit 8-to-1 multiplexer                             : 1
 72-bit 4-to-1 multiplexer                             : 2
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# Xors                                                 : 460
 1-bit xor2                                            : 224
 1-bit xor3                                            : 96
 1-bit xor4                                            : 104
 1-bit xor6                                            : 16
 1-bit xor8                                            : 12
 1-bit xor9                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <phy_reg_rd_data_17> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_reg_rd_data_20> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_reg_rd_data_22> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_reg_rd_data_24> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_reg_rd_data_29> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_wr_data_21> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_wr_data_22> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_wr_data_23> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_wr_data_26> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_wr_data_27> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_wr_data_28> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_wr_data_29> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <phy_wr_data_30> (without init value) has a constant value of 0 in block <nf2_mdio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sram_rd_addr_18> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_17> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_16> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_15> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_14> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_13> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_12> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_11> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_10> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_9> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_8> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_7> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_6> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_5> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_4> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_3> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_2> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_1> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_rd_addr_0> (without init value) has a constant value of 0 in block <firewall>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_state_2> (without init value) has a constant value of 0 in block <rx_queue_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rx_state_2> of sequential type is unconnected in block <rx_queue_1>.
WARNING:Xst:1710 - FF/Latch <rx_state_2> (without init value) has a constant value of 0 in block <rx_queue_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rx_state_2> of sequential type is unconnected in block <rx_queue_2>.
WARNING:Xst:1710 - FF/Latch <rx_state_2> (without init value) has a constant value of 0 in block <rx_queue_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rx_state_2> of sequential type is unconnected in block <rx_queue_3>.
WARNING:Xst:1710 - FF/Latch <rx_state_2> (without init value) has a constant value of 0 in block <rx_queue_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rx_state_2> of sequential type is unconnected in block <rx_queue_4>.
WARNING:Xst:2677 - Node <wr_data_21> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <wr_data_22> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <wr_data_23> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <wr_data_26> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <wr_data_27> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <wr_data_28> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <wr_data_29> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <wr_data_30> of sequential type is unconnected in block <nf2_mdio>.
WARNING:Xst:2677 - Node <num_TCP_next_0> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_1> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_2> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_3> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_4> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_5> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_6> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_7> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_8> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_9> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_10> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_11> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_12> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_13> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_14> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_15> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_16> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_17> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_18> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_19> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_20> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_21> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_22> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_23> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_24> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_25> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_26> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_27> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_28> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_29> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_30> of sequential type is unconnected in block <firewall>.
WARNING:Xst:2677 - Node <num_TCP_next_31> of sequential type is unconnected in block <firewall>.

Optimizing unit <nf2_top> ...

Optimizing unit <nf2_reg_grp> ...

Optimizing unit <reg_grp_1> ...

Optimizing unit <reg_grp_2> ...

Optimizing unit <device_id_reg> ...

Optimizing unit <nf2_mdio> ...

Optimizing unit <unused_reg_1> ...

Optimizing unit <sram_arbiter> ...

Optimizing unit <unused_reg_2> ...

Optimizing unit <udp_reg_master> ...

Optimizing unit <in_arb_regs> ...

Optimizing unit <small_fifo_1> ...

Optimizing unit <fallthrough_small_fifo_old> ...

Optimizing unit <generic_sw_regs_1> ...

Optimizing unit <small_fifo_5> ...

Optimizing unit <small_fifo_2> ...

Optimizing unit <generic_sw_regs_2> ...

Optimizing unit <generic_hw_regs_1> ...

Optimizing unit <generic_cntr_regs> ...

Optimizing unit <generic_hw_regs_2> ...

Optimizing unit <nf2_dma_bus_fsm> ...

Optimizing unit <nf2_dma_que_intfc> ...

Optimizing unit <nf2_dma_regs> ...

Optimizing unit <pulse_synchronizer> ...

Optimizing unit <sync_r2w> ...

Optimizing unit <sync_w2r> ...

Optimizing unit <fifo_mem_1> ...

Optimizing unit <rptr_empty> ...

Optimizing unit <wptr_full> ...

Optimizing unit <fifo_mem_2> ...

Optimizing unit <mac_grp_regs> ...

Optimizing unit <CRC_gen> ...

Optimizing unit <CRC_chk> ...

Optimizing unit <cpu_dma_queue_regs> ...

Optimizing unit <small_fifo_3> ...

Optimizing unit <small_fifo_4> ...

Optimizing unit <rgmii_io_1> ...

Optimizing unit <rgmii_io_2> ...

Optimizing unit <rgmii_io_3> ...

Optimizing unit <rgmii_io_4> ...

Optimizing unit <cpci_bus> ...

Optimizing unit <input_arbiter> ...

Optimizing unit <output_port_lookup> ...

Optimizing unit <generic_regs_1> ...

Optimizing unit <fallthrough_small_fifo_1> ...

Optimizing unit <generic_regs_2> ...

Optimizing unit <generic_regs_3> ...

Optimizing unit <fallthrough_small_fifo_4> ...

Optimizing unit <small_async_fifo_1> ...

Optimizing unit <small_async_fifo_2> ...

Optimizing unit <rx_queue_1> ...

Optimizing unit <tx_queue> ...

Optimizing unit <gig_eth_mac_tx> ...

Optimizing unit <gig_eth_mac_rx> ...

Optimizing unit <rx_queue_2> ...

Optimizing unit <rx_queue_3> ...

Optimizing unit <rx_queue_4> ...

Optimizing unit <fallthrough_small_fifo_2> ...

Optimizing unit <fallthrough_small_fifo_3> ...

Optimizing unit <firewall> ...

Optimizing unit <oq_header_parser> ...

Optimizing unit <nf2_dma_sync> ...

Optimizing unit <gig_eth_mac> ...

Optimizing unit <cpu_dma_rx_queue_1> ...

Optimizing unit <cpu_dma_tx_queue> ...

Optimizing unit <cpu_dma_rx_queue_2> ...

Optimizing unit <cpu_dma_rx_queue_3> ...

Optimizing unit <cpu_dma_rx_queue_4> ...

Optimizing unit <nf2_dma> ...

Optimizing unit <nf2_mac_grp_1> ...

Optimizing unit <nf2_mac_grp_2> ...

Optimizing unit <nf2_mac_grp_3> ...

Optimizing unit <nf2_mac_grp_4> ...

Optimizing unit <cpu_dma_queue_1> ...

Optimizing unit <cpu_dma_queue_2> ...

Optimizing unit <cpu_dma_queue_3> ...

Optimizing unit <cpu_dma_queue_4> ...

Optimizing unit <output_queues> ...

Optimizing unit <user_data_path> ...

Optimizing unit <nf2_core> ...
WARNING:Xst:2716 - In unit nf2_top, both signals sram2_tri_en and sram1_tri_en have a KEEP attribute, signal sram1_tri_en will be lost.
WARNING:Xst:2677 - Node <rgmii_0_io/eth_duplex_status> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_0_io/eth_link_status> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_0_io/eth_clock_speed_1> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_0_io/eth_clock_speed_0> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_1_io/eth_duplex_status> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_1_io/eth_link_status> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_1_io/eth_clock_speed_1> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_1_io/eth_clock_speed_0> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_2_io/eth_duplex_status> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_2_io/eth_link_status> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_2_io/eth_clock_speed_1> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_2_io/eth_clock_speed_0> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_3_io/eth_duplex_status> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_3_io/eth_link_status> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_3_io/eth_clock_speed_1> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <rgmii_3_io/eth_clock_speed_0> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <dout_8> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <dout_9> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <dout_10> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <Mram_queue9> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <Mram_queue10> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <Mram_queue11> of sequential type is unconnected in block <fifo>.
WARNING:Xst:2677 - Node <Counter_0> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_1> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_2> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_3> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_0> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_1> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_2> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_3> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_0> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_1> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_2> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_3> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_0> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_1> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_2> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <Counter_3> of sequential type is unconnected in block <tx_crc_gen>.
WARNING:Xst:2677 - Node <r_almost_empty> of sequential type is unconnected in block <rptr_empty>.
WARNING:Xst:2677 - Node <r_almost_empty> of sequential type is unconnected in block <rptr_empty>.
WARNING:Xst:2677 - Node <Mram_mem33> of sequential type is unconnected in block <fifo_mem>.
WARNING:Xst:2677 - Node <Mram_mem34> of sequential type is unconnected in block <fifo_mem>.
WARNING:Xst:2677 - Node <Mram_mem35> of sequential type is unconnected in block <fifo_mem>.
WARNING:Xst:2677 - Node <nf2_core/sram64.sram_arbiter/rd_0_ack> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <nf2_core/sram64.sram_arbiter/wr_0_ack> of sequential type is unconnected in block <nf2_top>.
WARNING:Xst:2677 - Node <int_reg_rd_wr_L_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_rd_wr_L_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_rd_wr_L_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_rd_wr_L_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_rd_wr_L_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_rd_wr_L_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_5_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_6_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_7_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_16> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_17> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_18> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_19> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_20> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_21> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_22> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_23> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_24> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_25> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_26> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_27> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_28> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_29> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_30> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_31> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_16> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_17> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_18> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_19> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_20> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_21> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_22> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_23> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_24> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_25> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_26> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_27> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_28> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_29> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_30> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_1_31> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_16> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_17> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_18> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_19> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_20> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_21> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_22> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_23> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_24> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_25> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_26> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_27> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_28> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_29> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_30> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_31> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_16> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_17> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_18> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_19> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_20> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_21> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_22> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_23> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_24> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_25> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_26> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_27> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_28> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_29> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_30> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_5_31> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_16> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_17> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_18> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_19> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_20> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_21> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_22> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_23> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_24> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_25> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_26> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_27> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_28> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_29> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_30> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_31> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_16> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_17> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_18> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_19> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_20> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_21> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_22> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_23> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_24> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_25> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_26> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_27> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_28> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_29> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_30> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_6_31> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_0> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_1> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_2> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_3> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_4> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_5> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_6> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_7> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_8> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_9> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_10> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_11> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_12> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_13> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_14> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_15> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_16> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_17> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_18> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_19> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_20> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_21> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_22> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_23> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_24> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_25> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_26> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_27> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_28> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_29> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_30> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_7_31> of sequential type is unconnected in block <nf2_core/core_256kb_0_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_rd_wr_L_0> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_rd_wr_L_3> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_rd_wr_L_2> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_0> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_1> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_2> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_3> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_4> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_5> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_6> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_7> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_8> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_9> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_10> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_11> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_12> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_13> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_14> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_15> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_16> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_17> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_18> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_0_19> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_0> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_1> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_2> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_3> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_4> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_5> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_6> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_7> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_8> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_9> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_10> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_11> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_12> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_13> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_14> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_15> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_16> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_17> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_18> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_19> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_20> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_21> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_22> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_23> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_24> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_25> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_26> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_27> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_28> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_29> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_30> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_0_31> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_0> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_1> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_2> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_3> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_4> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_5> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_6> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_7> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_8> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_9> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_10> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_11> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_12> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_13> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_14> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_15> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_16> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_17> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_18> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_2_19> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_0> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_1> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_2> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_3> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_4> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_5> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_6> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_7> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_8> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_9> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_10> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_11> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_12> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_13> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_14> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_15> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_16> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_17> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_18> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_addr_3_19> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_0> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_1> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_2> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_3> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_4> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_5> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_6> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_7> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_8> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_9> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_10> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_11> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_12> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_13> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_14> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_15> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_16> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_17> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_18> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_19> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_20> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_21> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_22> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_23> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_24> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_25> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_26> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_27> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_28> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_29> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_30> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_2_31> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_0> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_1> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_2> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_3> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_4> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_5> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_6> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_7> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_8> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_9> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_10> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_11> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_12> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_13> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_14> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_15> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_16> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_17> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_18> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_19> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_20> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_21> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_22> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_23> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_24> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_25> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_26> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_27> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_28> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_29> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_30> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <int_reg_wr_data_3_31> of sequential type is unconnected in block <nf2_core/core_4mb_reg_grp>.
WARNING:Xst:2677 - Node <sram_reg_addr_20> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <sram_reg_addr_21> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_0> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_1> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_2> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_3> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_4> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_5> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_6> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_7> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_8> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_9> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_10> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_11> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_12> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_13> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_14> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_15> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_16> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_17> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_18> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_19> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_20> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_21> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_22> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_addr_23> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_req> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_rd_wr_L> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_0> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_1> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_2> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_3> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_4> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_5> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_6> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_7> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_8> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_9> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_10> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_11> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_12> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_13> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_14> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_15> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_16> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_17> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_18> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_19> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_20> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_21> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_22> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_23> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_24> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_25> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_26> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_27> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_28> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_29> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_30> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.
WARNING:Xst:2677 - Node <dram_reg_wr_data_31> of sequential type is unconnected in block <nf2_core/nf2_reg_grp_u>.

Mapping all equations...
Building and optimizing final netlist ...
Replicating register nf2_core/sram64.sram_arbiter/sram_tri_en to handle IOB=TRUE attribute
Changing polarity of register nf2_core/sram64.sram_arbiter/sram_tri_en to handle IOB=TRUE attribute
Changing polarity of register nf2_core/sram64.sram_arbiter/sram_tri_en_1 to handle IOB=TRUE attribute
Replicating register nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en to handle IOB=TRUE attribute
Changing polarity of register nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en to handle IOB=TRUE attribute
Changing polarity of register nf2_core/cpci_bus/cpci_data_tri_en to handle IOB=TRUE attribute
Found area constraint ratio of 100 (+ 5) on block nf2_top, actual ratio is 41.
INFO:Xst:2260 - The FF/Latch <nf2_core/nf2_dma/cpci_sync_reset> in Unit <nf2_top> is equivalent to the following FF/Latch : <nf2_core/cpci_bus/reset_pci_sync> 
INFO:Xst:2260 - The FF/Latch <gmac_tx_dvld> in Unit <tx_queue> is equivalent to the following FF/Latch : <tx_mac_state_FSM_FFd2> 
INFO:Xst:2260 - The FF/Latch <gmac_tx_dvld> in Unit <tx_queue> is equivalent to the following FF/Latch : <tx_mac_state_FSM_FFd2> 
INFO:Xst:2260 - The FF/Latch <gmac_tx_dvld> in Unit <tx_queue> is equivalent to the following FF/Latch : <tx_mac_state_FSM_FFd2> 
INFO:Xst:2260 - The FF/Latch <gmac_tx_dvld> in Unit <tx_queue> is equivalent to the following FF/Latch : <tx_mac_state_FSM_FFd2> 
INFO:Xst:2260 - The FF/Latch <rbin_3> in Unit <rptr_empty> is equivalent to the following FF/Latch : <rptr_3> 
INFO:Xst:2260 - The FF/Latch <wbin_3> in Unit <wptr_full> is equivalent to the following FF/Latch : <wptr_3> 
INFO:Xst:2260 - The FF/Latch <rbin_3> in Unit <rptr_empty> is equivalent to the following FF/Latch : <rptr_3> 
INFO:Xst:2260 - The FF/Latch <wbin_3> in Unit <wptr_full> is equivalent to the following FF/Latch : <wptr_3> 
INFO:Xst:2260 - The FF/Latch <gmac_tx_dvld> in Unit <tx_queue> is equivalent to the following FF/Latch : <tx_mac_state_FSM_FFd2> 
INFO:Xst:2260 - The FF/Latch <gmac_tx_dvld> in Unit <tx_queue> is equivalent to the following FF/Latch : <tx_mac_state_FSM_FFd2> 
INFO:Xst:2260 - The FF/Latch <gmac_tx_dvld> in Unit <tx_queue> is equivalent to the following FF/Latch : <tx_mac_state_FSM_FFd2> 
INFO:Xst:2260 - The FF/Latch <gmac_tx_dvld> in Unit <tx_queue> is equivalent to the following FF/Latch : <tx_mac_state_FSM_FFd2> 
INFO:Xst:2260 - The FF/Latch <rbin_3> in Unit <rptr_empty> is equivalent to the following FF/Latch : <rptr_3> 
INFO:Xst:2260 - The FF/Latch <wbin_3> in Unit <wptr_full> is equivalent to the following FF/Latch : <wptr_3> 
INFO:Xst:2260 - The FF/Latch <rbin_3> in Unit <rptr_empty> is equivalent to the following FF/Latch : <rptr_3> 
INFO:Xst:2260 - The FF/Latch <wbin_3> in Unit <wptr_full> is equivalent to the following FF/Latch : <wptr_3> 
Replicating register nf2_core/sram64.sram_arbiter/sram_we to handle IOB=TRUE attribute
Replicating register nf2_core/cpci_bus/cpci_rd_rdy to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_tri_en to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_tri_en_1 to handle IOB=TRUE attribute
Replicating register nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en to handle IOB=TRUE attribute
Replicating register nf2_core/cpci_bus/cpci_data_tri_en to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_18 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_17 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_16 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_15 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_14 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_13 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_12 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_11 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_10 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_9 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_8 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_7 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_6 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_5 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_4 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_3 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_2 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_1 to handle IOB=TRUE attribute
Replicating register nf2_core/sram64.sram_arbiter/sram_addr_0 to handle IOB=TRUE attribute

FlipFlop nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_tri_en has been replicated 1 time(s)
FlipFlop nf2_core/sram64.sram_arbiter/sram_tri_en has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <.generic_cntr_regs> :
	Found 2-bit shift register for signal <reg_src_out(0)>.
	Found 2-bit shift register for signal <reg_src_out(1)>.
	Found 2-bit shift register for signal <reg_addr_out(5)>.
	Found 2-bit shift register for signal <reg_addr_out(6)>.
	Found 2-bit shift register for signal <reg_addr_out(7)>.
	Found 2-bit shift register for signal <reg_addr_out(8)>.
	Found 2-bit shift register for signal <reg_addr_out(9)>.
	Found 2-bit shift register for signal <reg_addr_out(10)>.
	Found 2-bit shift register for signal <reg_addr_out(11)>.
	Found 2-bit shift register for signal <reg_addr_out(12)>.
	Found 2-bit shift register for signal <reg_addr_out(13)>.
	Found 2-bit shift register for signal <reg_addr_out(14)>.
	Found 2-bit shift register for signal <reg_addr_out(15)>.
	Found 2-bit shift register for signal <reg_addr_out(16)>.
	Found 2-bit shift register for signal <reg_addr_out(17)>.
	Found 2-bit shift register for signal <reg_addr_out(18)>.
	Found 2-bit shift register for signal <reg_addr_out(19)>.
	Found 2-bit shift register for signal <reg_addr_out(20)>.
	Found 2-bit shift register for signal <reg_addr_out(21)>.
	Found 2-bit shift register for signal <reg_addr_out(22)>.
	Found 2-bit shift register for signal <reg_rd_wr_L_out>.
Unit <.generic_cntr_regs> processed.

Processing Unit <mac_rx> :
	Found 4-bit shift register for signal <rx_delay_dvld_1>.
	Found 6-bit shift register for signal <mac_rx_data(0)>.
	Found 6-bit shift register for signal <mac_rx_data(1)>.
	Found 6-bit shift register for signal <mac_rx_data(2)>.
	Found 6-bit shift register for signal <mac_rx_data(3)>.
	Found 6-bit shift register for signal <mac_rx_data(4)>.
	Found 6-bit shift register for signal <mac_rx_data(5)>.
	Found 6-bit shift register for signal <mac_rx_data(6)>.
	Found 6-bit shift register for signal <mac_rx_data(7)>.
	Found 4-bit shift register for signal <rx_delay_dvld_1>.
	Found 6-bit shift register for signal <mac_rx_data(0)>.
	Found 6-bit shift register for signal <mac_rx_data(1)>.
	Found 6-bit shift register for signal <mac_rx_data(2)>.
	Found 6-bit shift register for signal <mac_rx_data(3)>.
	Found 6-bit shift register for signal <mac_rx_data(4)>.
	Found 6-bit shift register for signal <mac_rx_data(5)>.
	Found 6-bit shift register for signal <mac_rx_data(6)>.
	Found 6-bit shift register for signal <mac_rx_data(7)>.
	Found 4-bit shift register for signal <rx_delay_dvld_1>.
	Found 6-bit shift register for signal <mac_rx_data(0)>.
	Found 6-bit shift register for signal <mac_rx_data(1)>.
	Found 6-bit shift register for signal <mac_rx_data(2)>.
	Found 6-bit shift register for signal <mac_rx_data(3)>.
	Found 6-bit shift register for signal <mac_rx_data(4)>.
	Found 6-bit shift register for signal <mac_rx_data(5)>.
	Found 6-bit shift register for signal <mac_rx_data(6)>.
	Found 6-bit shift register for signal <mac_rx_data(7)>.
	Found 4-bit shift register for signal <rx_delay_dvld_1>.
	Found 6-bit shift register for signal <mac_rx_data(0)>.
	Found 6-bit shift register for signal <mac_rx_data(1)>.
	Found 6-bit shift register for signal <mac_rx_data(2)>.
	Found 6-bit shift register for signal <mac_rx_data(3)>.
	Found 6-bit shift register for signal <mac_rx_data(4)>.
	Found 6-bit shift register for signal <mac_rx_data(5)>.
	Found 6-bit shift register for signal <mac_rx_data(6)>.
	Found 6-bit shift register for signal <mac_rx_data(7)>.
Unit <mac_rx> processed.

Processing Unit <nf2_top> :
	Found 2-bit shift register for signal <nf2_core/nf2_dma/cpci_reset>.
	Found 2-bit shift register for signal <nf2_core/nf2_dma/cpci_iface_disable>.
	Found 2-bit shift register for signal <nf2_core/nf2_dma/cpci_iface_reset>.
	Found 2-bit shift register for signal <nf2_core/cpci_bus/reset_pci>.
	Found 2-bit shift register for signal <nf2_core/sram64.sram_arbiter/rd_0_vld_early1>.
	Found 2-bit shift register for signal <nf2_core/sram64.sram_arbiter/sram_reg_ack_early1>.
Unit <nf2_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8415
 Flip-Flops                                            : 8415
# Shift Registers                                      : 63
 2-bit shift register                                  : 27
 4-bit shift register                                  : 4
 6-bit shift register                                  : 32

=========================================================================
INFO:Xst:2146 - In block <nf2_top>, Shifter <nf2_core/nf2_dma/Mshreg_cpci_sync_reset> <nf2_core/cpci_bus/Mshreg_reset_pci_sync> are equivalent, XST will keep only <nf2_core/nf2_dma/Mshreg_cpci_sync_reset>.

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : nf2_top.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 437

Cell Usage :
# BELS                             : 15195
#      BUF                         : 3
#      GND                         : 96
#      INV                         : 245
#      LUT1                        : 256
#      LUT2                        : 1396
#      LUT3                        : 4069
#      LUT4                        : 5049
#      MUXCY                       : 1593
#      MUXF5                       : 858
#      MUXF6                       : 248
#      MUXF7                       : 48
#      VCC                         : 39
#      XORCY                       : 1295
# FlipFlops/Latches                : 8559
#      FD                          : 1472
#      FDC                         : 616
#      FDDRRSE                     : 26
#      FDE                         : 1340
#      FDP                         : 10
#      FDPE                        : 256
#      FDR                         : 2178
#      FDRE                        : 2497
#      FDRS                        : 8
#      FDRSE                       : 54
#      FDS                         : 77
#      FDSE                        : 25
# RAMS                             : 1139
#      RAM16X1D                    : 844
#      RAM16X1S                    : 160
#      RAM32X1S                    : 128
#      RAMB16_S36_S36              : 7
# Shift Registers                  : 62
#      SRL16                       : 39
#      SRL16E                      : 23
# Clock Buffers                    : 8
#      BUFGMUX                     : 8
# IO Buffers                       : 360
#      IBUF                        : 91
#      IBUFG                       : 6
#      IOBUF                       : 137
#      OBUF                        : 122
#      OBUFT                       : 4
# DCMs                             : 6
#      DCM                         : 6
# Others                           : 30
#      cdq_rx_fifo_512x36_to_72    : 4
#      cdq_tx_fifo_256x72_to_36    : 4
#      net2pci_16x32               : 1
#      pci2net_16x60               : 1
#      rxfifo_8kx9_to_72           : 4
#      rxlengthfifo_128x13         : 4
#      syncfifo_2048x72            : 8
#      txfifo_512x72_to_9          : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp50ff1152-7 

 Number of Slices:                     9248  out of  23616    39%  
 Number of Slice Flip Flops:           8152  out of  47232    17%  
 Number of 4 input LUTs:              13181  out of  47232    27%  
    Number used as logic:             11015
    Number used as Shift registers:      62
    Number used as RAMs:               2104
 Number of IOs:                         437
 Number of bonded IOBs:                 360  out of    692    52%  
    IOB Flip Flops:                     407
 Number of BRAMs:                         7  out of    232     3%  
 Number of GCLKs:                         8  out of     16    50%  
 Number of DCMs:                          6  out of      8    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gtx_clk                            | RGMII_TX_DCM:CLK0      | 512   |
gtx_clk                            | RGMII_TX_DCM:CLK90     | 8     |
rgmii_0_rxc                        | RGMII_0_RX_DCM:CLK0    | 167   |
rgmii_1_rxc                        | RGMII_1_RX_DCM:CLK0    | 167   |
rgmii_2_rxc                        | RGMII_2_RX_DCM:CLK0    | 167   |
rgmii_3_rxc                        | RGMII_3_RX_DCM:CLK0    | 167   |
core_clk                           | CORE_DCM_CLK:CLK0      | 8201  |
cpci_clk                           | IBUFG+BUFGMUX          | 397   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                               | Buffer(FF name)                                                                  | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+
reset(reset1:O)                                                                                                                              | NONE(rgmii_2_io/gmii_txd_rising_5)                                               | 180   |
nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_MAC(nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reset_MAC_f5:O)                    | NONE(nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/mac_tx_data_in_reg_1) | 158   |
nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_MAC(nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reset_MAC_f5:O)                    | NONE(nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_6) | 158   |
nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_MAC(nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reset_MAC_f5:O)                    | NONE(nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_19)| 158   |
nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_MAC(nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reset_MAC_f5:O)                    | NONE(nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_12)        | 158   |
nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wrst_n_inv(nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wrst_n_inv1_INV_0:O)  | NONE(nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wptr_1)               | 10    |
nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wrst_n_inv(nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wrst_n_inv1_INV_0:O)  | NONE(nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wptr_2)               | 10    |
nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rrst_n_inv(nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rrst_n_inv1_INV_0:O)| NONE(nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rptr_3)              | 9     |
nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rrst_n_inv(nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rrst_n_inv1_INV_0:O)| NONE(nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin_3)              | 9     |
nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wrst_n_inv(nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wrst_n_inv1_INV_0:O)    | NONE(nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq2_rptr_2)            | 8     |
nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rrst_n_inv(nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rrst_n_inv1_INV_0:O)    | NONE(nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr_3)            | 8     |
nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wrst_n_inv(nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wrst_n_inv1_INV_0:O)    | NONE(nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq2_rptr_0)            | 8     |
nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rrst_n_inv(nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rrst_n_inv1_INV_0:O)    | NONE(nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_w2r/rq2_wptr_3)            | 8     |
---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 7.683ns (Maximum Frequency: 130.159MHz)
   Minimum input arrival time before clock: 9.707ns
   Maximum output required time after clock: 4.238ns
   Maximum combinational path delay: 5.462ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gtx_clk'
  Clock period: 6.831ns (frequency: 146.392MHz)
  Total number of paths / destination ports: 38632 / 708
-------------------------------------------------------------------------
Delay:               6.831ns (Levels of Logic = 18)
  Source:            nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg (FF)
  Destination:       nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_0 (FF)
  Source Clock:      gtx_clk rising
  Destination Clock: gtx_clk rising

  Data Path: nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/conf_tx_no_gen_crc_reg to nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.370   0.685  conf_tx_no_gen_crc_reg (conf_tx_no_gen_crc_reg)
     LUT2:I1->O            1   0.275   0.000  Mcompar_tx_state_cmp_lt0000_lut(0) (Mcompar_tx_state_cmp_lt0000_lut(0))
     MUXCY:S->O            1   0.334   0.000  Mcompar_tx_state_cmp_lt0000_cy(0) (Mcompar_tx_state_cmp_lt0000_cy(0))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_tx_state_cmp_lt0000_cy(1) (Mcompar_tx_state_cmp_lt0000_cy(1))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_tx_state_cmp_lt0000_cy(2) (Mcompar_tx_state_cmp_lt0000_cy(2))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_tx_state_cmp_lt0000_cy(3) (Mcompar_tx_state_cmp_lt0000_cy(3))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_tx_state_cmp_lt0000_cy(4) (Mcompar_tx_state_cmp_lt0000_cy(4))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_tx_state_cmp_lt0000_cy(5) (Mcompar_tx_state_cmp_lt0000_cy(5))
     MUXCY:CI->O           3   0.416   0.415  Mcompar_tx_state_cmp_lt0000_cy(6) (Mcompar_tx_state_cmp_lt0000_cy(6))
     LUT3:I2->O            1   0.275   0.349  tx_state_FSM_FFd9-In2_SW0 (N23)
     LUT4:I2->O            2   0.275   0.396  tx_state_FSM_FFd9-In2 (N3)
     LUT4:I2->O            2   0.275   0.396  tx_state_FSM_FFd9-In69 (tx_state_cmp_eq0019)
     LUT4:I2->O            1   0.275   0.000  Mcompar_tx_counter_next_cmp_ne0000_lut(0) (Mcompar_tx_counter_next_cmp_ne0000_lut(0))
     MUXCY:S->O            1   0.334   0.000  Mcompar_tx_counter_next_cmp_ne0000_cy(0) (Mcompar_tx_counter_next_cmp_ne0000_cy(0))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_tx_counter_next_cmp_ne0000_cy(1) (Mcompar_tx_counter_next_cmp_ne0000_cy(1))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_tx_counter_next_cmp_ne0000_cy(2) (Mcompar_tx_counter_next_cmp_ne0000_cy(2))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_tx_counter_next_cmp_ne0000_cy(3) (Mcompar_tx_counter_next_cmp_ne0000_cy(3))
     MUXCY:CI->O          14   0.416   0.570  Mcompar_tx_counter_next_cmp_ne0000_cy(4) (Mcompar_tx_counter_next_cmp_ne0000_cy(4))
     LUT4:I2->O            1   0.275   0.000  tx_counter_next(0)1 (tx_counter_next(0))
     FDC:D                     0.208          tx_counter_0
    ----------------------------------------
    Total                      6.831ns (4.019ns logic, 2.812ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rgmii_0_rxc'
  Clock period: 7.145ns (frequency: 139.963MHz)
  Total number of paths / destination ports: 10724 / 232
-------------------------------------------------------------------------
Delay:               7.145ns (Levels of Logic = 18)
  Source:            nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg (FF)
  Destination:       nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0 (FF)
  Source Clock:      rgmii_0_rxc rising
  Destination Clock: rgmii_0_rxc rising

  Data Path: nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg to nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.370   0.597  conf_rx_jumbo_en_reg (conf_rx_jumbo_en_reg)
     LUT2:I1->O            1   0.275   0.000  Mcompar_rx_state_cmp_gt0000_lut(2) (Mcompar_rx_state_cmp_gt0000_lut(2))
     MUXCY:S->O            1   0.334   0.000  Mcompar_rx_state_cmp_gt0000_cy(2) (Mcompar_rx_state_cmp_gt0000_cy(2))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(3) (Mcompar_rx_state_cmp_gt0000_cy(3))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(4) (Mcompar_rx_state_cmp_gt0000_cy(4))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(5) (Mcompar_rx_state_cmp_gt0000_cy(5))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(6) (Mcompar_rx_state_cmp_gt0000_cy(6))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(7) (Mcompar_rx_state_cmp_gt0000_cy(7))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(8) (Mcompar_rx_state_cmp_gt0000_cy(8))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(9) (Mcompar_rx_state_cmp_gt0000_cy(9))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(10) (Mcompar_rx_state_cmp_gt0000_cy(10))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(11) (Mcompar_rx_state_cmp_gt0000_cy(11))
     MUXCY:CI->O           1   0.416   0.350  Mcompar_rx_state_cmp_gt0000_cy(12) (Mcompar_rx_state_cmp_gt0000_cy(12))
     LUT4:I2->O            1   0.275   0.350  rx_state_FSM_FFd1-In27 (rx_state_FSM_FFd1-In27)
     LUT4:I2->O            1   0.275   0.430  rx_state_FSM_FFd1-In42 (rx_state_FSM_FFd1-In42)
     LUT3:I1->O           19   0.275   0.616  rx_state_FSM_FFd1-In61 (rx_state_FSM_FFd1-In)
     LUT4:I2->O           33   0.275   0.771  rx_crc_init (rx_crc_init)
     begin scope: 'rx_crc_chk'
     LUT2:I1->O           32   0.275   0.671  CRC_reg_not00011 (CRC_reg_not0001)
     FDPE:CE                   0.263          CRC_reg_0
    ----------------------------------------
    Total                      7.145ns (3.361ns logic, 3.784ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rgmii_1_rxc'
  Clock period: 7.145ns (frequency: 139.963MHz)
  Total number of paths / destination ports: 10724 / 232
-------------------------------------------------------------------------
Delay:               7.145ns (Levels of Logic = 18)
  Source:            nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg (FF)
  Destination:       nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0 (FF)
  Source Clock:      rgmii_1_rxc rising
  Destination Clock: rgmii_1_rxc rising

  Data Path: nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg to nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.370   0.597  conf_rx_jumbo_en_reg (conf_rx_jumbo_en_reg)
     LUT2:I1->O            1   0.275   0.000  Mcompar_rx_state_cmp_gt0000_lut(2) (Mcompar_rx_state_cmp_gt0000_lut(2))
     MUXCY:S->O            1   0.334   0.000  Mcompar_rx_state_cmp_gt0000_cy(2) (Mcompar_rx_state_cmp_gt0000_cy(2))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(3) (Mcompar_rx_state_cmp_gt0000_cy(3))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(4) (Mcompar_rx_state_cmp_gt0000_cy(4))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(5) (Mcompar_rx_state_cmp_gt0000_cy(5))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(6) (Mcompar_rx_state_cmp_gt0000_cy(6))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(7) (Mcompar_rx_state_cmp_gt0000_cy(7))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(8) (Mcompar_rx_state_cmp_gt0000_cy(8))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(9) (Mcompar_rx_state_cmp_gt0000_cy(9))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(10) (Mcompar_rx_state_cmp_gt0000_cy(10))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(11) (Mcompar_rx_state_cmp_gt0000_cy(11))
     MUXCY:CI->O           1   0.416   0.350  Mcompar_rx_state_cmp_gt0000_cy(12) (Mcompar_rx_state_cmp_gt0000_cy(12))
     LUT4:I2->O            1   0.275   0.350  rx_state_FSM_FFd1-In27 (rx_state_FSM_FFd1-In27)
     LUT4:I2->O            1   0.275   0.430  rx_state_FSM_FFd1-In42 (rx_state_FSM_FFd1-In42)
     LUT3:I1->O           19   0.275   0.616  rx_state_FSM_FFd1-In61 (rx_state_FSM_FFd1-In)
     LUT4:I2->O           33   0.275   0.771  rx_crc_init (rx_crc_init)
     begin scope: 'rx_crc_chk'
     LUT2:I1->O           32   0.275   0.671  CRC_reg_not00011 (CRC_reg_not0001)
     FDPE:CE                   0.263          CRC_reg_0
    ----------------------------------------
    Total                      7.145ns (3.361ns logic, 3.784ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rgmii_2_rxc'
  Clock period: 7.145ns (frequency: 139.963MHz)
  Total number of paths / destination ports: 10724 / 232
-------------------------------------------------------------------------
Delay:               7.145ns (Levels of Logic = 18)
  Source:            nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg (FF)
  Destination:       nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0 (FF)
  Source Clock:      rgmii_2_rxc rising
  Destination Clock: rgmii_2_rxc rising

  Data Path: nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg to nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.370   0.597  conf_rx_jumbo_en_reg (conf_rx_jumbo_en_reg)
     LUT2:I1->O            1   0.275   0.000  Mcompar_rx_state_cmp_gt0000_lut(2) (Mcompar_rx_state_cmp_gt0000_lut(2))
     MUXCY:S->O            1   0.334   0.000  Mcompar_rx_state_cmp_gt0000_cy(2) (Mcompar_rx_state_cmp_gt0000_cy(2))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(3) (Mcompar_rx_state_cmp_gt0000_cy(3))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(4) (Mcompar_rx_state_cmp_gt0000_cy(4))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(5) (Mcompar_rx_state_cmp_gt0000_cy(5))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(6) (Mcompar_rx_state_cmp_gt0000_cy(6))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(7) (Mcompar_rx_state_cmp_gt0000_cy(7))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(8) (Mcompar_rx_state_cmp_gt0000_cy(8))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(9) (Mcompar_rx_state_cmp_gt0000_cy(9))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(10) (Mcompar_rx_state_cmp_gt0000_cy(10))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(11) (Mcompar_rx_state_cmp_gt0000_cy(11))
     MUXCY:CI->O           1   0.416   0.350  Mcompar_rx_state_cmp_gt0000_cy(12) (Mcompar_rx_state_cmp_gt0000_cy(12))
     LUT4:I2->O            1   0.275   0.350  rx_state_FSM_FFd1-In27 (rx_state_FSM_FFd1-In27)
     LUT4:I2->O            1   0.275   0.430  rx_state_FSM_FFd1-In42 (rx_state_FSM_FFd1-In42)
     LUT3:I1->O           19   0.275   0.616  rx_state_FSM_FFd1-In61 (rx_state_FSM_FFd1-In)
     LUT4:I2->O           33   0.275   0.771  rx_crc_init (rx_crc_init)
     begin scope: 'rx_crc_chk'
     LUT2:I1->O           32   0.275   0.671  CRC_reg_not00011 (CRC_reg_not0001)
     FDPE:CE                   0.263          CRC_reg_0
    ----------------------------------------
    Total                      7.145ns (3.361ns logic, 3.784ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rgmii_3_rxc'
  Clock period: 7.145ns (frequency: 139.963MHz)
  Total number of paths / destination ports: 10724 / 232
-------------------------------------------------------------------------
Delay:               7.145ns (Levels of Logic = 18)
  Source:            nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg (FF)
  Destination:       nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0 (FF)
  Source Clock:      rgmii_3_rxc rising
  Destination Clock: rgmii_3_rxc rising

  Data Path: nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_jumbo_en_reg to nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.370   0.597  conf_rx_jumbo_en_reg (conf_rx_jumbo_en_reg)
     LUT2:I1->O            1   0.275   0.000  Mcompar_rx_state_cmp_gt0000_lut(2) (Mcompar_rx_state_cmp_gt0000_lut(2))
     MUXCY:S->O            1   0.334   0.000  Mcompar_rx_state_cmp_gt0000_cy(2) (Mcompar_rx_state_cmp_gt0000_cy(2))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(3) (Mcompar_rx_state_cmp_gt0000_cy(3))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(4) (Mcompar_rx_state_cmp_gt0000_cy(4))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(5) (Mcompar_rx_state_cmp_gt0000_cy(5))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(6) (Mcompar_rx_state_cmp_gt0000_cy(6))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(7) (Mcompar_rx_state_cmp_gt0000_cy(7))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(8) (Mcompar_rx_state_cmp_gt0000_cy(8))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(9) (Mcompar_rx_state_cmp_gt0000_cy(9))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(10) (Mcompar_rx_state_cmp_gt0000_cy(10))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_cmp_gt0000_cy(11) (Mcompar_rx_state_cmp_gt0000_cy(11))
     MUXCY:CI->O           1   0.416   0.350  Mcompar_rx_state_cmp_gt0000_cy(12) (Mcompar_rx_state_cmp_gt0000_cy(12))
     LUT4:I2->O            1   0.275   0.350  rx_state_FSM_FFd1-In27 (rx_state_FSM_FFd1-In27)
     LUT4:I2->O            1   0.275   0.430  rx_state_FSM_FFd1-In42 (rx_state_FSM_FFd1-In42)
     LUT3:I1->O           19   0.275   0.616  rx_state_FSM_FFd1-In61 (rx_state_FSM_FFd1-In)
     LUT4:I2->O           33   0.275   0.771  rx_crc_init (rx_crc_init)
     begin scope: 'rx_crc_chk'
     LUT2:I1->O           32   0.275   0.671  CRC_reg_not00011 (CRC_reg_not0001)
     FDPE:CE                   0.263          CRC_reg_0
    ----------------------------------------
    Total                      7.145ns (3.361ns logic, 3.784ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'core_clk'
  Clock period: 7.592ns (frequency: 131.710MHz)
  Total number of paths / destination ports: 643214 / 18673
-------------------------------------------------------------------------
Delay:               7.592ns (Levels of Logic = 39)
  Source:            nf2_core/core_256kb_0_reg_grp/int_reg_req_11 (FF)
  Destination:       nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file32 (RAM)
  Source Clock:      core_clk rising
  Destination Clock: core_clk rising

  Data Path: nf2_core/core_256kb_0_reg_grp/int_reg_req_11 to nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mram_reg_file32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.370   0.641  int_reg_req_11 (local_reg_req(11))
     end scope: 'nf2_core/core_256kb_0_reg_grp'
     begin scope: 'nf2_core/mac_groups[3].nf2_mac_grp'
     begin scope: 'mac_grp_regs'
     LUT4:I2->O           36   0.275   0.695  reg_file_in(0)11 (N18)
     LUT4:I2->O           64   0.275   0.717  reg_file_addr(3)1 (reg_file_addr(3))
     RAM16X1S:A3->O        2   0.694   0.476  Mram_reg_file1 (reg_file_out(0))
     LUT2:I1->O            1   0.275   0.000  Madd_reg_file_in_addsub0000_lut(0) (Madd_reg_file_in_addsub0000_lut(0))
     MUXCY:S->O            1   0.334   0.000  Madd_reg_file_in_addsub0000_cy(0) (Madd_reg_file_in_addsub0000_cy(0))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(1) (Madd_reg_file_in_addsub0000_cy(1))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(2) (Madd_reg_file_in_addsub0000_cy(2))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(3) (Madd_reg_file_in_addsub0000_cy(3))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(4) (Madd_reg_file_in_addsub0000_cy(4))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(5) (Madd_reg_file_in_addsub0000_cy(5))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(6) (Madd_reg_file_in_addsub0000_cy(6))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(7) (Madd_reg_file_in_addsub0000_cy(7))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(8) (Madd_reg_file_in_addsub0000_cy(8))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(9) (Madd_reg_file_in_addsub0000_cy(9))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(10) (Madd_reg_file_in_addsub0000_cy(10))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(11) (Madd_reg_file_in_addsub0000_cy(11))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(12) (Madd_reg_file_in_addsub0000_cy(12))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(13) (Madd_reg_file_in_addsub0000_cy(13))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(14) (Madd_reg_file_in_addsub0000_cy(14))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(15) (Madd_reg_file_in_addsub0000_cy(15))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(16) (Madd_reg_file_in_addsub0000_cy(16))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(17) (Madd_reg_file_in_addsub0000_cy(17))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(18) (Madd_reg_file_in_addsub0000_cy(18))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(19) (Madd_reg_file_in_addsub0000_cy(19))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(20) (Madd_reg_file_in_addsub0000_cy(20))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(21) (Madd_reg_file_in_addsub0000_cy(21))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(22) (Madd_reg_file_in_addsub0000_cy(22))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(23) (Madd_reg_file_in_addsub0000_cy(23))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(24) (Madd_reg_file_in_addsub0000_cy(24))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(25) (Madd_reg_file_in_addsub0000_cy(25))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(26) (Madd_reg_file_in_addsub0000_cy(26))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(27) (Madd_reg_file_in_addsub0000_cy(27))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(28) (Madd_reg_file_in_addsub0000_cy(28))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(29) (Madd_reg_file_in_addsub0000_cy(29))
     MUXCY:CI->O           0   0.036   0.000  Madd_reg_file_in_addsub0000_cy(30) (Madd_reg_file_in_addsub0000_cy(30))
     XORCY:CI->O           1   0.708   0.349  Madd_reg_file_in_addsub0000_xor(31) (reg_file_in_addsub0000(31))
     LUT4:I2->O            1   0.275   0.000  reg_file_in(31)1 (reg_file_in(31))
     RAM16X1S:D                0.413          Mram_reg_file32
    ----------------------------------------
    Total                      7.592ns (4.714ns logic, 2.878ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cpci_clk'
  Clock period: 7.683ns (frequency: 130.159MHz)
  Total number of paths / destination ports: 9094 / 562
-------------------------------------------------------------------------
Delay:               7.683ns (Levels of Logic = 15)
  Source:            nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_7 (FF)
  Destination:       nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rempty (FF)
  Source Clock:      cpci_clk rising
  Destination Clock: cpci_clk rising

  Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_7 to nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rempty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.370   0.514  nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_7 (nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_7)
     LUT4:I0->O            1   0.275   0.000  nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_lut(0) (nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_lut(0))
     MUXCY:S->O            1   0.334   0.000  nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_cy(0) (nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_cy(0))
     MUXCY:CI->O           1   0.036   0.000  nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_cy(1) (nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_cy(1))
     MUXCY:CI->O           1   0.036   0.000  nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_cy(2) (nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_cy(2))
     MUXCY:CI->O           1   0.036   0.000  nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_cy(3) (nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_cy(3))
     MUXCY:CI->O          23   0.416   0.656  nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003_wg_cy(4) (nf2_core/nf2_dma/nf2_dma_bus_fsm/state_cmp_eq0003)
     LUT3:I2->O           26   0.275   0.681  nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd2-In21 (nf2_core/nf2_dma/nf2_dma_bus_fsm/N68)
     LUT3:I2->O           11   0.275   0.539  nf2_core/nf2_dma/nf2_dma_bus_fsm/watchdog_timer_or000011 (nf2_core/nf2_dma/nf2_dma_bus_fsm/N29)
     LUT3:I2->O            5   0.275   0.446  nf2_core/nf2_dma/nf2_dma_bus_fsm/rxfifo_rd_inc1 (nf2_core/nf2_dma/cpci_rxfifo_rd_inc)
     begin scope: 'nf2_core/nf2_dma/nf2_dma_sync'
     begin scope: 'rx_async_fifo'
     begin scope: 'rptr_empty'
     LUT4:I2->O            5   0.275   0.446  Madd_rbinnext_cy(1)11 (Madd_rbinnext_cy(1))
     LUT3:I2->O            3   0.275   0.415  Madd_rbinnext_xor(3)11 (Madd_subtract_addsub00006)
     LUT4:I2->O            1   0.275   0.349  rempty_val447 (rempty_val447)
     LUT4:I2->O            1   0.275   0.000  rempty_val464 (rempty_val)
     FDP:D                     0.208          rempty
    ----------------------------------------
    Total                      7.683ns (3.637ns logic, 4.046ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gtx_clk'
  Total number of paths / destination ports: 184 / 124
-------------------------------------------------------------------------
Offset:              4.508ns (Levels of Logic = 6)
  Source:            nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo:dout(8) (PAD)
  Destination:       nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_6 (FF)
  Destination Clock: gtx_clk rising

  Data Path: nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo:dout(8) to nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/txf_num_pkts_waiting_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    txfifo_512x72_to_9:dout(8)    4   0.000   0.549  tx_fifo_64.gmac_tx_fifo (eop)
     LUT4:I0->O           11   0.275   0.521  txf_num_pkts_waiting_mux0000(1)1 (N01)
     MUXF5:S->O            2   0.539   0.396  Maddsub_txf_num_pkts_waiting_addsub0000_cy(2)1 (Maddsub_txf_num_pkts_waiting_addsub0000_cy(2))
     LUT4:I2->O            2   0.275   0.396  Maddsub_txf_num_pkts_waiting_addsub0000_cy(3)11 (Maddsub_txf_num_pkts_waiting_addsub0000_cy(3))
     LUT4:I2->O            3   0.275   0.495  txf_num_pkts_waiting_mux0000(5)11 (N5)
     LUT4:I1->O            1   0.275   0.000  txf_num_pkts_waiting_mux0000(6)22 (txf_num_pkts_waiting_mux0000(6)21)
     MUXF5:I0->O           1   0.303   0.000  txf_num_pkts_waiting_mux0000(6)2_f5 (txf_num_pkts_waiting_mux0000(6))
     FDR:D                     0.208          txf_num_pkts_waiting_6
    ----------------------------------------
    Total                      4.508ns (2.150ns logic, 2.358ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rgmii_0_rxc'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              3.214ns (Levels of Logic = 3)
  Source:            nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo:prog_full (PAD)
  Destination:       nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_0 (FF)
  Destination Clock: rgmii_0_rxc rising

  Data Path: nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo:prog_full to nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    rxfifo_8kx9_to_72:prog_full    3   0.000   0.495  rx_fifo_64.gmac_rx_fifo (rx_fifo_almost_full)
     LUT2:I1->O            1   0.275   0.369  num_bytes_written_or00002 (num_bytes_written_or00002)
     LUT4:I3->O            1   0.275   0.467  num_bytes_written_or000016 (num_bytes_written_or000016)
     LUT3:I0->O           12   0.275   0.521  num_bytes_written_or000040 (num_bytes_written_or0000)
     FDRE:R                    0.536          num_bytes_written_0
    ----------------------------------------
    Total                      3.214ns (1.361ns logic, 1.853ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rgmii_1_rxc'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              3.214ns (Levels of Logic = 3)
  Source:            nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo:prog_full (PAD)
  Destination:       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_0 (FF)
  Destination Clock: rgmii_1_rxc rising

  Data Path: nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo:prog_full to nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    rxfifo_8kx9_to_72:prog_full    3   0.000   0.495  rx_fifo_64.gmac_rx_fifo (rx_fifo_almost_full)
     LUT2:I1->O            1   0.275   0.369  num_bytes_written_or00002 (num_bytes_written_or00002)
     LUT4:I3->O            1   0.275   0.467  num_bytes_written_or000016 (num_bytes_written_or000016)
     LUT3:I0->O           12   0.275   0.521  num_bytes_written_or000040 (num_bytes_written_or0000)
     FDRE:R                    0.536          num_bytes_written_0
    ----------------------------------------
    Total                      3.214ns (1.361ns logic, 1.853ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rgmii_2_rxc'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              3.214ns (Levels of Logic = 3)
  Source:            nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo:prog_full (PAD)
  Destination:       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_0 (FF)
  Destination Clock: rgmii_2_rxc rising

  Data Path: nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo:prog_full to nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    rxfifo_8kx9_to_72:prog_full    3   0.000   0.495  rx_fifo_64.gmac_rx_fifo (rx_fifo_almost_full)
     LUT2:I1->O            1   0.275   0.369  num_bytes_written_or00002 (num_bytes_written_or00002)
     LUT4:I3->O            1   0.275   0.467  num_bytes_written_or000016 (num_bytes_written_or000016)
     LUT3:I0->O           12   0.275   0.521  num_bytes_written_or000040 (num_bytes_written_or0000)
     FDRE:R                    0.536          num_bytes_written_0
    ----------------------------------------
    Total                      3.214ns (1.361ns logic, 1.853ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rgmii_3_rxc'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              3.214ns (Levels of Logic = 3)
  Source:            nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo:prog_full (PAD)
  Destination:       nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_0 (FF)
  Destination Clock: rgmii_3_rxc rising

  Data Path: nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo:prog_full to nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    rxfifo_8kx9_to_72:prog_full    3   0.000   0.495  rx_fifo_64.gmac_rx_fifo (rx_fifo_almost_full)
     LUT2:I1->O            1   0.275   0.369  num_bytes_written_or00002 (num_bytes_written_or00002)
     LUT4:I3->O            1   0.275   0.467  num_bytes_written_or000016 (num_bytes_written_or000016)
     LUT3:I0->O           12   0.275   0.521  num_bytes_written_or000040 (num_bytes_written_or0000)
     FDRE:R                    0.536          num_bytes_written_0
    ----------------------------------------
    Total                      3.214ns (1.361ns logic, 1.853ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'core_clk'
  Total number of paths / destination ports: 80424 / 8892
-------------------------------------------------------------------------
Offset:              9.707ns (Levels of Logic = 40)
  Source:            nf2_reset (PAD)
  Destination:       nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file32 (RAM)
  Destination Clock: core_clk rising

  Data Path: nf2_reset to nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mram_reg_file32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.878   0.691  nf2_reset_IBUF (_and0000)
     LUT2:I1->O          366   0.275   1.282  reset1_7 (reset1_7)
     begin scope: 'nf2_core/mac_groups[0].nf2_mac_grp'
     begin scope: 'mac_grp_regs'
     LUT4:I0->O           36   0.275   0.695  reg_file_in(0)11 (N18)
     LUT4:I2->O           64   0.275   0.717  reg_file_addr(3)1 (reg_file_addr(3))
     RAM16X1S:A3->O        2   0.694   0.476  Mram_reg_file1 (reg_file_out(0))
     LUT2:I1->O            1   0.275   0.000  Madd_reg_file_in_addsub0000_lut(0) (Madd_reg_file_in_addsub0000_lut(0))
     MUXCY:S->O            1   0.334   0.000  Madd_reg_file_in_addsub0000_cy(0) (Madd_reg_file_in_addsub0000_cy(0))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(1) (Madd_reg_file_in_addsub0000_cy(1))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(2) (Madd_reg_file_in_addsub0000_cy(2))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(3) (Madd_reg_file_in_addsub0000_cy(3))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(4) (Madd_reg_file_in_addsub0000_cy(4))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(5) (Madd_reg_file_in_addsub0000_cy(5))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(6) (Madd_reg_file_in_addsub0000_cy(6))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(7) (Madd_reg_file_in_addsub0000_cy(7))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(8) (Madd_reg_file_in_addsub0000_cy(8))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(9) (Madd_reg_file_in_addsub0000_cy(9))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(10) (Madd_reg_file_in_addsub0000_cy(10))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(11) (Madd_reg_file_in_addsub0000_cy(11))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(12) (Madd_reg_file_in_addsub0000_cy(12))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(13) (Madd_reg_file_in_addsub0000_cy(13))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(14) (Madd_reg_file_in_addsub0000_cy(14))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(15) (Madd_reg_file_in_addsub0000_cy(15))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(16) (Madd_reg_file_in_addsub0000_cy(16))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(17) (Madd_reg_file_in_addsub0000_cy(17))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(18) (Madd_reg_file_in_addsub0000_cy(18))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(19) (Madd_reg_file_in_addsub0000_cy(19))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(20) (Madd_reg_file_in_addsub0000_cy(20))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(21) (Madd_reg_file_in_addsub0000_cy(21))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(22) (Madd_reg_file_in_addsub0000_cy(22))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(23) (Madd_reg_file_in_addsub0000_cy(23))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(24) (Madd_reg_file_in_addsub0000_cy(24))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(25) (Madd_reg_file_in_addsub0000_cy(25))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(26) (Madd_reg_file_in_addsub0000_cy(26))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(27) (Madd_reg_file_in_addsub0000_cy(27))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(28) (Madd_reg_file_in_addsub0000_cy(28))
     MUXCY:CI->O           1   0.036   0.000  Madd_reg_file_in_addsub0000_cy(29) (Madd_reg_file_in_addsub0000_cy(29))
     MUXCY:CI->O           0   0.036   0.000  Madd_reg_file_in_addsub0000_cy(30) (Madd_reg_file_in_addsub0000_cy(30))
     XORCY:CI->O           1   0.708   0.349  Madd_reg_file_in_addsub0000_xor(31) (reg_file_in_addsub0000(31))
     LUT4:I2->O            1   0.275   0.000  reg_file_in(31)1 (reg_file_in(31))
     RAM16X1S:D                0.413          Mram_reg_file32
    ----------------------------------------
    Total                      9.707ns (5.497ns logic, 4.210ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpci_clk'
  Total number of paths / destination ports: 170 / 170
-------------------------------------------------------------------------
Offset:              2.217ns (Levels of Logic = 2)
  Source:            nf2_reset (PAD)
  Destination:       nf2_core/nf2_dma/Mshreg_cpci_reset (FF)
  Destination Clock: cpci_clk rising

  Data Path: nf2_reset to nf2_core/nf2_dma/Mshreg_cpci_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.878   0.691  nf2_reset_IBUF (_and0000)
     LUT2:I1->O          320   0.275   0.000  reset1 (reset)
     SRL16:D                   0.373          nf2_core/nf2_dma/Mshreg_cpci_reset
    ----------------------------------------
    Total                      2.217ns (1.526ns logic, 0.691ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'core_clk'
  Total number of paths / destination ports: 1830 / 955
-------------------------------------------------------------------------
Offset:              4.238ns (Levels of Logic = 6)
  Source:            nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_3 (FF)
  Destination:       nf2_core/cpci_bus/net2pci_fifo:wr_en (PAD)
  Source Clock:      core_clk rising

  Data Path: nf2_core/nf2_reg_grp_u/cpu_timeout_cnt_dn_3 to nf2_core/cpci_bus/net2pci_fifo:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.370   0.581  cpu_timeout_cnt_dn_3 (cpu_timeout_cnt_dn_3)
     LUT4:I0->O            1   0.275   0.369  cpu_rd_wr_L_nxt1_SW0 (N74)
     LUT4:I3->O            4   0.275   0.549  cpu_rd_wr_L_nxt1 (N8)
     LUT4:I0->O            5   0.275   0.564  fifo_rd_en11 (N11)
     LUT3:I0->O            1   0.275   0.429  bus_rd_vld1 (bus_rd_vld)
     end scope: 'nf2_core/nf2_reg_grp_u'
     LUT2:I1->O            0   0.275   0.000  nf2_core/cpci_bus/n2p_wr_en1 (nf2_core/cpci_bus/n2p_wr_en)
    net2pci_16x32:wr_en        0.000          nf2_core/cpci_bus/net2pci_fifo
    ----------------------------------------
    Total                      4.238ns (1.745ns logic, 2.493ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gtx_clk'
  Total number of paths / destination ports: 92 / 28
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 1)
  Source:            rgmii_3_io/rgmii_tx_ctl_out (FF)
  Destination:       rgmii_3_tx_ctl (PAD)
  Source Clock:      gtx_clk rising

  Data Path: rgmii_3_io/rgmii_tx_ctl_out to rgmii_3_tx_ctl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDDRRSE:C0->Q         1   0.370   0.332  rgmii_3_io/rgmii_tx_ctl_out (rgmii_3_io/rgmii_tx_ctl_obuf)
     OBUF:I->O                 2.592          rgmii_3_io/drive_rgmii_tx_ctl (rgmii_3_tx_ctl)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cpci_clk'
  Total number of paths / destination ports: 198 / 131
-------------------------------------------------------------------------
Offset:              3.293ns (Levels of Logic = 1)
  Source:            nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c (FF)
  Destination:       dma_q_nearly_full_n2c (PAD)
  Source Clock:      cpci_clk rising

  Data Path: nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c to dma_q_nearly_full_n2c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.370   0.332  nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c (nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_dest_q_nearly_full_n2c)
     OBUF:I->O                 2.592          dma_q_nearly_full_n2c_OBUF (dma_q_nearly_full_n2c)
    ----------------------------------------
    Total                      3.293ns (2.962ns logic, 0.332ns route)
                                       (89.9% logic, 10.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rgmii_3_rxc'
  Total number of paths / destination ports: 80 / 24
-------------------------------------------------------------------------
Offset:              3.849ns (Levels of Logic = 8)
  Source:            nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_1 (FF)
  Destination:       nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo:wr_en (PAD)
  Source Clock:      rgmii_3_rxc rising

  Data Path: nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/num_bytes_written_1 to nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/.pkt_chk_fifo:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.370   0.564  num_bytes_written_1 (num_bytes_written_1)
     LUT4:I0->O            1   0.275   0.000  Mcompar_rx_state_nxt_cmp_ge0000_lut(0) (Mcompar_rx_state_nxt_cmp_ge0000_lut(0))
     MUXCY:S->O            1   0.334   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(0) (Mcompar_rx_state_nxt_cmp_ge0000_cy(0))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(1) (Mcompar_rx_state_nxt_cmp_ge0000_cy(1))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(2) (Mcompar_rx_state_nxt_cmp_ge0000_cy(2))
     MUXCY:CI->O           4   0.416   0.549  Mcompar_rx_state_nxt_cmp_ge0000_cy(3) (rx_state_nxt_cmp_ge0000)
     LUT3:I0->O            1   0.275   0.000  rx_state_nxt(4)11_F (N47)
     MUXF5:I0->O           2   0.303   0.416  rx_state_nxt(4)11 (N2)
     LUT4:I3->O            0   0.275   0.000  _or00001 (_or0000)
    rxlengthfifo_128x13:wr_en        0.000          .pkt_chk_fifo
    ----------------------------------------
    Total                      3.849ns (2.321ns logic, 1.529ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rgmii_2_rxc'
  Total number of paths / destination ports: 80 / 24
-------------------------------------------------------------------------
Offset:              3.849ns (Levels of Logic = 8)
  Source:            nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_1 (FF)
  Destination:       nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo:wr_en (PAD)
  Source Clock:      rgmii_2_rxc rising

  Data Path: nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/num_bytes_written_1 to nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/.pkt_chk_fifo:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.370   0.564  num_bytes_written_1 (num_bytes_written_1)
     LUT4:I0->O            1   0.275   0.000  Mcompar_rx_state_nxt_cmp_ge0000_lut(0) (Mcompar_rx_state_nxt_cmp_ge0000_lut(0))
     MUXCY:S->O            1   0.334   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(0) (Mcompar_rx_state_nxt_cmp_ge0000_cy(0))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(1) (Mcompar_rx_state_nxt_cmp_ge0000_cy(1))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(2) (Mcompar_rx_state_nxt_cmp_ge0000_cy(2))
     MUXCY:CI->O           4   0.416   0.549  Mcompar_rx_state_nxt_cmp_ge0000_cy(3) (rx_state_nxt_cmp_ge0000)
     LUT3:I0->O            1   0.275   0.000  rx_state_nxt(4)11_F (N47)
     MUXF5:I0->O           2   0.303   0.416  rx_state_nxt(4)11 (N2)
     LUT4:I3->O            0   0.275   0.000  _or00001 (_or0000)
    rxlengthfifo_128x13:wr_en        0.000          .pkt_chk_fifo
    ----------------------------------------
    Total                      3.849ns (2.321ns logic, 1.529ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rgmii_1_rxc'
  Total number of paths / destination ports: 80 / 24
-------------------------------------------------------------------------
Offset:              3.849ns (Levels of Logic = 8)
  Source:            nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_1 (FF)
  Destination:       nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo:wr_en (PAD)
  Source Clock:      rgmii_1_rxc rising

  Data Path: nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_1 to nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.370   0.564  num_bytes_written_1 (num_bytes_written_1)
     LUT4:I0->O            1   0.275   0.000  Mcompar_rx_state_nxt_cmp_ge0000_lut(0) (Mcompar_rx_state_nxt_cmp_ge0000_lut(0))
     MUXCY:S->O            1   0.334   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(0) (Mcompar_rx_state_nxt_cmp_ge0000_cy(0))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(1) (Mcompar_rx_state_nxt_cmp_ge0000_cy(1))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(2) (Mcompar_rx_state_nxt_cmp_ge0000_cy(2))
     MUXCY:CI->O           4   0.416   0.549  Mcompar_rx_state_nxt_cmp_ge0000_cy(3) (rx_state_nxt_cmp_ge0000)
     LUT3:I0->O            1   0.275   0.000  rx_state_nxt(4)11_F (N47)
     MUXF5:I0->O           2   0.303   0.416  rx_state_nxt(4)11 (N2)
     LUT4:I3->O            0   0.275   0.000  _or00001 (_or0000)
    rxlengthfifo_128x13:wr_en        0.000          .pkt_chk_fifo
    ----------------------------------------
    Total                      3.849ns (2.321ns logic, 1.529ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rgmii_0_rxc'
  Total number of paths / destination ports: 80 / 24
-------------------------------------------------------------------------
Offset:              3.849ns (Levels of Logic = 8)
  Source:            nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_1 (FF)
  Destination:       nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo:wr_en (PAD)
  Source Clock:      rgmii_0_rxc rising

  Data Path: nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/num_bytes_written_1 to nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.370   0.564  num_bytes_written_1 (num_bytes_written_1)
     LUT4:I0->O            1   0.275   0.000  Mcompar_rx_state_nxt_cmp_ge0000_lut(0) (Mcompar_rx_state_nxt_cmp_ge0000_lut(0))
     MUXCY:S->O            1   0.334   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(0) (Mcompar_rx_state_nxt_cmp_ge0000_cy(0))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(1) (Mcompar_rx_state_nxt_cmp_ge0000_cy(1))
     MUXCY:CI->O           1   0.036   0.000  Mcompar_rx_state_nxt_cmp_ge0000_cy(2) (Mcompar_rx_state_nxt_cmp_ge0000_cy(2))
     MUXCY:CI->O           4   0.416   0.549  Mcompar_rx_state_nxt_cmp_ge0000_cy(3) (rx_state_nxt_cmp_ge0000)
     LUT3:I0->O            1   0.275   0.000  rx_state_nxt(4)11_F (N47)
     MUXF5:I0->O           2   0.303   0.416  rx_state_nxt(4)11 (N2)
     LUT4:I3->O            0   0.275   0.000  _or00001 (_or0000)
    rxlengthfifo_128x13:wr_en        0.000          .pkt_chk_fifo
    ----------------------------------------
    Total                      3.849ns (2.321ns logic, 1.529ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 829 / 711
-------------------------------------------------------------------------
Delay:               5.462ns (Levels of Logic = 3)
  Source:            nf2_reset (PAD)
  Destination:       sram1_addr(19) (PAD)

  Data Path: nf2_reset to sram1_addr(19)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.878   0.729  nf2_reset_IBUF (_and0000)
     LUT2:I0->O          255   0.275   0.988  sram1_addr(19)1 (nf2_core/sram64.sram_arbiter/reset_inv)
     OBUF:I->O                 2.592          sram1_addr_19_OBUF (sram1_addr(19))
    ----------------------------------------
    Total                      5.462ns (3.745ns logic, 1.717ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================


Total REAL time to Xst completion: 252.00 secs
Total CPU time to Xst completion: 249.33 secs
 
--> 


Total memory usage is 418944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1056 (   0 filtered)
Number of infos    :   47 (   0 filtered)

