$version Generated by VerilatedVcd $end
$date Sat Jan 14 21:07:00 2023 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  4 # din [3:0] $end
  $var wire  4 $ din_sig [3:0] $end
  $var wire  4 ( out_calcuL [3:0] $end
  $var wire  6 ) out_calcuL_over [5:0] $end
  $var wire  4 * out_calcuR [3:0] $end
  $var wire  4 % out_logicL [3:0] $end
  $var wire  6 & out_logicL_over [5:0] $end
  $var wire  4 ' out_logicR [3:0] $end
  $scope module Shifting_reg_test $end
   $var wire  4 # din [3:0] $end
   $var wire  4 $ din_sig [3:0] $end
   $var wire  4 ( out_calcuL [3:0] $end
   $var wire  6 ) out_calcuL_over [5:0] $end
   $var wire  4 * out_calcuR [3:0] $end
   $var wire  4 % out_logicL [3:0] $end
   $var wire  6 & out_logicL_over [5:0] $end
   $var wire  4 ' out_logicR [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
b0000 %
b000000 &
b0000 '
b0000 (
b000000 )
b0000 *
#1
#2
#3
#4
#5
#6
b0110 #
b1001 $
b1000 %
b011000 &
b0001 '
b0100 (
b100100 )
b1110 *
#7
#8
#9
#10
#11
#12
#13
#14
#15
#16
#17
#18
#19
#20
#21
#22
#23
#24
#25
#26
#27
#28
#29
#30
#31
#32
#33
#34
#35
