Determining the location of the ModelSim executable...

Using: C:\modeltech64_10.1c\win64

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rgy -c rgy --vector_source="D:/EDA/SHIYAN/Waveform4.vwf" --testbench_file="D:/EDA/SHIYAN/simulation/qsim/Waveform4.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Dec 23 14:48:37 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off rgy -c rgy --vector_source=D:/EDA/SHIYAN/Waveform4.vwf --testbench_file=D:/EDA/SHIYAN/simulation/qsim/Waveform4.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

s

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/EDA/SHIYAN/simulation/qsim/" rgy -c rgy

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Dec 23 14:48:39 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/EDA/SHIYAN/simulation/qsim/ rgy -c rgy
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file rgy.vo in folder "D:/EDA/SHIYAN/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4644 megabytes
    Info: Processing ended: Mon Dec 23 14:48:40 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/EDA/SHIYAN/simulation/qsim/rgy.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/modeltech64_10.1c/win64/vsim -c -do rgy.do

Reading C:/modeltech64_10.1c/tcl/vsim/pref.tcl 

# 10.1c

# do rgy.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module rgy
# -- Compiling module hard_block
# 
# Top level modules:
# 	rgy

# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module rgy_vlg_vec_tst
# 
# Top level modules:
# 	rgy_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver -c -t 1ps -novopt work.rgy_vlg_vec_tst 

# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //

# Refreshing D:/EDA/SHIYAN/simulation/qsim/work.rgy_vlg_vec_tst
# Loading work.rgy_vlg_vec_tst
# ** Error: (vsim-19) Failed to access library '220model_ver' at "220model_ver".
# 
# No such file or directory. (errno = ENOENT)
# Refreshing D:/EDA/SHIYAN/simulation/qsim/work.rgy
# Loading work.rgy
# ** Error: (vsim-19) Failed to access library '220model_ver' at "220model_ver".
# 
# No such file or directory. (errno = ENOENT)
# Refreshing D:/EDA/SHIYAN/simulation/qsim/work.hard_block
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#20
# ** Note: $finish    : Waveform4.vwf.vt(58)
#    Time: 1 us  Iteration: 0  Instance: /rgy_vlg_vec_tst

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/EDA/SHIYAN/Waveform4.vwf...

Reading D:/EDA/SHIYAN/simulation/qsim/rgy.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/EDA/SHIYAN/simulation/qsim/rgy_20241223144842.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.