
**** 11/02/19 13:00:14 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-bias"  [ e:\iti\asignaturas\1. fundamentos de sistemas digitales\pec1 030\simulacion\pec030-pspicefiles\sche


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "bias.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\Luismi\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 32us 0 
.OPTIONS ADVCONV
.OPTIONS DIGMNTYMX= 1
.OPTIONS DIGMNTYSCALE= 0.01
.OPTIONS DIGTYMXSCALE= 1
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source PEC030
U_P2         STIM(1,1) $G_DPWR $G_DGND N14552 IO_STM IO_LEVEL=0 
+ 0 0
+ +4uS 1
+REPEAT FOREVER
+ +4uS 0
+  +4uS 1
+ ENDREPEAT
U_P1         STIM(1,1) $G_DPWR $G_DGND N15170 IO_STM IO_LEVEL=0 
+ 0 0
+ +8uS 1
+REPEAT FOREVER
+ +8uS 0
+  +8uS 1
+ ENDREPEAT
U_P0         STIM(1,1) $G_DPWR $G_DGND N15174 IO_STM IO_LEVEL=0 
+ 0 0
+ +16uS 1
+REPEAT FOREVER
+ +16uS 0
+  +16uS 1
+ ENDREPEAT
U_P3         STIM(1,1) $G_DPWR $G_DGND N14510 IO_STM IO_LEVEL=0 
+ 0 0
+ +2uS 1
+REPEAT FOREVER
+ +2uS 0
+  +2uS 1
+ ENDREPEAT
X_XOR3C         N15182 N15189 N15552 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR2B         N15170 N15174 N15189 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR1D         N14510 N14552 N15182 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U1         $D_HI $D_HI $D_LO $D_HI $D_LO $D_HI $D_HI $D_LO $D_LO N15860
+  N15772 N15754 N15772 N15835 M_UN0001 M_UN0002 M_UN0003 M_UN0004 M_UN0005
+  M_UN0006 M_UN0007 M_UN0008 $G_DPWR $G_DGND 74181 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_XSIGNAL         STIM(1,1) $G_DPWR $G_DGND N15556 IO_STM IO_LEVEL=0 
+ 0 0
+ +1uS 1
+REPEAT FOREVER
+ +1uS 0
+  +1uS 1
+ ENDREPEAT
X_U2A         N15552 N15556 N15754 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3A         N15556 N15772 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3B         N15552 N15835 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4A         N15772 N15835 N15860 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U19         $D_HI $D_HI $D_LO $D_HI $D_LO $D_HI $D_HI $D_LO $D_LO N24667
+  N24595 N24535 N24595 N24681 M_UN0009 M_UN0010 M_UN0011 M_UN0012 M_UN0013
+  M_UN0014 M_UN0015 M_UN0016 $G_DPWR $G_DGND 74181 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR1T4D         $D_HI $D_LO N24413 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U18B         N24489 N24681 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U17A         N24595 N24681 N24667 $G_DPWR $G_DGND 7408 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR2T4B         $D_HI $D_LO N24525 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U16A         $D_HI N24595 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U15A         N24489 $D_HI N24535 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_XOR3T4C         N24413 N24525 N24489 $G_DPWR $G_DGND 7486 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0

**** RESUMING bias.cir ****
.END

**** 11/02/19 13:00:14 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-bias"  [ e:\iti\asignaturas\1. fundamentos de sistemas digitales\pec1 030\simulacion\pec030-pspicefiles\sche


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D0_GATE         D_86_1          D_86_2          D_86_3          
      TPLHMN    0              90.000000E-12  120.000000E-12   60.000000E-12 
      TPLHTY    0               9.000000E-09   12.000000E-09    6.000000E-09 
      TPLHMX    0              17.000000E-09   24.000000E-09    6.000000E-09 
      TPHLMN    0              50.000000E-12   70.000000E-12   60.000000E-12 
      TPHLTY    0               5.000000E-09    7.000000E-09    6.000000E-09 
      TPHLMX    0              11.000000E-09   16.000000E-09    6.000000E-09 


               D_04            D_08            
      TPLHMN  120.000000E-12  175.000000E-12 
      TPLHTY   12.000000E-09   17.500000E-09 
      TPLHMX   22.000000E-09   27.000000E-09 
      TPHLMN   80.000000E-12  120.000000E-12 
      TPHLTY    8.000000E-09   12.000000E-09 
      TPHLMX   15.000000E-09   19.000000E-09 


**** 11/02/19 13:00:14 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-bias"  [ e:\iti\asignaturas\1. fundamentos de sistemas digitales\pec1 030\simulacion\pec030-pspicefiles\sche


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          IO_STD_OC       
        DRVL    0             104             104            
        DRVH    0              96.4             1.000000E+06 
       AtoD1                 AtoD_STD        AtoD_STD        
       AtoD2                 AtoD_STD_NX     AtoD_STD_NX     
       AtoD3                 AtoD_STD        AtoD_STD        
       AtoD4                 AtoD_STD_NX     AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        DtoA_STD_OC     
       DtoA2 DtoA_STM        DtoA_STD        DtoA_STD_OC     
       DtoA3 DtoA_STM        DtoA_STD        DtoA_STD_OC     
       DtoA4 DtoA_STM        DtoA_STD        DtoA_STD_OC     
      TSWHL1                    1.511000E-09    2.747000E-09 
      TSWHL2                    1.487000E-09    2.732000E-09 
      TSWHL3                    1.511000E-09    2.747000E-09 
      TSWHL4                    1.487000E-09    2.732000E-09 
      TSWLH1                    3.517000E-09    1.589000E-09 
      TSWLH2                    3.564000E-09    1.615000E-09 
      TSWLH3                    3.517000E-09    1.589000E-09 
      TSWLH4                    3.564000E-09    1.615000E-09 
       TPWRT  100.000000E+03  100.000000E+03  100.000000E+03 



          JOB CONCLUDED

**** 11/02/19 13:00:14 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-bias"  [ e:\iti\asignaturas\1. fundamentos de sistemas digitales\pec1 030\simulacion\pec030-pspicefiles\sche


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time                    =         .03
