<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>TRCEXTINSELR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRCEXTINSELR&lt;n&gt;, External Input Select Register &lt;n&gt;, n = 0 - 3</h1><p>The TRCEXTINSELR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Use this to set, or read, which External Inputs are resources to the trace unit.</p>

      
        <p>The name TRCEXTINSELR is an alias of TRCEXTINSELR0.</p>
      <h2>Configuration</h2><p>External register TRCEXTINSELR&lt;n&gt; bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-trcextinselrn.html">TRCEXTINSELR&lt;n&gt;[31:0]</a>.</p><p>This register is present only when FEAT_ETE is implemented, FEAT_TRC_EXT is implemented and UInt(TRCIDR5.NUMEXTINSEL) &gt; n. Otherwise, direct accesses to TRCEXTINSELR&lt;n&gt; are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>TRCEXTINSELR&lt;n&gt; is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_0-31_16">RES0</a></td><td class="lr" colspan="16"><a href="#fieldset_0-15_0">evtCount</a></td></tr></tbody></table><h4 id="fieldset_0-31_16">Bits [31:16]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-15_0">evtCount, bits [15:0]</h4><div class="field"><p>PMU event to select.</p>
<p>The event number as defined by the Arm ARM.</p>
<p>Software must program this field with a PMU event that is supported by the PE being programmed.</p>
<p>There are three ranges of PMU event numbers:</p>
<ul>
<li>PMU event numbers in the range <span class="hexnumber">0x0000</span> to <span class="hexnumber">0x003F</span> are common architectural and microarchitectural events.
</li><li>PMU event numbers in the range <span class="hexnumber">0x0040</span> to <span class="hexnumber">0x00BF</span> are Arm recommended common architectural and microarchitectural PMU events.
</li><li>PMU event numbers in the range <span class="hexnumber">0x00C0</span> to <span class="hexnumber">0x03FF</span> are <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> PMU events.
</li></ul>
<p>If evtCount is programmed to a PMU event that is reserved or not supported by the PE, the behavior depends on the PMU event type:</p>
<ul>
<li>For the range <span class="hexnumber">0x0000</span> to <span class="hexnumber">0x003F</span>, then the PMU event is not active, and the value returned by a direct or external read of the evtCount field is the value written to the field.
</li><li>For <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> PMU events, it is <span class="arm-defined-word">UNPREDICTABLE</span> what PMU event, if any, is counted, and the value returned by a direct or external read of the evtCount field is <span class="arm-defined-word">UNKNOWN</span>.
</li></ul><p><span class="arm-defined-word">UNPREDICTABLE</span> means the PMU event must not expose privileged information.</p>
<p>Arm recommends that the behavior across a family of implementations is defined such that if a given implementation does not include a PMU event from a set of common <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> PMU events, then no PMU event is counted and the value read back on evtCount is the value written.</p><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h2>Accessing TRCEXTINSELR&lt;n&gt;</h2>
        <p>Must be programmed if any of the following is true: <a href="ext-trcrsctlrn.html">TRCRSCTLR&lt;a&gt;</a>.GROUP == <span class="binarynumber">0b0000</span> and <a href="ext-trcrsctlrn.html">TRCRSCTLR&lt;a&gt;</a>.EXTIN[n] == 1.</p>

      
        <p>Writes are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> if the trace unit is not in the Idle state.</p>
      <h4>TRCEXTINSELR&lt;n&gt; can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>ETE</td><td><span class="hexnumber">0x120</span> + (4 * n)</td><td>TRCEXTINSELR&lt;n&gt;</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RW</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
