package emulator

import (
	"bufio"
	"fmt"
	"io"
	"os"

	"github.com/isesword/golem/internal/emu"
)

// This file implements a full instruction-stream tracer: every guest
// instruction executed in a chosen range is logged with its PC, opcode, the
// register file deltas it produced, and symbol annotations for calls/syscalls.
// The format is a clean cousin of a Frida/Tenet execution trace — designed to
// diff an emulated run against a real-device trace to find where they diverge —
// but it is golem's own, built on the engine's per-instruction code hook.
//
// It needs an engine with per-instruction code hooks (unicorn) — it traces
// one instruction at a time. Tracing is slow (one register-file read per
// instruction) and produces large output; wrap the writer in your own
// gzip/buffer if you like.

// gpRegNames indexes the AArch64 register-file order the RegFileReader
// capability dumps (x0..x30, sp, pc, nzcv); gpRegNamesARM32 the ARM32 file
// (r0..r12, sp, lr, pc, cpsr — P8, exposed by real-library validation).
var gpRegNames = [34]string{
	"x0", "x1", "x2", "x3", "x4", "x5", "x6", "x7", "x8", "x9", "x10",
	"x11", "x12", "x13", "x14", "x15", "x16", "x17", "x18", "x19", "x20",
	"x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28", "x29", "x30",
	"sp", "pc", "nzcv",
}

var gpRegNamesARM32 = [17]string{
	"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10",
	"r11", "r12", "sp", "lr", "pc", "cpsr",
}

// TraceGate, when false, makes the instruction tracer skip every instruction
// (so a caller can time-gate tracing to a window of interest, e.g. just the
// encrypt phase). TraceMax caps the number of traced instructions (0 = no cap).
var (
	TraceGate bool
	TraceMax  uint64
	traceN    uint64
	// Snapshot support: when SnapAt != 0, dump guest memory [SnapLo,SnapHi) to med_snap.bin the
	// instant traceN reaches SnapAt. Lets an offline replay (med_exec) diff its memory against the
	// real run at a precise trace point to pinpoint a silent (non-register) memory divergence.
	SnapAt uint64
	SnapLo uint64
	SnapHi uint64
)

type insnTracer struct {
	e       *Emulator
	w       *bufio.Writer
	base    uint64   // module base, for module-relative offsets
	prev    []uint64 // register file as of the previous traced instruction
	started bool
	buf     []byte // reusable line scratch
	names   []string // register names indexed by file order (arch-shaped)
	pcIdx   int      // file index of pc (carried in the line prefix, not as a delta)
	arm64   bool     // AArch64-specific opcode annotations (BL/BLR/SVC decode)
}

// TraceInsns installs a full instruction tracer over [start, end) and writes the
// trace to w. base is subtracted from each PC so the trace uses module-relative
// offsets (pass the module base). Returns a stop function that removes the hook
// and flushes; call it after the traced call returns. Requires per-instruction
// code hooks (errors wrap emu.ErrUnsupported on engines without them).
func (e *Emulator) TraceInsns(w io.Writer, start, end, base uint64) (func(), error) {
	t := &insnTracer{e: e, w: bufio.NewWriterSize(w, 1<<20), base: base, buf: make([]byte, 0, 256)}
	switch e.target.Arch.EngineArch() {
	case emu.ArchARM64:
		t.names, t.pcIdx, t.arm64 = gpRegNames[:], 32, true
	case emu.ArchARM:
		t.names, t.pcIdx = gpRegNamesARM32[:], 15
	default:
		return nil, fmt.Errorf("TraceInsns: no register-file model for arch %s: %w", e.target.Arch, emu.ErrUnsupported)
	}
	fmt.Fprintf(t.w, "# golem instruction trace  base=0x%x range=[0x%x,0x%x)\n", base, start, end)
	ih, ok := e.be.(emu.InstructionHooker)
	if !ok {
		return nil, e.capabilityUnavailable("TraceInsns")
	}
	h, err := ih.HookCode(emu.GuestAddr(start), emu.GuestAddr(end), e.guardCode(func(b emu.Backend, addr uint64, size uint32) {
		t.onInsn(addr)
	}))
	if err != nil {
		return nil, e.capabilityErr("TraceInsns", err)
	}
	return func() {
		_ = h.Remove()
		_ = t.w.Flush()
	}, nil
}

// onInsn fires at the start of each in-range instruction.
func (t *insnTracer) onInsn(pc uint64) {
	if !TraceGate {
		return
	}
	if TraceMax != 0 {
		if traceN >= TraceMax {
			return
		}
		traceN++
		if SnapAt != 0 && traceN == SnapAt {
			var b []byte
			for a := SnapLo; a < SnapHi; a += 0x1000 {
				pg, e := t.e.ReadBytes(a, 0x1000)
				if e != nil {
					pg = make([]byte, 0x1000)
				}
				b = append(b, pg...)
			}
			_ = os.WriteFile("med_snap.bin", b, 0644)
			fmt.Printf("[SNAP] dumped [%#x,%#x) at traceN=%d\n", SnapLo, SnapHi, traceN)
		}
	}
	// P7.5c: the register-file dump is a capability now — an engine without
	// it (or an arch it refuses) traces nothing rather than crashing.
	rr, ok := t.e.be.(emu.RegFileReader)
	if !ok {
		return
	}
	regs, err := rr.ReadGPRegs()
	if err != nil {
		return
	}
	var op uint32
	if b, err := t.e.be.MemRead(emu.GuestAddr(pc), 4); err == nil && len(b) == 4 {
		op = uint32(b[0]) | uint32(b[1])<<8 | uint32(b[2])<<16 | uint32(b[3])<<24
	}

	// Line: "0x<off> :<opcode>  <changed regs since prev>"
	t.buf = t.buf[:0]
	t.buf = append(t.buf, '0', 'x')
	t.buf = appendHex(t.buf, pc-t.base, 0)
	t.buf = append(t.buf, ' ', ':')
	t.buf = appendHex(t.buf, uint64(op), 8)
	t.buf = append(t.buf, ' ')
	for i := 0; i < len(regs); i++ {
		if i == t.pcIdx {
			continue // pc is the line prefix
		}
		if !t.started || regs[i] != t.prev[i] {
			t.buf = append(t.buf, t.names[i]...)
			t.buf = append(t.buf, '=', '0', 'x')
			t.buf = appendHex(t.buf, regs[i], 16)
			t.buf = append(t.buf, ',')
		}
	}
	t.buf = append(t.buf, '\n')
	_, _ = t.w.Write(t.buf)

	if t.arm64 {
		t.annotate(pc, op, regs)
	}

	if !t.started {
		t.prev = make([]uint64, len(regs))
	}
	copy(t.prev, regs)
	t.started = true
}

// annotate emits a sym: line for control-flow / syscall instructions, resolving
// targets through the module symbol table.
func (t *insnTracer) annotate(pc uint64, op uint32, regs []uint64) {
	switch {
	case op&0xFC000000 == 0x94000000: // BL imm26 (direct call)
		off := int64(int32(op<<6) >> 6) // sign-extend imm26
		target := uint64(int64(pc) + off*4)
		fmt.Fprintf(t.w, "sym:call 0x%x %s\n", target-t.base, t.e.NearestSym(target))
	case op&0xFFFFFC1F == 0xD63F0000: // BLR Xn (indirect call)
		n := (op >> 5) & 0x1f
		target := regs[n]
		fmt.Fprintf(t.w, "sym:call x%d 0x%x %s\n", n, target, t.e.NearestSym(target))
	case op == 0xD4000001: // SVC #0 (syscall / trampoline)
		fmt.Fprintf(t.w, "sym:svc x8=%d (%s)\n", regs[8], t.e.NearestSym(pc))
	}
}

// appendHex appends val as lowercase hex, left-padded with zeros to at least
// width digits (width 0 = no padding).
func appendHex(b []byte, val uint64, width int) []byte {
	var tmp [16]byte
	i := len(tmp)
	for {
		i--
		tmp[i] = "0123456789abcdef"[val&0xf]
		val >>= 4
		if val == 0 {
			break
		}
	}
	for n := len(tmp) - i; n < width; n++ {
		b = append(b, '0')
	}
	return append(b, tmp[i:]...)
}
