$date
	Mon May  1 01:28:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Or8Way_tb $end
$var wire 1 ! out $end
$var reg 8 " in [7:0] $end
$scope module u_Or8Way $end
$var wire 8 # in_i [7:0] $end
$var wire 1 ! out_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#20000
1!
b1 "
b1 #
#30000
b10100000 "
b10100000 #
#40000
b11011111 "
b11011111 #
#50000
0!
b0 "
b0 #
#60000
1!
b11111111 "
b11111111 #
#1060000
