// Seed: 1530511580
module module_0 ();
  tri0 id_2, id_3, id_4, id_5 = "" - id_2.id_3, id_6, id_7;
  assign module_2.id_18 = 0;
  assign id_3 = 1;
  wire id_8;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wand id_2,
    output wire id_3,
    input tri0 id_4
    , id_8,
    output supply1 id_5,
    input supply0 id_6
);
  wire id_9, id_10, id_11;
  module_0 modCall_1 ();
  wire id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7 (id_8),
        .id_9 (""),
        .id_10(id_11)
    ),
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always #id_20 @(posedge id_3 && id_18) id_17 = "";
  always if (1'b0 | id_6) #1;
  assign id_16 = 1 - id_7[1 : 1] ^ 1;
  module_0 modCall_1 ();
endmodule
