[COPY] --- T2-COPYRIGHT-NOTE-BEGIN ---
[COPY] T2 SDE: package/*/prjtrellis/prjtrellis.desc
[COPY] Copyright (C) 2018 - 2021 The T2 SDE Project
[COPY] 
[COPY] This Copyright note is generated by scripts/Create-CopyPatch,
[COPY] more information can be found in the files COPYING and README.
[COPY] 
[COPY] This program is free software; you can redistribute it and/or modify
[COPY] it under the terms of the GNU General Public License version 2.
[COPY] --- T2-COPYRIGHT-NOTE-END ---

[I] Documenting the Lattice ECP5 bit-stream format

[T] Project Trellis enables a fully open-source flow for ECP5 FPGAs using
[T] Yosys for Verilog synthesis and nextpnr for place and route. Project
[T] Trellis itself provides the device database and tools for bitstream
[T] creation.

[U] https://github.com/SymbiFlow/prjtrellis

[A] The Project Trellis Authors
[M] Rene Rebe <rene@t2-project.org>

[C] extra/development

[L] MIT
[S] Beta
[V] 1.1
[P] X -----5---9 126.800

[D] 09a306d63e63b2656fdd60b41219a1ae91a53e7d9d146d7a56422a70 prjtrellis-1.1.tar.gz https://github.com/YosysHQ/prjtrellis/archive/1.1/
[D] 787deb605a3dcbaaeb04f4fd98b5e4b3bf50c62feafd20b85b8b786e prjtrellis-db-fdf4bf2.tar.gz !https://codeload.github.com/SymbiFlow/prjtrellis-db/tar.gz/fdf4bf2
