Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May  1 20:40:10 2025
| Host         : BOOK-CTJOQLMG70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.168        0.000                      0                 2163        0.066        0.000                      0                 2163        3.750        0.000                       0                   988  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.168        0.000                      0                 2163        0.066        0.000                      0                 2163        3.750        0.000                       0                   988  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 3.423ns (35.951%)  route 6.098ns (64.049%))
  Logic Levels:           16  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X49Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=178, routed)         1.324     6.857    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.150     7.007 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77/O
                         net (fo=1, routed)           0.441     7.448    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.326     7.774 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=2, routed)           0.613     8.387    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.511 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.207     9.718    U_Core/U_DataPath/U_PC/q_reg[8]_0[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.124     9.842 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.349    10.191    U_Core/U_ControlUnit/RData11__3
    SLICE_X51Y33         LUT4 (Prop_lut4_I3_O)        0.124    10.315 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.545    10.860    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X53Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.984 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.984    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.534    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.648    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.762    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.876    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.990    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.104    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.218    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.552 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.426    12.979    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.303    13.282 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.566    13.848    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.972 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.627    14.599    U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X56Y38         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.450    14.791    U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.767    U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -14.599    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 3.195ns (34.434%)  route 6.084ns (65.566%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X49Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=178, routed)         1.324     6.857    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.150     7.007 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77/O
                         net (fo=1, routed)           0.441     7.448    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.326     7.774 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=2, routed)           0.613     8.387    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.511 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.207     9.718    U_Core/U_DataPath/U_PC/q_reg[8]_0[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.124     9.842 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.349    10.191    U_Core/U_ControlUnit/RData11__3
    SLICE_X51Y33         LUT4 (Prop_lut4_I3_O)        0.124    10.315 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.545    10.860    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X53Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.984 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.984    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.534    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.648    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.762    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.876    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.990    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.324 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[1]
                         net (fo=2, routed)           0.593    12.917    U_Core/U_ControlUnit/PC_Imm_AdderResult[21]
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.303    13.220 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_9/O
                         net (fo=1, routed)           0.433    13.653    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.579    14.356    U_RegFile/RegFile_reg_r2_0_31_18_23/DIB1
    SLICE_X56Y36         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.448    14.789    U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y36         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.786    U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -14.356    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 3.423ns (37.044%)  route 5.817ns (62.956%))
  Logic Levels:           16  (CARRY4=8 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X49Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=178, routed)         1.324     6.857    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.150     7.007 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77/O
                         net (fo=1, routed)           0.441     7.448    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.326     7.774 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=2, routed)           0.613     8.387    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.511 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.207     9.718    U_Core/U_DataPath/U_PC/q_reg[8]_0[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.124     9.842 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.349    10.191    U_Core/U_ControlUnit/RData11__3
    SLICE_X51Y33         LUT4 (Prop_lut4_I3_O)        0.124    10.315 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.545    10.860    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X53Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.984 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.984    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.534    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.648    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.762    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.876    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.990    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.104 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.104    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.218 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.218    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.552 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.426    12.979    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.303    13.282 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.566    13.848    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I3_O)        0.124    13.972 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.346    14.318    U_RegFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X56Y39         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.451    14.792    U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y39         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.768    U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 3.195ns (34.618%)  route 6.034ns (65.382%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X49Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=178, routed)         1.324     6.857    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.150     7.007 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77/O
                         net (fo=1, routed)           0.441     7.448    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.326     7.774 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=2, routed)           0.613     8.387    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.511 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.207     9.718    U_Core/U_DataPath/U_PC/q_reg[8]_0[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.124     9.842 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.349    10.191    U_Core/U_ControlUnit/RData11__3
    SLICE_X51Y33         LUT4 (Prop_lut4_I3_O)        0.124    10.315 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.545    10.860    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X53Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.984 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.984    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.534    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.648    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.762    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.876    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.990    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.324 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[1]
                         net (fo=2, routed)           0.593    12.917    U_Core/U_ControlUnit/PC_Imm_AdderResult[21]
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.303    13.220 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_9/O
                         net (fo=1, routed)           0.433    13.653    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_9_n_0
    SLICE_X57Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.777 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.530    14.307    U_RegFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X56Y37         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.449    14.790    U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y37         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.787    U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -14.307    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 1.994ns (21.722%)  route 7.186ns (78.278%))
  Logic Levels:           10  (LUT3=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.549     5.070    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=175, routed)         1.276     6.864    U_Core/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  U_Core/U_DataPath/U_PC/q[29]_i_7__0/O
                         net (fo=3, routed)           0.638     7.626    U_Core/U_DataPath/U_PC/q[29]_i_7__0_n_0
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.750 r  U_Core/U_DataPath/U_PC/q[31]_i_5/O
                         net (fo=2, routed)           0.441     8.191    U_Core/U_DataPath/U_PC/q[31]_i_5_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.315 r  U_Core/U_DataPath/U_PC/q[30]_i_3__0/O
                         net (fo=1, routed)           0.542     8.857    U_Core/U_DataPath/U_PC/q[30]_i_3__0_n_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.981 r  U_Core/U_DataPath/U_PC/q[30]_i_2__0/O
                         net (fo=4, routed)           0.459     9.440    U_Core/U_DataPath/U_PC/q_reg[9]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.564 r  U_Core/U_DataPath/U_PC/q[31]_i_15/O
                         net (fo=1, routed)           0.162     9.726    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.850 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=37, routed)          0.787    10.637    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X46Y33         LUT3 (Prop_lut3_I1_O)        0.124    10.761 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_70/O
                         net (fo=69, routed)          1.167    11.927    U_Core/U_ControlUnit/FSM_sequential_state_reg[2]_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.153    12.080 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_64/O
                         net (fo=1, routed)           0.664    12.744    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_64_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.331    13.075 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.525    13.600    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.724 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.526    14.250    U_RegFile/RegFile_reg_r1_0_31_0_5/DIA1
    SLICE_X50Y31         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.442    14.783    U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X50Y31         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X50Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.750    U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 1.994ns (21.725%)  route 7.184ns (78.275%))
  Logic Levels:           10  (LUT3=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.549     5.070    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=175, routed)         1.276     6.864    U_Core/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  U_Core/U_DataPath/U_PC/q[29]_i_7__0/O
                         net (fo=3, routed)           0.638     7.626    U_Core/U_DataPath/U_PC/q[29]_i_7__0_n_0
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.750 r  U_Core/U_DataPath/U_PC/q[31]_i_5/O
                         net (fo=2, routed)           0.441     8.191    U_Core/U_DataPath/U_PC/q[31]_i_5_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.315 r  U_Core/U_DataPath/U_PC/q[30]_i_3__0/O
                         net (fo=1, routed)           0.542     8.857    U_Core/U_DataPath/U_PC/q[30]_i_3__0_n_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.981 r  U_Core/U_DataPath/U_PC/q[30]_i_2__0/O
                         net (fo=4, routed)           0.459     9.440    U_Core/U_DataPath/U_PC/q_reg[9]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.564 r  U_Core/U_DataPath/U_PC/q[31]_i_15/O
                         net (fo=1, routed)           0.162     9.726    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.850 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=37, routed)          0.787    10.637    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X46Y33         LUT3 (Prop_lut3_I1_O)        0.124    10.761 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_70/O
                         net (fo=69, routed)          1.167    11.927    U_Core/U_ControlUnit/FSM_sequential_state_reg[2]_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.153    12.080 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_64/O
                         net (fo=1, routed)           0.664    12.744    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_64_n_0
    SLICE_X46Y30         LUT6 (Prop_lut6_I4_O)        0.331    13.075 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.525    13.600    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_21_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.724 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.525    14.249    U_RegFile/RegFile_reg_r2_0_31_0_5/DIA1
    SLICE_X52Y30         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.441    14.782    U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X52Y30         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y30         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.749    U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 2.021ns (22.118%)  route 7.116ns (77.882%))
  Logic Levels:           10  (LUT3=3 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.549     5.070    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y26         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.518     5.588 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=175, routed)         1.276     6.864    U_Core/U_DataPath/U_PC/q_reg[31]_0[2]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  U_Core/U_DataPath/U_PC/q[29]_i_7__0/O
                         net (fo=3, routed)           0.638     7.626    U_Core/U_DataPath/U_PC/q[29]_i_7__0_n_0
    SLICE_X46Y26         LUT3 (Prop_lut3_I0_O)        0.124     7.750 r  U_Core/U_DataPath/U_PC/q[31]_i_5/O
                         net (fo=2, routed)           0.441     8.191    U_Core/U_DataPath/U_PC/q[31]_i_5_n_0
    SLICE_X45Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.315 r  U_Core/U_DataPath/U_PC/q[30]_i_3__0/O
                         net (fo=1, routed)           0.542     8.857    U_Core/U_DataPath/U_PC/q[30]_i_3__0_n_0
    SLICE_X45Y28         LUT3 (Prop_lut3_I2_O)        0.124     8.981 r  U_Core/U_DataPath/U_PC/q[30]_i_2__0/O
                         net (fo=4, routed)           0.459     9.440    U_Core/U_DataPath/U_PC/q_reg[9]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.564 r  U_Core/U_DataPath/U_PC/q[31]_i_15/O
                         net (fo=1, routed)           0.162     9.726    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.850 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=37, routed)          0.787    10.637    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X46Y33         LUT3 (Prop_lut3_I1_O)        0.124    10.761 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_70/O
                         net (fo=69, routed)          1.150    11.911    U_Core/U_ControlUnit/FSM_sequential_state_reg[2]_0
    SLICE_X43Y40         LUT5 (Prop_lut5_I3_O)        0.124    12.035 r  U_Core/U_ControlUnit/q[25]_i_2/O
                         net (fo=1, routed)           0.000    12.035    U_Core/U_ControlUnit/q[25]_i_2_n_0
    SLICE_X43Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    12.247 r  U_Core/U_ControlUnit/q_reg[25]_i_1/O
                         net (fo=2, routed)           1.016    13.263    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X52Y39         LUT6 (Prop_lut6_I4_O)        0.299    13.562 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.646    14.208    U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X56Y38         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.450    14.791    U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y38         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X56Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.758    U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 3.081ns (33.728%)  route 6.054ns (66.272%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X49Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=178, routed)         1.324     6.857    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.150     7.007 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77/O
                         net (fo=1, routed)           0.441     7.448    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.326     7.774 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=2, routed)           0.613     8.387    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.511 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.207     9.718    U_Core/U_DataPath/U_PC/q_reg[8]_0[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.124     9.842 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.349    10.191    U_Core/U_ControlUnit/RData11__3
    SLICE_X51Y33         LUT4 (Prop_lut4_I3_O)        0.124    10.315 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.545    10.860    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X53Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.984 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.984    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.534    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.648    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.762    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.876    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.210 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/O[1]
                         net (fo=2, routed)           0.486    12.696    U_Core/U_ControlUnit/PC_Imm_AdderResult[17]
    SLICE_X56Y35         LUT6 (Prop_lut6_I1_O)        0.303    12.999 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_11/O
                         net (fo=1, routed)           0.466    13.465    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_11_n_0
    SLICE_X56Y35         LUT6 (Prop_lut6_I3_O)        0.124    13.589 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.623    14.212    U_RegFile/RegFile_reg_r1_0_31_12_17/DIC1
    SLICE_X56Y33         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.446    14.787    U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X56Y33         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.763    U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 3.177ns (34.850%)  route 5.939ns (65.150%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X49Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=178, routed)         1.324     6.857    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.150     7.007 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77/O
                         net (fo=1, routed)           0.441     7.448    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.326     7.774 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=2, routed)           0.613     8.387    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.511 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.207     9.718    U_Core/U_DataPath/U_PC/q_reg[8]_0[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.124     9.842 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.349    10.191    U_Core/U_ControlUnit/RData11__3
    SLICE_X51Y33         LUT4 (Prop_lut4_I3_O)        0.124    10.315 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.545    10.860    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X53Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.984 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.984    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.534    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.648    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.762    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.876    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.990    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.303 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[3]
                         net (fo=2, routed)           0.440    12.743    U_Core/U_ControlUnit/PC_Imm_AdderResult[23]
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.306    13.049 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.490    13.539    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.663 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.530    14.194    U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X56Y37         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.449    14.790    U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y37         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.766    U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -14.194    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 3.177ns (34.893%)  route 5.928ns (65.107%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.556     5.077    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X49Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=178, routed)         1.324     6.857    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.150     7.007 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77/O
                         net (fo=1, routed)           0.441     7.448    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_77_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.326     7.774 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32/O
                         net (fo=2, routed)           0.613     8.387    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_32_n_0
    SLICE_X41Y29         LUT4 (Prop_lut4_I2_O)        0.124     8.511 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_8/O
                         net (fo=38, routed)          1.207     9.718    U_Core/U_DataPath/U_PC/q_reg[8]_0[9]
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.124     9.842 r  U_Core/U_DataPath/U_PC/q[31]_i_2/O
                         net (fo=33, routed)          0.349    10.191    U_Core/U_ControlUnit/RData11__3
    SLICE_X51Y33         LUT4 (Prop_lut4_I3_O)        0.124    10.315 r  U_Core/U_ControlUnit/y_carry_i_5/O
                         net (fo=32, routed)          0.545    10.860    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X53Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.984 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_3/O
                         net (fo=1, routed)           0.000    10.984    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][1]
    SLICE_X53Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.534 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.534    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.648    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.762    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.876 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.876    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.990 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.990    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.303 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/O[3]
                         net (fo=2, routed)           0.440    12.743    U_Core/U_ControlUnit/PC_Imm_AdderResult[23]
    SLICE_X52Y36         LUT6 (Prop_lut6_I1_O)        0.306    13.049 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_11/O
                         net (fo=1, routed)           0.490    13.539    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_11_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.663 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.519    14.182    U_RegFile/RegFile_reg_r2_0_31_18_23/DIC1
    SLICE_X56Y36         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         1.448    14.789    U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X56Y36         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y36         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.765    U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                  0.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.204%)  route 0.258ns (66.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.557     1.440    U_APB_Master/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.128     1.568 r  U_APB_Master/temp_wdata_reg_reg[5]/Q
                         net (fo=10, routed)          0.258     1.826    U_RAM/Q[5]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.760    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.703%)  route 0.318ns (69.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X55Y41         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_wdata_reg_reg[27]/Q
                         net (fo=10, routed)          0.318     1.907    U_RAM/Q[27]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.988%)  route 0.305ns (65.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.556     1.439    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y28         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_APB_Master/temp_wdata_reg_reg[1]/Q
                         net (fo=9, routed)           0.305     1.908    U_RAM/Q[1]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.601%)  route 0.290ns (69.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.557     1.440    U_APB_Master/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.128     1.568 r  U_APB_Master/temp_wdata_reg_reg[3]/Q
                         net (fo=9, routed)           0.290     1.858    U_RAM/Q[3]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242     1.759    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.496%)  route 0.311ns (65.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.560     1.443    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y32         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_APB_Master/temp_wdata_reg_reg[6]/Q
                         net (fo=10, routed)          0.311     1.919    U_RAM/Q[6]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.588     1.471    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[7]/Q
                         net (fo=1, routed)           0.054     1.666    U_GPIOD/U_APB_Intf_GPIO/moder[7]
    SLICE_X64Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.711 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     1.711    U_GPIOD/U_APB_Intf_GPIO/PRDATA[7]_i_1_n_0
    SLICE_X64Y31         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.857     1.984    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[7]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.121     1.605    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.587     1.470    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y31         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[25]/Q
                         net (fo=1, routed)           0.054     1.665    U_APB_Master/PRDATA_reg[31]_1[17]
    SLICE_X60Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.710 r  U_APB_Master/PRDATA[25]_i_1__0/O
                         net (fo=1, routed)           0.000     1.710    U_GPIOC/U_APB_Intf_GPIO/D[17]
    SLICE_X60Y31         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.855     1.982    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[25]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.121     1.604    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.556     1.439    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X55Y21         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[19]/Q
                         net (fo=1, routed)           0.054     1.634    U_APB_Master/PRDATA_reg[31][11]
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.679 r  U_APB_Master/PRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     1.679    U_GPIOD/U_APB_Intf_GPIO/D[11]
    SLICE_X54Y21         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.825     1.952    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[19]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.121     1.573    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.046%)  route 0.298ns (69.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.557     1.440    U_APB_Master/clk_IBUF_BUFG
    SLICE_X53Y29         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDCE (Prop_fdce_C_Q)         0.128     1.568 r  U_APB_Master/temp_wdata_reg_reg[8]/Q
                         net (fo=10, routed)          0.298     1.866    U_RAM/Q[8]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.760    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_GPIB/U_APB_Intf_GPIO/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.554     1.437    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  U_GPIB/U_APB_Intf_GPIO/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_GPIB/U_APB_Intf_GPIO/slv_reg0_reg[23]/Q
                         net (fo=1, routed)           0.056     1.634    U_APB_Master/PRDATA_reg[31]_4[15]
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.679 r  U_APB_Master/PRDATA[23]_i_1__1/O
                         net (fo=1, routed)           0.000     1.679    U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[31]_1[15]
    SLICE_X50Y23         FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=987, routed)         0.822     1.949    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X50Y23         FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[23]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X50Y23         FDRE (Hold_fdre_C_D)         0.120     1.570    U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y28   U_APB_Master/temp_wdata_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y25   U_APB_Master/temp_wdata_reg_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y35   U_APB_Master/temp_wdata_reg_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y25   U_APB_Master/temp_wdata_reg_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y28   U_APB_Master/temp_wdata_reg_reg[23]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y25   U_APB_Master/temp_wdata_reg_reg[24]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X55Y41   U_APB_Master/temp_wdata_reg_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y39   U_APB_Master/temp_wdata_reg_reg[26]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y34   U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37   U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y38   U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK



