#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 24 17:26:28 2021
# Process ID: 18760
# Current directory: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9452 C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\ddr4_1_ex\ddr4_1_ex.xpr
# Log file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/vivado.log
# Journal file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.xpr
INFO: [Project 1-313] Project file moved from 'c:/Users/yongj/Desktop/SoftMC-master_schematic_0622/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/ddr4_1_ex' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1073.805 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvu095-ffva2104-1-i
Top: example_top
INFO: [Device 21-403] Loading part xcvu095-ffva2104-1-i
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1939.895 ; gain = 253.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'example_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/imports/example_top.sv:90]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter NUM_RANK bound to: 1 - type: integer 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b01110 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTRD bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'ddr4_1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/.Xil/Vivado-18760-DESKTOP-ILOVGO9/realtime/ddr4_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_1' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/.Xil/Vivado-18760-DESKTOP-ILOVGO9/realtime/ddr4_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'example_tb_phy' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/imports/example_tb_phy.sv:90]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter CWL bound to: 12 - type: integer 
	Parameter NUM_RANK bound to: 1 - type: integer 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01110 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter BEGIN_ADDRESS bound to: 20'b00000001000000000000 
	Parameter NUM_TRANSACT bound to: 64 - type: integer 
	Parameter NUM_WRITES bound to: 32 - type: integer 
	Parameter NUM_READS bound to: 32 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter INT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter ACTIVATE bound to: 4'b0001 
	Parameter ACT_WAIT bound to: 4'b0010 
	Parameter WRITE bound to: 4'b0011 
	Parameter WRITE_WAIT bound to: 4'b0100 
	Parameter WR_RD_WAIT bound to: 4'b0101 
	Parameter READ bound to: 4'b0110 
	Parameter READ_WAIT bound to: 4'b0111 
	Parameter DONE bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/imports/example_tb_phy.sv:398]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_10_ddr_cal_mc_odt' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/imports/ddrx_cal_mc_odt.sv:68]
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01110 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RNK_BITS bound to: 2 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_10_ddr_cal_mc_odt' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/imports/ddrx_cal_mc_odt.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'example_tb_phy' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/imports/example_tb_phy.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'example_top' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/imports/example_top.sv:90]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2019.977 ; gain = 334.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2028.090 ; gain = 342.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2028.090 ; gain = 342.160
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/ddr4_1.dcp' for cell 'u_ddr4_1'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.978 . Memory (MB): peak = 2058.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 509 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_0/bd_9c58_microblaze_I_0.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_0/bd_9c58_microblaze_I_0.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_0/bd_9c58_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_1/bd_9c58_rst_0_0_board.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_1/bd_9c58_rst_0_0_board.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_1/bd_9c58_rst_0_0.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_1/bd_9c58_rst_0_0.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_2/bd_9c58_ilmb_0.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_2/bd_9c58_ilmb_0.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_3/bd_9c58_dlmb_0.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_3/bd_9c58_dlmb_0.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_10/bd_9c58_iomodule_0_0_board.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/bd_0/ip/ip_10/bd_9c58_iomodule_0_0_board.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/ip_0/ddr4_1_microblaze_mcs_board.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/ip_0/ddr4_1_microblaze_mcs_board.xdc] for cell 'u_ddr4_1/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/par/ddr4_1.xdc] for cell 'u_ddr4_1/inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/par/ddr4_1.xdc:257]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/par/ddr4_1.xdc:258]
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/par/ddr4_1.xdc] for cell 'u_ddr4_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/par/ddr4_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/ddr4_1_board.xdc] for cell 'u_ddr4_1/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/ddr4_1_ex.gen/sources_1/ip/ddr4_1/ddr4_1_board.xdc] for cell 'u_ddr4_1/inst'
Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/imports/example_design.xdc]
Finished Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ddr4_1_ex/imports/example_design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2259.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2682.680 ; gain = 996.750
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:51 . Memory (MB): peak = 2682.680 ; gain = 1608.875
