<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_acf95d48488878a56d51b126ec99551e.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MachineIRBuilder.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MachineIRBuilder_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/CodeGen/GlobalISel/MachineIRBuilder.h - MIBuilder --*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file declares the MachineIRBuilder class.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This is a helper class to build MachineInstr.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CSEInfo_8h.html">llvm/CodeGen/GlobalISel/CSEInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2GlobalISel_2Types_8h.html">llvm/CodeGen/GlobalISel/Types.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LowLevelType_8h.html">llvm/CodeGen/LowLevelType.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// Forward declarations.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>MachineFunction;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>MachineInstr;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>TargetInstrInfo;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>GISelChangeObserver;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// Class which stores all the state required in a MachineIRBuilder.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/// Since MachineIRBuilders will only store state in this object, it allows</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/// to transfer BuilderState between different kinds of MachineIRBuilders.</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html">   38</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> {<span class="comment"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  /// MachineFunction under construction.</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">   40</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a>;<span class="comment"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  /// Information used to access the description of the opcodes.</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a53c35a262f71be148034d58b473cc554">   42</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a53c35a262f71be148034d58b473cc554">TII</a>;<span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// Information used to verify types are consistent and to create virtual registers.</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">   44</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">MRI</a>;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// Debug location to be set to any instruction we create.</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">   46</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">DL</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">  /// \name Fields describing the insertion point.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">  /// @{</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">   50</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">MBB</a>;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a8e371cf023e81426e02011b58ea585a0">   51</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="structllvm_1_1MachineIRBuilderState.html#a8e371cf023e81426e02011b58ea585a0">II</a>;<span class="comment"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  /// @}</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#aae1d1dcbebb0c064840dac63ef4250f7">   54</a></span>&#160;  <a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> *<a class="code" href="structllvm_1_1MachineIRBuilderState.html#aae1d1dcbebb0c064840dac63ef4250f7">Observer</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineIRBuilderState.html#a44ce3c7ed39d9a4f3072e41258421ad6">   56</a></span>&#160;  <a class="code" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a44ce3c7ed39d9a4f3072e41258421ad6">CSEInfo</a>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;};</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html">   59</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1DstOp.html">DstOp</a> {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a69a4084bcc4ac919ff716ea93e0fa9c8">   61</a></span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="classllvm_1_1DstOp.html#a69a4084bcc4ac919ff716ea93e0fa9c8">LLTTy</a>;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">   62</a></span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">Reg</a>;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#aa8815e7112c1f6b325544e9da658c338">   63</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1DstOp.html#aa8815e7112c1f6b325544e9da658c338">RC</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  };</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">   67</a></span>&#160;  <span class="keyword">enum class</span> <a class="code" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a> { Ty_LLT, Ty_Reg, Ty_RC };</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a1807fa09121892969d9a8987c0c0e573">   68</a></span>&#160;  <a class="code" href="classllvm_1_1DstOp.html#a1807fa09121892969d9a8987c0c0e573">DstOp</a>(<span class="keywordtype">unsigned</span> R) : <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>(R), Ty(<a class="code" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>::Ty_Reg) {}</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a26db21697dfb802939d62f71f4557d12">   69</a></span>&#160;  <a class="code" href="classllvm_1_1DstOp.html#a26db21697dfb802939d62f71f4557d12">DstOp</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> R) : <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>(R), Ty(<a class="code" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>::Ty_Reg) {}</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a776a0f41b47f95d2aaebca0f3fe98689">   70</a></span>&#160;  <a class="code" href="classllvm_1_1DstOp.html#a776a0f41b47f95d2aaebca0f3fe98689">DstOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) : <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>(Op.<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>()), Ty(<a class="code" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>::Ty_Reg) {}</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#ae49f762ec7298af84ade80bf54d43e26">   71</a></span>&#160;  <a class="code" href="classllvm_1_1DstOp.html#ae49f762ec7298af84ade80bf54d43e26">DstOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;<a class="code" href="classT.html">T</a>) : LLTTy(T), Ty(<a class="code" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>::Ty_LLT) {}</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#ab8bb316ab259008b80eb865ab1526f01">   72</a></span>&#160;  <a class="code" href="classllvm_1_1DstOp.html#ab8bb316ab259008b80eb865ab1526f01">DstOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TRC) : RC(TRC), Ty(<a class="code" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a>::Ty_RC) {}</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a45141d649d02a2ed17b51b5419ee884d">   74</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1DstOp.html#a45141d649d02a2ed17b51b5419ee884d">addDefToMIB</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">MRI</a>, <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">switch</span> (Ty) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">case</span> DstType::Ty_Reg:</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">case</span> DstType::Ty_LLT:</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(LLTTy));</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">case</span> DstType::Ty_RC:</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC));</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    }</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a49a5649c0de9dee3dacbab3019872923">   88</a></span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="classllvm_1_1DstOp.html#a49a5649c0de9dee3dacbab3019872923">getLLTTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">switch</span> (Ty) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">case</span> DstType::Ty_RC:</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a>{};</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">case</span> DstType::Ty_LLT:</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      <span class="keywordflow">return</span> LLTTy;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">case</span> DstType::Ty_Reg:</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="keywordflow">return</span> MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    }</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognised DstOp::DstType enum&quot;</span>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#ad5f891a5d9822c7aab1b8bb0190a522f">  100</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1DstOp.html#ad5f891a5d9822c7aab1b8bb0190a522f">getReg</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty == DstType::Ty_Reg &amp;&amp; <span class="stringliteral">&quot;Not a register&quot;</span>);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#a686d59f16c24f4560a42a920a2f6a392">  105</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1DstOp.html#a686d59f16c24f4560a42a920a2f6a392">getRegClass</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">switch</span> (Ty) {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">case</span> DstType::Ty_RC:</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not a RC Operand&quot;</span>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classllvm_1_1DstOp.html#aa78f3ae890acfa055caae87c80d47a47">  114</a></span>&#160;  <a class="code" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a> <a class="code" href="classllvm_1_1DstOp.html#aa78f3ae890acfa055caae87c80d47a47">getDstOpKind</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Ty; }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">DstType</a> Ty;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;};</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html">  120</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a6dd8d667de3ee1caae80ea2f47b5ee3d">  122</a></span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1SrcOp.html#a6dd8d667de3ee1caae80ea2f47b5ee3d">SrcMIB</a>;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">  123</a></span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">Reg</a>;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a8a4697e1dbfe5081dfac5a165f35afe4">  124</a></span>&#160;    <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="classllvm_1_1SrcOp.html#a8a4697e1dbfe5081dfac5a165f35afe4">Pred</a>;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a067e0e205c00f8c74dcc209ba216eec1">  125</a></span>&#160;    int64_t <a class="code" href="classllvm_1_1SrcOp.html#a067e0e205c00f8c74dcc209ba216eec1">Imm</a>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  };</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">  129</a></span>&#160;  <span class="keyword">enum class</span> <a class="code" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a> { Ty_Reg, Ty_MIB, Ty_Predicate, Ty_Imm };</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#ae684a1374d2f42a216669bfa033019ab">  130</a></span>&#160;  <a class="code" href="classllvm_1_1SrcOp.html#ae684a1374d2f42a216669bfa033019ab">SrcOp</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> R) : <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>(R), Ty(<a class="code" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a>::Ty_Reg) {}</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#ab6031fcd0b2c94eb19266aaebea9d13e">  131</a></span>&#160;  <a class="code" href="classllvm_1_1SrcOp.html#ab6031fcd0b2c94eb19266aaebea9d13e">SrcOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) : <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>(Op.<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>()), Ty(<a class="code" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a>::Ty_Reg) {}</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a28ae122c8e0e4e469b53f823a1164175">  132</a></span>&#160;  <a class="code" href="classllvm_1_1SrcOp.html#a28ae122c8e0e4e469b53f823a1164175">SrcOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB) : SrcMIB(MIB), Ty(<a class="code" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a>::Ty_MIB) {}</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a5473011c1eb76a579bebf6313df5a70b">  133</a></span>&#160;  <a class="code" href="classllvm_1_1SrcOp.html#a5473011c1eb76a579bebf6313df5a70b">SrcOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) : Pred(P), Ty(<a class="code" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a>::Ty_Predicate) {}<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// Use of registers held in unsigned integer variables (or more rarely signed</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// integers) is no longer permitted to avoid ambiguity with upcoming support</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// for immediates.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a>(<span class="keywordtype">unsigned</span>) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a>(<span class="keywordtype">int</span>) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a68a2e8ae2a27e830498b44b042e52e55">  139</a></span>&#160;  <a class="code" href="classllvm_1_1SrcOp.html#a68a2e8ae2a27e830498b44b042e52e55">SrcOp</a>(uint64_t V) : Imm(V), Ty(<a class="code" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a>::Ty_Imm) {}</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a478b48de2e1a8f7f0a9f28b6922d22d7">  140</a></span>&#160;  <a class="code" href="classllvm_1_1SrcOp.html#a478b48de2e1a8f7f0a9f28b6922d22d7">SrcOp</a>(int64_t V) : Imm(V), Ty(<a class="code" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a>::Ty_Imm) {}</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#aba93d72255e1239b5209e416a1b7f199">  142</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SrcOp.html#aba93d72255e1239b5209e416a1b7f199">addSrcToMIB</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">switch</span> (Ty) {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Predicate:</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a25c748110b56d13ac57da384bfd1dd6b">addPredicate</a>(Pred);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Reg:</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_MIB:</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(SrcMIB-&gt;getOperand(0).getReg());</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Imm:</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Imm);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  }</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a99fb11458708b57172b6b0df633fd4fc">  159</a></span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="classllvm_1_1SrcOp.html#a99fb11458708b57172b6b0df633fd4fc">getLLTTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">switch</span> (Ty) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Predicate:</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Imm:</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not a register operand&quot;</span>);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Reg:</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="keywordflow">return</span> MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_MIB:</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">return</span> MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcMIB-&gt;getOperand(0).getReg());</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognised SrcOp::SrcType enum&quot;</span>);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">  172</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">getReg</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">switch</span> (Ty) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Predicate:</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Imm:</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not a register operand&quot;</span>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Reg:</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_MIB:</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="keywordflow">return</span> SrcMIB-&gt;getOperand(0).getReg();</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unrecognised SrcOp::SrcType enum&quot;</span>);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  }</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a7d76542b7eea45464c3b891c8921b9c8">  185</a></span>&#160;  <a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> <a class="code" href="classllvm_1_1SrcOp.html#a7d76542b7eea45464c3b891c8921b9c8">getPredicate</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">switch</span> (Ty) {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Predicate:</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      <span class="keywordflow">return</span> Pred;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not a register operand&quot;</span>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a9370c0de85c12bd0062063b7fcbc64ed">  194</a></span>&#160;  int64_t <a class="code" href="classllvm_1_1SrcOp.html#a9370c0de85c12bd0062063b7fcbc64ed">getImm</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">switch</span> (Ty) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">case</span> SrcType::Ty_Imm:</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="keywordflow">return</span> Imm;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not an immediate&quot;</span>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    }</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  }</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1SrcOp.html#a83ee9b6cd91527c0ea1464be0f230ded">  203</a></span>&#160;  <a class="code" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a> <a class="code" href="classllvm_1_1SrcOp.html#a83ee9b6cd91527c0ea1464be0f230ded">getSrcOpKind</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Ty; }</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">SrcType</a> Ty;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;};</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classllvm_1_1FlagsOp.html">  209</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1FlagsOp.html">FlagsOp</a> {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classllvm_1_1FlagsOp.html#aee84dcf948267e3b5dd0c7af7cdc1730">  213</a></span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1FlagsOp.html#aee84dcf948267e3b5dd0c7af7cdc1730">FlagsOp</a>(<span class="keywordtype">unsigned</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>) : Flags(F) {}</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="classllvm_1_1FlagsOp.html#af7233fbab7fb0a799430ad266bcebc0c">  214</a></span>&#160;  <a class="code" href="classllvm_1_1FlagsOp.html#af7233fbab7fb0a799430ad266bcebc0c">FlagsOp</a>() : Flags(<a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {}</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classllvm_1_1FlagsOp.html#a17d55dae44bd7112215c96cfa06cf5b9">  215</a></span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> <a class="code" href="classllvm_1_1FlagsOp.html#a17d55dae44bd7112215c96cfa06cf5b9">getFlags</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Flags; }</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;};<span class="comment"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/// Helper class to build MachineInstr.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">/// It keeps internally the insertion point and debug location for all</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/// the new instructions we want to create.</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/// This information can be modify via the related setters.</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html">  221</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> State;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordtype">void</span> validateTruncExt(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Src, <span class="keywordtype">bool</span> IsExtend);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordtype">void</span> validateBinaryOp(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Op0, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Op1);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordtype">void</span> validateShiftOp(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Op0, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Op1);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordtype">void</span> validateSelectOp(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;ResTy, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;TstTy, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Op0Ty,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Op1Ty);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordtype">void</span> recordInsertion(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// Some constructors for easy use.</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aa03c7e0eb5346e000177cb95b910cc71">  238</a></span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html#aa03c7e0eb5346e000177cb95b910cc71">MachineIRBuilder</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a>) { setMF(MF); }</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a7d5d8e859928cc003454a2ba18372a71">  239</a></span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html#a7d5d8e859928cc003454a2ba18372a71">MachineIRBuilder</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) : <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a>(*MI.getMF()) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    setInstr(MI);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keyword">virtual</span> ~<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aa048045615f06db86c3a4e317ed3a2b3">  245</a></span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html#aa048045615f06db86c3a4e317ed3a2b3">MachineIRBuilder</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> &amp;BState) : State(BState) {}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a37c5a4a4fec678404ad5653355a6929b">  247</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="classllvm_1_1MachineIRBuilder.html#a37c5a4a4fec678404ad5653355a6929b">getTII</a>() {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a53c35a262f71be148034d58b473cc554">TII</a> &amp;&amp; <span class="stringliteral">&quot;TargetInstrInfo is not set&quot;</span>);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordflow">return</span> *State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a53c35a262f71be148034d58b473cc554">TII</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">  /// Getter for the function we currently build.</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">  253</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>() {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a> &amp;&amp; <span class="stringliteral">&quot;MachineFunction is not set&quot;</span>);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">return</span> *State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ae9ea6f78924d1cb1314298713aca6847">  258</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae9ea6f78924d1cb1314298713aca6847">getMF</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a> &amp;&amp; <span class="stringliteral">&quot;MachineFunction is not set&quot;</span>);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordflow">return</span> *State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a6be291efcc6345779494105f57f85aac">  263</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="classllvm_1_1MachineIRBuilder.html#a6be291efcc6345779494105f57f85aac">getDataLayout</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">return</span> getMF().getFunction().getParent()-&gt;getDataLayout();</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  }</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// Getter for DebugLoc</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad724b0c9cd37550f1526a3ada3118363">  268</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad724b0c9cd37550f1526a3ada3118363">getDL</a>() { <span class="keywordflow">return</span> State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">DL</a>; }</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// Getter for MRI</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">  271</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>() { <span class="keywordflow">return</span> State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">MRI</a>; }</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a6d0aa4ace778578da615d6a69ef34ad0">  272</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="classllvm_1_1MachineIRBuilder.html#a6d0aa4ace778578da615d6a69ef34ad0">getMRI</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">MRI</a>; }</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">  /// Getter for the State</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a161dc06b12ed44e677adc1e8ccf89ecd">  275</a></span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1MachineIRBuilderState.html">MachineIRBuilderState</a> &amp;<a class="code" href="classllvm_1_1MachineIRBuilder.html#a161dc06b12ed44e677adc1e8ccf89ecd">getState</a>() { <span class="keywordflow">return</span> State; }</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// Getter for the basic block we currently build.</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">  278</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">MBB</a> &amp;&amp; <span class="stringliteral">&quot;MachineBasicBlock is not set&quot;</span>);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">return</span> *State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">MBB</a>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ae42a91909024fff249d302fa167912a7">  283</a></span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae42a91909024fff249d302fa167912a7">getMBB</a>() {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <span class="keyword">const_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> *<span class="keyword">&gt;</span>(<span class="keyword">this</span>)-&gt;getMBB());</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ac8fc2b6c61e538ca64e097f67ed126fa">  288</a></span>&#160;  <a class="code" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac8fc2b6c61e538ca64e097f67ed126fa">getCSEInfo</a>() { <span class="keywordflow">return</span> State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a44ce3c7ed39d9a4f3072e41258421ad6">CSEInfo</a>; }</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a1d48c578178f8f73245573fa51a88a18">  289</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1d48c578178f8f73245573fa51a88a18">getCSEInfo</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a44ce3c7ed39d9a4f3072e41258421ad6">CSEInfo</a>; }</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  /// Current insertion point for new instructions.</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">  292</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">getInsertPt</a>() { <span class="keywordflow">return</span> State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a8e371cf023e81426e02011b58ea585a0">II</a>; }</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// Set the insertion point before the specified position.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// \pre MBB must be in getMF().</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// \pre II must be a valid iterator in MBB.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> setInsertPt(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="structllvm_1_1MachineIRBuilderState.html#a8e371cf023e81426e02011b58ea585a0">II</a>);<span class="comment"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  /// @}</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordtype">void</span> setCSEInfo(<a class="code" href="classllvm_1_1GISelCSEInfo.html">GISelCSEInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  /// \name Setters for the insertion point.</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// @{</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// Set the MachineFunction where to build instructions.</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> setMF(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">MF</a>);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// Set the insertion point to the  end of \p MBB.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// \pre \p MBB must be contained by getMF().</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> setMBB(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  /// Set the insertion point to before MI.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  /// \pre MI must be in getMF().</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> setInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);<span class="comment"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  /// @}</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordtype">void</span> setChangeObserver(<a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;<a class="code" href="structllvm_1_1MachineIRBuilderState.html#aae1d1dcbebb0c064840dac63ef4250f7">Observer</a>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordtype">void</span> stopObservingChanges();<span class="comment"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  /// @}</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// Set the debug location to \p DL for all the next build instructions.</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ac444a61cbfb8a46d48688a530e5defe1">  321</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineIRBuilder.html#ac444a61cbfb8a46d48688a530e5defe1">setDebugLoc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">DL</a>) { this-&gt;State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">DL</a> = <a class="code" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">DL</a>; }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">  /// Get the current instruction&#39;s debug location.</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad373665a83bc40b8ede45b23532244d5">  324</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#ad373665a83bc40b8ede45b23532244d5">getDebugLoc</a>() { <span class="keywordflow">return</span> State.<a class="code" href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">DL</a>; }</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// Build and insert &lt;empty&gt; = \p Opcode &lt;empty&gt;.</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">  /// The insertion point is the one set by the last call of either</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// setBasicBlock or setMI.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildInstr(<span class="keywordtype">unsigned</span> Opcode);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">  /// Build but don&#39;t insert &lt;empty&gt; = \p Opcode &lt;empty&gt;.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">  /// \pre setMF, setBasicBlock or setMI  must have been called.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildInstrNoInsert(<span class="keywordtype">unsigned</span> Opcode);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  /// Insert an existing instruction at the insertion point.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> insertInstr(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  /// Build and insert a DBG_VALUE instruction expressing the fact that the</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">  /// associated \p Variable lives in \p Reg (suitably modified by \p Expr).</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildDirectDbgValue(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Variable,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Expr);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  /// Build and insert a DBG_VALUE instruction expressing the fact that the</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  /// associated \p Variable lives in memory at \p Reg (suitably modified by \p</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// Expr).</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIndirectDbgValue(<a class="code" href="classllvm_1_1Register.html">Register</a> Reg,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Variable,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Expr);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">  /// Build and insert a DBG_VALUE instruction expressing the fact that the</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">  /// associated \p Variable lives in the stack slot specified by \p FI</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">  /// (suitably modified by \p Expr).</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildFIDbgValue(<span class="keywordtype">int</span> FI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Variable,</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Expr);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  /// Build and insert a DBG_VALUE instructions specifying that \p Variable is</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  /// given by \p C (suitably modified by \p Expr).</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildConstDbgValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>,</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Variable,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Expr);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">  /// Build and insert a DBG_LABEL instructions specifying that \p Label is</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">  /// given. Convert &quot;llvm.dbg.label Label&quot; to &quot;DBG_LABEL Label&quot;.</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildDbgLabel(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MDNode.html">MDNode</a> *Label);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  /// Build and insert \p Res = G_DYN_STACKALLOC \p Size, \p Align</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  /// G_DYN_STACKALLOC does a dynamic stack allocation and writes the address of</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  /// the allocated memory into \p Res.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildDynStackAlloc(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                         <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FRAME_INDEX \p Idx</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">  /// G_FRAME_INDEX materializes the address of an alloca value or other</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  /// stack-based object.</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildFrameIndex(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keywordtype">int</span> Idx);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">  /// Build and insert \p Res = G_GLOBAL_VALUE \p GV</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">  /// G_GLOBAL_VALUE materializes the address of the specified global</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">  /// into \p Res.</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with pointer type</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">  ///      in the same address space as \p GV.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildGlobalValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">  /// Build and insert \p Res = G_PTR_ADD \p Op0, \p Op1</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">  /// G_PTR_ADD adds \p Op1 addressible units to the pointer specified by \p Op0,</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// storing the resulting pointer in \p Res. Addressible units are typically</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  /// bytes but this can vary between targets.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  /// \pre \p Res and \p Op0 must be generic virtual registers with pointer</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  ///      type.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  /// \pre \p Op1 must be a generic virtual register with scalar type.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildPtrAdd(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0,</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">  /// Materialize and insert \p Res = G_PTR_ADD \p Op0, (G_CONSTANT \p Value)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">  /// G_PTR_ADD adds \p Value bytes to the pointer specified by \p Op0,</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  /// storing the resulting pointer in \p Res. If \p Value is zero then no</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">  /// G_PTR_ADD or G_CONSTANT will be created and \pre Op0 will be assigned to</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">  /// \p Res.</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">  /// \pre \p Op0 must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">  /// \pre \p ValueTy must be a scalar type.</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  /// \pre \p Res must be 0. This is to detect confusion between</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">  ///      materializePtrAdd() and buildPtrAdd().</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  /// \post \p Res will either be a new generic virtual register of the same</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  ///       type as \p Op0 or \p Op0 itself.</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;MachineInstrBuilder&gt;</a> materializePtrAdd(<a class="code" href="classllvm_1_1Register.html">Register</a> &amp;Res, <a class="code" href="classllvm_1_1Register.html">Register</a> Op0,</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;ValueTy,</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                                  uint64_t <a class="code" href="classllvm_1_1Value.html">Value</a>);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  /// Build and insert \p Res = G_PTR_MASK \p Op0, \p NumBits</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">  /// G_PTR_MASK clears the low bits of a pointer operand without destroying its</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  /// pointer properties. This has the effect of rounding the address *down* to</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">  /// a specified alignment in bits.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">  /// \pre \p Res and \p Op0 must be generic virtual registers with pointer</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">  ///      type.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">  /// \pre \p NumBits must be an integer representing the number of low bits to</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  ///      be cleared in \p Op0.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildPtrMask(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0,</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                   <a class="code" href="classuint32__t.html">uint32_t</a> NumBits);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">  /// Build and insert \p Res, \p CarryOut = G_UADDO \p Op0, \p Op1</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">  /// G_UADDO sets \p Res to \p Op0 + \p Op1 (truncated to the bit width) and</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">  /// sets \p CarryOut to 1 if the result overflowed in unsigned arithmetic.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers with the</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">  /// same scalar type.</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">  ////\pre \p CarryOut must be generic virtual register with scalar type</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">  ///(typically s1)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildUAddo(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;CarryOut,</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">  /// Build and insert \p Res, \p CarryOut = G_UADDE \p Op0,</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">  /// \p Op1, \p CarryIn</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">  /// G_UADDE sets \p Res to \p Op0 + \p Op1 + \p CarryIn (truncated to the bit</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">  /// width) and sets \p CarryOut to 1 if the result overflowed in unsigned</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">  /// arithmetic.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  ///      with the same scalar type.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">  /// \pre \p CarryOut and \p CarryIn must be generic virtual</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">  ///      registers with the same scalar type (typically s1)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildUAdde(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;CarryOut,</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1,</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;CarryIn);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">  /// Build and insert \p Res = G_ANYEXT \p Op0</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">  /// G_ANYEXT produces a register of the specified width, with bits 0 to</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">  /// sizeof(\p Ty) * 8 set to \p Op. The remaining bits are unspecified</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  /// (i.e. this is neither zero nor sign-extension). For a vector register,</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  /// each element is extended individually.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">  /// \pre \p Op must be smaller than \p Res</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAnyExt(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">  /// Build and insert \p Res = G_SEXT \p Op</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">  /// G_SEXT produces a register of the specified width, with bits 0 to</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">  /// sizeof(\p Ty) * 8 set to \p Op. The remaining bits are duplicated from the</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">  /// high bit of \p Op (i.e. 2s-complement sign extended).</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">  /// \pre \p Op must be smaller than \p Res</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildSExt(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FPEXT \p Op</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a570ed45b8dc6d8baf072e25d4ad8bb81">  522</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a570ed45b8dc6d8baf072e25d4ad8bb81">buildFPExt</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op,</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                                 <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FPEXT, {Res}, {Op}, Flags);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  }</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">  /// Build and insert a G_PTRTOINT instruction.</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">  529</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">buildPtrToInt</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_PTRTOINT, {Dst}, {Src});</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">  /// Build and insert a G_INTTOPTR instruction.</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a5986a45c021d42bcc2f1563aa25c4cc8">  534</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a5986a45c021d42bcc2f1563aa25c4cc8">buildIntToPtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src) {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_INTTOPTR, {Dst}, {Src});</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  }</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">  /// Build and insert \p Dst = G_BITCAST \p Src</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#acf0f51041fbaaed06a39f2fe2686bb92">  539</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#acf0f51041fbaaed06a39f2fe2686bb92">buildBitcast</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src) {</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_BITCAST, {Dst}, {Src});</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  }</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">    /// Build and insert \p Dst = G_ADDRSPACE_CAST \p Src</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a534266d65ce335e1d212f37fc554dbb4">  544</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a534266d65ce335e1d212f37fc554dbb4">buildAddrSpaceCast</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src) {</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_ADDRSPACE_CAST, {Dst}, {Src});</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  }</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">  /// \return The opcode of the extension the target wants to use for boolean</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">  /// values.</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getBoolExtOp(<span class="keywordtype">bool</span> IsVec, <span class="keywordtype">bool</span> IsFP) <span class="keyword">const</span>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="comment">// Build and insert \p Res = G_ANYEXT \p Op, \p Res = G_SEXT \p Op, or \p Res</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="comment">// = G_ZEXT \p Op depending on how the target wants to extend boolean values.</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildBoolExt(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op,</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                                   <span class="keywordtype">bool</span> IsFP);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">  /// Build and insert \p Res = G_ZEXT \p Op</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">  /// G_ZEXT produces a register of the specified width, with bits 0 to</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">  /// sizeof(\p Ty) * 8 set to \p Op. The remaining bits are 0. For a vector</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">  /// register, each element is extended individually.</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">  /// \pre \p Op must be smaller than \p Res</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildZExt(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">  /// Build and insert \p Res = G_SEXT \p Op, \p Res = G_TRUNC \p Op, or</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  /// \p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op.</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">  ///  ///</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildSExtOrTrunc(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">  /// Build and insert \p Res = G_ZEXT \p Op, \p Res = G_TRUNC \p Op, or</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">  /// \p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op.</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">  ///  ///</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildZExtOrTrunc(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="comment">// Build and insert \p Res = G_ANYEXT \p Op, \p Res = G_TRUNC \p Op, or</span><span class="comment"></span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">  /// \p Res = COPY \p Op depending on the differing sizes of \p Res and \p Op.</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">  ///  ///</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAnyExtOrTrunc(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">  /// Build and insert \p Res = \p ExtOpc, \p Res = G_TRUNC \p</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">  /// Op, or \p Res = COPY \p Op depending on the differing sizes of \p Res and</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">  /// \p Op.</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">  ///  ///</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildExtOrTrunc(<span class="keywordtype">unsigned</span> ExtOpc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">  /// Build and insert an appropriate cast between two registers of equal size.</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildCast(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">  /// Build and insert G_BR \p Dest</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">  /// G_BR is an unconditional branch to \p Dest.</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildBr(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;Dest);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">  /// Build and insert G_BRCOND \p Tst, \p Dest</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">  /// G_BRCOND is a conditional branch to \p Dest.</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">  /// \pre \p Tst must be a generic virtual register with scalar</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">  ///      type. At the beginning of legalization, this will be a single</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">  ///      bit (s1). Targets with interesting flags registers may change</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">  ///      this. For a wider type, whether the branch is taken must only</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">  ///      depend on bit 0 (for now).</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildBrCond(<a class="code" href="classllvm_1_1Register.html">Register</a> Tst, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;Dest);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">  /// Build and insert G_BRINDIRECT \p Tgt</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">  /// G_BRINDIRECT is an indirect branch to \p Tgt.</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">  /// \pre \p Tgt must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildBrIndirect(<a class="code" href="classllvm_1_1Register.html">Register</a> Tgt);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">  /// Build and insert G_BRJT \p TablePtr, \p JTI, \p IndexReg</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">  /// G_BRJT is a jump table branch using a table base pointer \p TablePtr,</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">  /// jump table index \p JTI and index \p IndexReg</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">  /// \pre \p TablePtr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">  /// \pre \p JTI must be be a jump table index.</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">  /// \pre \p IndexReg must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildBrJT(<a class="code" href="classllvm_1_1Register.html">Register</a> TablePtr, <span class="keywordtype">unsigned</span> JTI,</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                                <a class="code" href="classllvm_1_1Register.html">Register</a> IndexReg);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">  /// Build and insert \p Res = G_CONSTANT \p Val</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">  /// G_CONSTANT is an integer constant with the specified size and value. \p</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">  /// Val will be extended or truncated to the size of \p Reg.</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or pointer</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">  ///      type.</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildConstant(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a> &amp;Val);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">  /// Build and insert \p Res = G_CONSTANT \p Val</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">  /// G_CONSTANT is an integer constant with the specified size and value.</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar type.</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildConstant(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, int64_t Val);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildConstant(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Val);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FCONSTANT \p Val</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">  /// G_FCONSTANT is a floating-point constant with the specified size and</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">  /// value.</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar type.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildFConstant(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">ConstantFP</a> &amp;Val);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildFConstant(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keywordtype">double</span> Val);</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildFConstant(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Val);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">  /// Build and insert \p Res = COPY Op</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">  /// Register-to-register COPY sets \p Res to \p Op.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildCopy(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">  /// Build and insert `Res = G_LOAD Addr, MMO`.</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">  /// Loads the value stored at \p Addr. Puts the result in \p Res.</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register.</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildLoad(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr,</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                                <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">  /// Build and insert `Res = &lt;opcode&gt; Addr, MMO`.</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">  /// Loads the value stored at \p Addr. Puts the result in \p Res.</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register.</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildLoadInstr(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">  /// Build and insert `G_STORE Val, Addr, MMO`.</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">  /// Stores the value \p Val to \p Addr.</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">  /// \pre \p Val must be a generic virtual register.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildStore(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr,</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                 <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">  /// Build and insert `Res0, ... = G_EXTRACT Src, Idx0`.</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">  /// \pre \p Res and \p Src must be generic virtual registers.</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildExtract(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src, uint64_t <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">  /// Build and insert \p Res = IMPLICIT_DEF.</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildUndef(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">  /// Build and insert instructions to put \p Ops together at the specified p</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">  /// Indices to form a larger register.</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">  /// If the types of the input registers are uniform and cover the entirity of</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">  /// \p Res then a G_MERGE_VALUES will be produced. Otherwise an IMPLICIT_DEF</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">  /// followed by a sequence of G_INSERT instructions.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">  /// \pre The final element of the sequence must not extend past the end of the</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">  ///      destination register.</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">  /// \pre The bits defined by each Op (derived from index and scalar size) must</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">  ///      not overlap.</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">  /// \pre \p Indices must be in ascending order of bit position.</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> buildSequence(<a class="code" href="classllvm_1_1Register.html">Register</a> Res, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Ops,</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint64_t&gt;</a> Indices);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">  /// Build and insert \p Res = G_MERGE_VALUES \p Op0, ...</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">  /// G_MERGE_VALUES combines the input elements contiguously into a larger</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">  /// register.</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">  /// \pre The entire register \p Res (and no more) must be covered by the input</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">  ///      registers.</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">  /// \pre The type of all \p Ops registers must be identical.</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildMerge(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Ops);</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">  /// Build and insert \p Res0, ... = G_UNMERGE_VALUES \p Op</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">  /// G_UNMERGE_VALUES splits contiguous bits of the input into multiple</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">  /// \pre The entire register \p Res (and no more) must be covered by the input</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">  ///      registers.</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">  /// \pre The type of all \p Res registers must be identical.</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildUnmerge(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;LLT&gt;</a> Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildUnmerge(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">  /// Build and insert an unmerge of \p Res sized pieces to cover \p Op</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildUnmerge(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">  /// Build and insert \p Res = G_BUILD_VECTOR \p Op0, ...</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">  /// G_BUILD_VECTOR creates a vector value from multiple scalar registers.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">  /// \pre The entire register \p Res (and no more) must be covered by the</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">  ///      input scalar registers.</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">  /// \pre The type of all \p Ops registers must be identical.</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildBuildVector(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                                       <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Ops);</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">  /// Build and insert \p Res = G_BUILD_VECTOR with \p Src replicated to fill</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">  /// the number of elements</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildSplatVector(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">  /// Build and insert \p Res = G_BUILD_VECTOR_TRUNC \p Op0, ...</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">  /// G_BUILD_VECTOR_TRUNC creates a vector value from multiple scalar registers</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">  /// which have types larger than the destination vector element type, and</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">  /// truncates the values to fit.</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">  /// If the operands given are already the same size as the vector elt type,</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">  /// then this method will instead create a G_BUILD_VECTOR instruction.</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">  /// \pre The type of all \p Ops registers must be identical.</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildBuildVectorTrunc(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                                            <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Ops);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">  /// Build and insert \p Res = G_CONCAT_VECTORS \p Op0, ...</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">  /// G_CONCAT_VECTORS creates a vector from the concatenation of 2 or more</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">  /// vectors.</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">  /// \pre The entire register \p Res (and no more) must be covered by the input</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">  ///      registers.</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">  /// \pre The type of all source operands must be identical.</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildConcatVectors(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                                         <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Ops);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildInsert(<a class="code" href="classllvm_1_1Register.html">Register</a> Res, <a class="code" href="classllvm_1_1Register.html">Register</a> Src,</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;                                  <a class="code" href="classllvm_1_1Register.html">Register</a> Op, <span class="keywordtype">unsigned</span> Index);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">  /// Build and insert either a G_INTRINSIC (if \p HasSideEffects is false) or</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">  /// G_INTRINSIC_W_SIDE_EFFECTS instruction. Its first operand will be the</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">  /// result register definition unless \p Reg is NoReg (== 0). The second</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">  /// operand will be the intrinsic&#39;s ID.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">  /// Callers are expected to add the required definitions and uses afterwards.</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIntrinsic(<a class="code" href="classunsigned.html">Intrinsic::ID</a> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> Res,</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                                     <span class="keywordtype">bool</span> HasSideEffects);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIntrinsic(<a class="code" href="classunsigned.html">Intrinsic::ID</a> ID, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;DstOp&gt;</a> Res,</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                                     <span class="keywordtype">bool</span> HasSideEffects);</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FPTRUNC \p Op</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">  /// G_FPTRUNC converts a floating-point value into one with a smaller type.</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">  /// \pre \p Res must be smaller than \p Op</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildFPTrunc(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op,</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                                   <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> FLags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">  /// Build and insert \p Res = G_TRUNC \p Op</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">  /// G_TRUNC extracts the low bits of a type. For a vector type each element is</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">  /// truncated independently before being packed into the destination.</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">  /// \pre \p Op must be a generic virtual register with scalar or vector type.</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">  /// \pre \p Res must be smaller than \p Op</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildTrunc(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op);</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">  /// Build and insert a \p Res = G_ICMP \p Pred, \p Op0, \p Op1</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">  ///      vector type. Typically this starts as s1 or &lt;N x s1&gt;.</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">  /// \pre \p Op0 and Op1 must be generic virtual registers with the</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">  ///      same number of elements as \p Res. If \p Res is a scalar,</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">  ///      \p Op0 must be either a scalar or pointer.</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">  /// \pre \p Pred must be an integer predicate.</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildICmp(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> Pred, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">  /// Build and insert a \p Res = G_FCMP \p Pred\p Op0, \p Op1</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar or</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">  ///      vector type. Typically this starts as s1 or &lt;N x s1&gt;.</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">  /// \pre \p Op0 and Op1 must be generic virtual registers with the</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">  ///      same number of elements as \p Res (or scalar, if \p Res is</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">  ///      scalar).</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">  /// \pre \p Pred must be a floating-point predicate.</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildFCmp(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">CmpInst::Predicate</a> Pred, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1,</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;                                <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">  /// Build and insert a \p Res = G_SELECT \p Tst, \p Op0, \p Op1</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">  ///      with the same type.</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">  /// \pre \p Tst must be a generic virtual register with scalar, pointer or</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">  ///      vector type. If vector then it must have the same number of</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">  ///      elements as the other parameters.</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildSelect(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Tst,</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op0, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Op1,</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                                  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">  /// Build and insert \p Res = G_INSERT_VECTOR_ELT \p Val,</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">  /// \p Elt, \p Idx</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">  /// \pre \p Res and \p Val must be a generic virtual register</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment"></span>  <span class="comment">//       with the same vector type.</span><span class="comment"></span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">  /// \pre \p Elt and \p Idx must be a generic virtual register</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">  ///      with scalar type.</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildInsertVectorElement(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val,</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Elt,</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Idx);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">  /// Build and insert \p Res = G_EXTRACT_VECTOR_ELT \p Val, \p Idx</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register with scalar type.</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">  /// \pre \p Val must be a generic virtual register with vector type.</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">  /// \pre \p Idx must be a generic virtual register with scalar type.</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildExtractVectorElement(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Res,</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val,</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Idx);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt;, SuccessRes&lt;def&gt; =</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">  /// G_ATOMIC_CMPXCHG_WITH_SUCCESS Addr, CmpVal, NewVal, MMO`.</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with \p NewVal if it is currently</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">  /// \p CmpVal otherwise leaves it unchanged. Puts the original value from \p</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">  /// Addr in \p Res, along with an s1 indicating whether it was replaced.</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register of scalar type.</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">  /// \pre \p SuccessRes must be a generic virtual register of scalar type. It</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">  ///      will be assigned 0 on failure and 1 on success.</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">  /// \pre \p OldValRes, \p CmpVal, and \p NewVal must be generic virtual</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">  ///      registers of the same type.</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  buildAtomicCmpXchgWithSuccess(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> SuccessRes,</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;                                <a class="code" href="classllvm_1_1Register.html">Register</a> Addr, <a class="code" href="classllvm_1_1Register.html">Register</a> CmpVal, <a class="code" href="classllvm_1_1Register.html">Register</a> NewVal,</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;                                <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMIC_CMPXCHG Addr, CmpVal, NewVal,</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">  /// MMO`.</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with \p NewVal if it is currently</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">  /// \p CmpVal otherwise leaves it unchanged. Puts the original value from \p</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">  /// Addr in \p Res.</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register of scalar type.</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">  /// \pre \p OldValRes, \p CmpVal, and \p NewVal must be generic virtual</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">  ///      registers of the same type.</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicCmpXchg(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                                         <a class="code" href="classllvm_1_1Register.html">Register</a> CmpVal, <a class="code" href="classllvm_1_1Register.html">Register</a> NewVal,</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;                                         <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_&lt;Opcode&gt; Addr, Val, MMO`.</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">  /// Atomically read-modify-update the value at \p Addr with \p Val. Puts the</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">  /// original value from \p Addr in \p OldValRes. The modification is</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">  /// determined by the opcode.</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMW(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;OldValRes,</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val,</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;                                     <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_XCHG Addr, Val, MMO`.</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with \p Val. Puts the original</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">  /// value from \p Addr in \p OldValRes.</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWXchg(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;                                         <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_ADD Addr, Val, MMO`.</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with the addition of \p Val and</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">  /// the original value. Puts the original value from \p Addr in \p OldValRes.</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWAdd(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_SUB Addr, Val, MMO`.</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with the subtraction of \p Val and</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">  /// the original value. Puts the original value from \p Addr in \p OldValRes.</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWSub(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_AND Addr, Val, MMO`.</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with the bitwise and of \p Val and</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">  /// the original value. Puts the original value from \p Addr in \p OldValRes.</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWAnd(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_NAND Addr, Val, MMO`.</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with the bitwise nand of \p Val</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">  /// and the original value. Puts the original value from \p Addr in \p</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">  /// OldValRes.</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWNand(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;                                         <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_OR Addr, Val, MMO`.</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with the bitwise or of \p Val and</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">  /// the original value. Puts the original value from \p Addr in \p OldValRes.</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWOr(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                                       <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_XOR Addr, Val, MMO`.</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with the bitwise xor of \p Val and</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">  /// the original value. Puts the original value from \p Addr in \p OldValRes.</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWXor(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_MAX Addr, Val, MMO`.</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with the signed maximum of \p</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment">  /// Val and the original value. Puts the original value from \p Addr in \p</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">  /// OldValRes.</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWMax(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_MIN Addr, Val, MMO`.</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with the signed minimum of \p</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">  /// Val and the original value. Puts the original value from \p Addr in \p</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">  /// OldValRes.</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWMin(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;                                        <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_UMAX Addr, Val, MMO`.</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with the unsigned maximum of \p</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">  /// Val and the original value. Puts the original value from \p Addr in \p</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">  /// OldValRes.</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWUmax(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                                         <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_UMIN Addr, Val, MMO`.</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment">  /// Atomically replace the value at \p Addr with the unsigned minimum of \p</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment">  /// Val and the original value. Puts the original value from \p Addr in \p</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">  /// OldValRes.</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">  /// \pre \p OldValRes must be a generic virtual register.</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">  /// \pre \p Addr must be a generic virtual register with pointer type.</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">  /// \pre \p OldValRes, and \p Val must be generic virtual registers of the</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">  ///      same type.</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWUmin(<a class="code" href="classllvm_1_1Register.html">Register</a> OldValRes, <a class="code" href="classllvm_1_1Register.html">Register</a> Addr,</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                                         <a class="code" href="classllvm_1_1Register.html">Register</a> Val, <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_FADD Addr, Val, MMO`.</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWFAdd(</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;OldValRes, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val,</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">  /// Build and insert `OldValRes&lt;def&gt; = G_ATOMICRMW_FSUB Addr, Val, MMO`.</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildAtomicRMWFSub(</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;OldValRes, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Addr, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Val,</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;        <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">  /// Build and insert `G_FENCE Ordering, Scope`.</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildFence(<span class="keywordtype">unsigned</span> Ordering, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1jitlink.html#adb322dc6826cf005531ccfdf666260fd">Scope</a>);</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">  /// Build and insert \p Res = G_BLOCK_ADDR \p BA</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">  /// G_BLOCK_ADDR computes the address of a basic block.</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">  /// \pre \p Res must be a generic virtual register of a pointer type.</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">  /// \return The newly created instruction.</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildBlockAddress(<a class="code" href="classllvm_1_1Register.html">Register</a> Res, <span class="keyword">const</span> <a class="code" href="classllvm_1_1BlockAddress.html">BlockAddress</a> *BA);</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">  /// Build and insert \p Res = G_ADD \p Op0, \p Op1</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">  /// G_ADD sets \p Res to the sum of integer parameters \p Op0 and \p Op1,</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">  /// truncated to their width.</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">  ///      with the same (scalar or vector) type).</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a15bf99a5e58931f430d7ac6ff44b6cdf"> 1226</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a15bf99a5e58931f430d7ac6ff44b6cdf">buildAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;                               <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_ADD, {Dst}, {Src0, Src1}, Flags);</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  }</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">  /// Build and insert \p Res = G_SUB \p Op0, \p Op1</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">  /// G_SUB sets \p Res to the sum of integer parameters \p Op0 and \p Op1,</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">  /// truncated to their width.</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">  ///      with the same (scalar or vector) type).</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a51b29463fc6674832a9a422ede618d34"> 1243</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a51b29463fc6674832a9a422ede618d34">buildSub</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;                               <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_SUB, {Dst}, {Src0, Src1}, Flags);</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  }</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">  /// Build and insert \p Res = G_MUL \p Op0, \p Op1</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">  /// G_MUL sets \p Res to the sum of integer parameters \p Op0 and \p Op1,</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">  /// truncated to their width.</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">  ///      with the same (scalar or vector) type).</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#afe01ff5021b27de46ea7d862ac81dde6"> 1259</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#afe01ff5021b27de46ea7d862ac81dde6">buildMul</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;                               <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_MUL, {Dst}, {Src0, Src1}, Flags);</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  }</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aaf17939cfffb5294d783cb28f3d54b6e"> 1265</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#aaf17939cfffb5294d783cb28f3d54b6e">buildUMulH</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;                                 <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_UMULH, {Dst}, {Src0, Src1}, Flags);</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  }</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#acea0cf497e7f6a165bbb4312b5c17b43"> 1271</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#acea0cf497e7f6a165bbb4312b5c17b43">buildSMulH</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;                                 <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_SMULH, {Dst}, {Src0, Src1}, Flags);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  }</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd"> 1277</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">buildFMul</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                                <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FMUL, {Dst}, {Src0, Src1}, Flags);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  }</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72"> 1283</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72">buildShl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;                               <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_SHL, {Dst}, {Src0, Src1}, Flags);</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  }</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d"> 1289</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d">buildLShr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;                                <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_LSHR, {Dst}, {Src0, Src1}, Flags);</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  }</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd"> 1295</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd">buildAShr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;                                <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_ASHR, {Dst}, {Src0, Src1}, Flags);</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  }</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">  /// Build and insert \p Res = G_AND \p Op0, \p Op1</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">  /// G_AND sets \p Res to the bitwise and of integer parameters \p Op0 and \p</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">  /// Op1.</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">  ///      with the same (scalar or vector) type).</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1"> 1312</a></span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">buildAnd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_AND, {Dst}, {Src0, Src1});</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  }</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">  /// Build and insert \p Res = G_OR \p Op0, \p Op1</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">  /// G_OR sets \p Res to the bitwise or of integer parameters \p Op0 and \p</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">  /// Op1.</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">  /// \pre setBasicBlock or setMI must have been called.</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment">  /// \pre \p Res, \p Op0 and \p Op1 must be generic virtual registers</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">  ///      with the same (scalar or vector) type).</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad42e2ed93b33ca5a2c0b929a1441147e"> 1327</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#ad42e2ed93b33ca5a2c0b929a1441147e">buildOr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_OR, {Dst}, {Src0, Src1});</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  }</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">  /// Build and insert \p Res = G_XOR \p Op0, \p Op1</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#af474773f09e4dbbc430d8d8df632e9fb"> 1333</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#af474773f09e4dbbc430d8d8df632e9fb">buildXor</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_XOR, {Dst}, {Src0, Src1});</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  }</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment">  /// Build and insert a bitwise not,</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">  /// \p NegOne = G_CONSTANT -1</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">  /// \p Res = G_OR \p Op0, NegOne</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a16532d0d8fb47080714810131b45b75b"> 1341</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a16532d0d8fb47080714810131b45b75b">buildNot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <span class="keyword">auto</span> NegOne = buildConstant(Dst.<a class="code" href="classllvm_1_1DstOp.html#a49a5649c0de9dee3dacbab3019872923">getLLTTy</a>(*getMRI()), -1);</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_XOR, {Dst}, {Src0, NegOne});</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  }</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">  /// Build and insert \p Res = G_CTPOP \p Op0, \p Src0</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a9607e5a365ae4ce30b73b802f590bb21"> 1347</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a9607e5a365ae4ce30b73b802f590bb21">buildCTPOP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_CTPOP, {Dst}, {Src0});</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  }</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">  /// Build and insert \p Res = G_CTLZ \p Op0, \p Src0</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a6a31c8e33dcb4c2c60d965227c227e8e"> 1352</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a6a31c8e33dcb4c2c60d965227c227e8e">buildCTLZ</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_CTLZ, {Dst}, {Src0});</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  }</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">  /// Build and insert \p Res = G_CTLZ_ZERO_UNDEF \p Op0, \p Src0</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a4fe52c440f33a8895fb01730017de4be"> 1357</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a4fe52c440f33a8895fb01730017de4be">buildCTLZ_ZERO_UNDEF</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_CTLZ_ZERO_UNDEF, {Dst}, {Src0});</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  }</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">  /// Build and insert \p Res = G_CTTZ \p Op0, \p Src0</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a1c1ac6707657ae4a0b6509e7857c1c68"> 1362</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a1c1ac6707657ae4a0b6509e7857c1c68">buildCTTZ</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_CTTZ, {Dst}, {Src0});</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  }</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">  /// Build and insert \p Res = G_CTTZ_ZERO_UNDEF \p Op0, \p Src0</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a80194aed09e8b4c04c228940ff2a56a5"> 1367</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a80194aed09e8b4c04c228940ff2a56a5">buildCTTZ_ZERO_UNDEF</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_CTTZ_ZERO_UNDEF, {Dst}, {Src0});</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  }</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FADD \p Op0, \p Op1</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a6c310b0c7fbdd8454ea3fd588af8e7f3"> 1372</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a6c310b0c7fbdd8454ea3fd588af8e7f3">buildFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1,</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;                                <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FADD, {Dst}, {Src0, Src1}, Flags);</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  }</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FSUB \p Op0, \p Op1</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad6f6303198198c46c29e56c166ad9c72"> 1379</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#ad6f6303198198c46c29e56c166ad9c72">buildFSub</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FSUB, {Dst}, {Src0, Src1});</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  }</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FMA \p Op0, \p Op1, \p Op2</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f"> 1385</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src2,</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;                               <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FMA, {Dst}, {Src0, Src1, Src2}, Flags);</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  }</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FMAD \p Op0, \p Op1, \p Op2</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a93506f2348b1810a9b322294d0c9d9b6"> 1392</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a93506f2348b1810a9b322294d0c9d9b6">buildFMAD</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src2,</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;                                <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FMAD, {Dst}, {Src0, Src1, Src2}, Flags);</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  }</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FNEG \p Op0</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aed743474dee2c19ddbdc4e0691ca2f6e"> 1399</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#aed743474dee2c19ddbdc4e0691ca2f6e">buildFNeg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;                                <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FNEG, {Dst}, {Src0}, Flags);</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  }</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FABS \p Op0</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aa380c23defc3d27e5d444e16e546c75a"> 1405</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#aa380c23defc3d27e5d444e16e546c75a">buildFAbs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;                                <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FABS, {Dst}, {Src0}, Flags);</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  }</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">  /// Build and insert \p Dst = G_FCANONICALIZE \p Src0</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a6b01691846ce3615fea6bbac57d70486"> 1411</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a6b01691846ce3615fea6bbac57d70486">buildFCanonicalize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;                                         <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FCANONICALIZE, {Dst}, {Src0}, Flags);</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  }</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">  /// Build and insert \p Dst = G_INTRINSIC_TRUNC \p Src0</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ad03b89098c7882554b76ab4998f7b905"> 1417</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#ad03b89098c7882554b76ab4998f7b905">buildIntrinsicTrunc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;                                         <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>) {</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_INTRINSIC_TRUNC, {Dst}, {Src0}, Flags);</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  }</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FCOPYSIGN \p Op0, \p Op1</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#ac6b47b51bfacb6c594a3c6b8472202c1"> 1423</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#ac6b47b51bfacb6c594a3c6b8472202c1">buildFCopysign</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FCOPYSIGN, {Dst}, {Src0, Src1});</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  }</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">  /// Build and insert \p Res = G_UITOFP \p Src0</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a86e0c21f3e1e706b8d26733726c76195"> 1429</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a86e0c21f3e1e706b8d26733726c76195">buildUITOFP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_UITOFP, {Dst}, {Src0});</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  }</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">  /// Build and insert \p Res = G_SITOFP \p Src0</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a8c0db0c02bedbc26aba0fe9ebc77fff9"> 1434</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a8c0db0c02bedbc26aba0fe9ebc77fff9">buildSITOFP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_SITOFP, {Dst}, {Src0});</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  }</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FPTOUI \p Src0</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a3bb6c93f088c2df4bcb58e6f677e1213"> 1439</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a3bb6c93f088c2df4bcb58e6f677e1213">buildFPTOUI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FPTOUI, {Dst}, {Src0});</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  }</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">  /// Build and insert \p Res = G_FPTOSI \p Src0</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a03241215374b8ba88272333652a4a151"> 1444</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a03241215374b8ba88272333652a4a151">buildFPTOSI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0) {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_FPTOSI, {Dst}, {Src0});</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  }</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">  /// Build and insert \p Res = G_SMIN \p Op0, \p Op1</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#aad02a49b6c2f7c3c92a4ad7df5c4eb47"> 1449</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#aad02a49b6c2f7c3c92a4ad7df5c4eb47">buildSMin</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_SMIN, {Dst}, {Src0, Src1});</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  }</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">  /// Build and insert \p Res = G_SMAX \p Op0, \p Op1</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#a6a42ee731fc4e33eab8c5d6f76f8d8b2"> 1455</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#a6a42ee731fc4e33eab8c5d6f76f8d8b2">buildSMax</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_SMAX, {Dst}, {Src0, Src1});</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  }</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">  /// Build and insert \p Res = G_UMIN \p Op0, \p Op1</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#af9ac32566a3d7b10a68fac371f15f643"> 1461</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#af9ac32566a3d7b10a68fac371f15f643">buildUMin</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_UMIN, {Dst}, {Src0, Src1});</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  }</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">  /// Build and insert \p Res = G_UMAX \p Op0, \p Op1</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineIRBuilder.html#afae1758b4922383832826f8382b0ab54"> 1467</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1MachineIRBuilder.html#afae1758b4922383832826f8382b0ab54">buildUMax</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DstOp.html">DstOp</a> &amp;Dst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src0,</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> &amp;Src1) {</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    <span class="keywordflow">return</span> buildInstr(TargetOpcode::G_UMAX, {Dst}, {Src0, Src1});</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  }</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment">  /// Build and insert \p Res = G_JUMP_TABLE \p JTI</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">  /// G_JUMP_TABLE sets \p Res to the address of the jump table specified by</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">  /// the jump table index \p JTI.</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">  /// \return a MachineInstrBuilder for the newly created instruction.</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildJumpTable(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy, <span class="keywordtype">unsigned</span> JTI);</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildInstr(<span class="keywordtype">unsigned</span> Opc, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;DstOp&gt;</a> DstOps,</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;                                         <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SrcOp&gt;</a> SrcOps,</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;                                         <a class="code" href="classllvm_1_1Optional.html">Optional&lt;unsigned&gt;</a> Flags = <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>);</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;};</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;} <span class="comment">// End namespace llvm.</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#endif // LLVM_CODEGEN_GLOBALISEL_MACHINEIRBUILDER_H</span></div><div class="ttc" id="namespacellvm_1_1jitlink_html_adb322dc6826cf005531ccfdf666260fd"><div class="ttname"><a href="namespacellvm_1_1jitlink.html#adb322dc6826cf005531ccfdf666260fd">llvm::jitlink::Scope</a></div><div class="ttdeci">Scope</div><div class="ttdoc">Defines the scope in which this symbol should be visible: Default – Visible in the public interface ...</div><div class="ttdef"><b>Definition:</b> <a href="JITLink_8h_source.html#l00278">JITLink.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae42a91909024fff249d302fa167912a7"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae42a91909024fff249d302fa167912a7">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">MachineBasicBlock &amp; getMBB()</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00283">MachineIRBuilder.h:283</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_aa8815e7112c1f6b325544e9da658c338"><div class="ttname"><a href="classllvm_1_1DstOp.html#aa8815e7112c1f6b325544e9da658c338">llvm::DstOp::RC</a></div><div class="ttdeci">const TargetRegisterClass * RC</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00063">MachineIRBuilder.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_a45141d649d02a2ed17b51b5419ee884d"><div class="ttname"><a href="classllvm_1_1DstOp.html#a45141d649d02a2ed17b51b5419ee884d">llvm::DstOp::addDefToMIB</a></div><div class="ttdeci">void addDefToMIB(MachineRegisterInfo &amp;MRI, MachineInstrBuilder &amp;MIB) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00074">MachineIRBuilder.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1GISelCSEInfo_html"><div class="ttname"><a href="classllvm_1_1GISelCSEInfo.html">llvm::GISelCSEInfo</a></div><div class="ttdoc">The CSE Analysis object. </div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8h_source.html#l00071">CSEInfo.h:71</a></div></div>
<div class="ttc" id="structllvm_1_1MachineIRBuilderState_html_a22bca15f501bbd41756ec6e175d1cde2"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a22bca15f501bbd41756ec6e175d1cde2">llvm::MachineIRBuilderState::MBB</a></div><div class="ttdeci">MachineBasicBlock * MBB</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00050">MachineIRBuilder.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_af474773f09e4dbbc430d8d8df632e9fb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af474773f09e4dbbc430d8d8df632e9fb">llvm::MachineIRBuilder::buildXor</a></div><div class="ttdeci">MachineInstrBuilder buildXor(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_XOR Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01333">MachineIRBuilder.h:1333</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a8a4697e1dbfe5081dfac5a165f35afe4"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a8a4697e1dbfe5081dfac5a165f35afe4">llvm::SrcOp::Pred</a></div><div class="ttdeci">CmpInst::Predicate Pred</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00124">MachineIRBuilder.h:124</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_aa78f3ae890acfa055caae87c80d47a47"><div class="ttname"><a href="classllvm_1_1DstOp.html#aa78f3ae890acfa055caae87c80d47a47">llvm::DstOp::getDstOpKind</a></div><div class="ttdeci">DstType getDstOpKind() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00114">MachineIRBuilder.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_a26db21697dfb802939d62f71f4557d12"><div class="ttname"><a href="classllvm_1_1DstOp.html#a26db21697dfb802939d62f71f4557d12">llvm::DstOp::DstOp</a></div><div class="ttdeci">DstOp(Register R)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00069">MachineIRBuilder.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aa380c23defc3d27e5d444e16e546c75a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aa380c23defc3d27e5d444e16e546c75a">llvm::MachineIRBuilder::buildFAbs</a></div><div class="ttdeci">MachineInstrBuilder buildFAbs(const DstOp &amp;Dst, const SrcOp &amp;Src0, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FABS Op0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01405">MachineIRBuilder.h:1405</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aa048045615f06db86c3a4e317ed3a2b3"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aa048045615f06db86c3a4e317ed3a2b3">llvm::MachineIRBuilder::MachineIRBuilder</a></div><div class="ttdeci">MachineIRBuilder(const MachineIRBuilderState &amp;BState)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00245">MachineIRBuilder.h:245</a></div></div>
<div class="ttc" id="structllvm_1_1MachineIRBuilderState_html_aae1d1dcbebb0c064840dac63ef4250f7"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#aae1d1dcbebb0c064840dac63ef4250f7">llvm::MachineIRBuilderState::Observer</a></div><div class="ttdeci">GISelChangeObserver * Observer</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00054">MachineIRBuilder.h:54</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac444a61cbfb8a46d48688a530e5defe1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac444a61cbfb8a46d48688a530e5defe1">llvm::MachineIRBuilder::setDebugLoc</a></div><div class="ttdeci">void setDebugLoc(const DebugLoc &amp;DL)</div><div class="ttdoc">Set the debug location to DL for all the next build instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00321">MachineIRBuilder.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae9ea6f78924d1cb1314298713aca6847"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae9ea6f78924d1cb1314298713aca6847">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">const MachineFunction &amp; getMF() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00258">MachineIRBuilder.h:258</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html"><div class="ttname"><a href="classllvm_1_1DstOp.html">llvm::DstOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00059">MachineIRBuilder.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad42e2ed93b33ca5a2c0b929a1441147e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad42e2ed93b33ca5a2c0b929a1441147e">llvm::MachineIRBuilder::buildOr</a></div><div class="ttdeci">MachineInstrBuilder buildOr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_OR Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01327">MachineIRBuilder.h:1327</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_aba93d72255e1239b5209e416a1b7f199"><div class="ttname"><a href="classllvm_1_1SrcOp.html#aba93d72255e1239b5209e416a1b7f199">llvm::SrcOp::addSrcToMIB</a></div><div class="ttdeci">void addSrcToMIB(MachineInstrBuilder &amp;MIB) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00142">MachineIRBuilder.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a25c748110b56d13ac57da384bfd1dd6b"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a25c748110b56d13ac57da384bfd1dd6b">llvm::MachineInstrBuilder::addPredicate</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addPredicate(CmpInst::Predicate Pred) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00248">MachineInstrBuilder.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MDNode_html"><div class="ttname"><a href="classllvm_1_1MDNode.html">llvm::MDNode</a></div><div class="ttdoc">Metadata node. </div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00872">Metadata.h:872</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a7d5d8e859928cc003454a2ba18372a71"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7d5d8e859928cc003454a2ba18372a71">llvm::MachineIRBuilder::MachineIRBuilder</a></div><div class="ttdeci">MachineIRBuilder(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00239">MachineIRBuilder.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a6c310b0c7fbdd8454ea3fd588af8e7f3"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6c310b0c7fbdd8454ea3fd588af8e7f3">llvm::MachineIRBuilder::buildFAdd</a></div><div class="ttdeci">MachineInstrBuilder buildFAdd(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FADD Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01372">MachineIRBuilder.h:1372</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_ae684a1374d2f42a216669bfa033019ab"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ae684a1374d2f42a216669bfa033019ab">llvm::SrcOp::SrcOp</a></div><div class="ttdeci">SrcOp(Register R)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00130">MachineIRBuilder.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a9370c0de85c12bd0062063b7fcbc64ed"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a9370c0de85c12bd0062063b7fcbc64ed">llvm::SrcOp::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00194">MachineIRBuilder.h:194</a></div></div>
<div class="ttc" id="classllvm_1_1BlockAddress_html"><div class="ttname"><a href="classllvm_1_1BlockAddress.html">llvm::BlockAddress</a></div><div class="ttdoc">The address of a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00840">Constants.h:840</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a1c1ac6707657ae4a0b6509e7857c1c68"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1c1ac6707657ae4a0b6509e7857c1c68">llvm::MachineIRBuilder::buildCTTZ</a></div><div class="ttdeci">MachineInstrBuilder buildCTTZ(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_CTTZ Op0, Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01362">MachineIRBuilder.h:1362</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a80194aed09e8b4c04c228940ff2a56a5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a80194aed09e8b4c04c228940ff2a56a5">llvm::MachineIRBuilder::buildCTTZ_ZERO_UNDEF</a></div><div class="ttdeci">MachineInstrBuilder buildCTTZ_ZERO_UNDEF(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_CTTZ_ZERO_UNDEF Op0, Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01367">MachineIRBuilder.h:1367</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac8fc2b6c61e538ca64e097f67ed126fa"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac8fc2b6c61e538ca64e097f67ed126fa">llvm::MachineIRBuilder::getCSEInfo</a></div><div class="ttdeci">GISelCSEInfo * getCSEInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00288">MachineIRBuilder.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="structllvm_1_1MachineIRBuilderState_html_a8e371cf023e81426e02011b58ea585a0"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a8e371cf023e81426e02011b58ea585a0">llvm::MachineIRBuilderState::II</a></div><div class="ttdeci">MachineBasicBlock::iterator II</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00051">MachineIRBuilder.h:51</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a478b48de2e1a8f7f0a9f28b6922d22d7"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a478b48de2e1a8f7f0a9f28b6922d22d7">llvm::SrcOp::SrcOp</a></div><div class="ttdeci">SrcOp(int64_t V)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00140">MachineIRBuilder.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a83ee9b6cd91527c0ea1464be0f230ded"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a83ee9b6cd91527c0ea1464be0f230ded">llvm::SrcOp::getSrcOpKind</a></div><div class="ttdeci">SrcType getSrcOpKind() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00203">MachineIRBuilder.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_ab8bb316ab259008b80eb865ab1526f01"><div class="ttname"><a href="classllvm_1_1DstOp.html#ab8bb316ab259008b80eb865ab1526f01">llvm::DstOp::DstOp</a></div><div class="ttdeci">DstOp(const TargetRegisterClass *TRC)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00072">MachineIRBuilder.h:72</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a85eb6ee9f537a283b2ba9964c54ab2f2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_a1807fa09121892969d9a8987c0c0e573"><div class="ttname"><a href="classllvm_1_1DstOp.html#a1807fa09121892969d9a8987c0c0e573">llvm::DstOp::DstOp</a></div><div class="ttdeci">DstOp(unsigned R)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00068">MachineIRBuilder.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a83e3a0d4a171aa0c430c5bf94fdeba0f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">llvm::MachineIRBuilder::buildFMA</a></div><div class="ttdeci">MachineInstrBuilder buildFMA(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, const SrcOp &amp;Src2, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FMA Op0, Op1, Op2. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01385">MachineIRBuilder.h:1385</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a8c0db0c02bedbc26aba0fe9ebc77fff9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a8c0db0c02bedbc26aba0fe9ebc77fff9">llvm::MachineIRBuilder::buildSITOFP</a></div><div class="ttdeci">MachineInstrBuilder buildSITOFP(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_SITOFP Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01434">MachineIRBuilder.h:1434</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad6f6303198198c46c29e56c166ad9c72"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad6f6303198198c46c29e56c166ad9c72">llvm::MachineIRBuilder::buildFSub</a></div><div class="ttdeci">MachineInstrBuilder buildFSub(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_FSUB Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01379">MachineIRBuilder.h:1379</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a5473011c1eb76a579bebf6313df5a70b"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a5473011c1eb76a579bebf6313df5a70b">llvm::SrcOp::SrcOp</a></div><div class="ttdeci">SrcOp(const CmpInst::Predicate P)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00133">MachineIRBuilder.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00120">MachineIRBuilder.h:120</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac0ca0a03e016a6da0766af3c725a7c47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00253">MachineIRBuilder.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a03752c43b6a65fb98c54b17c1510660d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d">llvm::MachineIRBuilder::buildLShr</a></div><div class="ttdeci">MachineInstrBuilder buildLShr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01289">MachineIRBuilder.h:1289</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a51b29463fc6674832a9a422ede618d34"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a51b29463fc6674832a9a422ede618d34">llvm::MachineIRBuilder::buildSub</a></div><div class="ttdeci">MachineInstrBuilder buildSub(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_SUB Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01243">MachineIRBuilder.h:1243</a></div></div>
<div class="ttc" id="CSEInfo_8h_html"><div class="ttname"><a href="CSEInfo_8h.html">CSEInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aebc4941c088a91b74ddd1810c6de33bd"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">llvm::MachineIRBuilder::buildFMul</a></div><div class="ttdeci">MachineInstrBuilder buildFMul(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01277">MachineIRBuilder.h:1277</a></div></div>
<div class="ttc" id="classllvm_1_1FlagsOp_html_a17d55dae44bd7112215c96cfa06cf5b9"><div class="ttname"><a href="classllvm_1_1FlagsOp.html#a17d55dae44bd7112215c96cfa06cf5b9">llvm::FlagsOp::getFlags</a></div><div class="ttdeci">Optional&lt; unsigned &gt; getFlags() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00215">MachineIRBuilder.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a430daa77692b7b25f93a72d83e51964f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">llvm::MachineIRBuilder::getInsertPt</a></div><div class="ttdeci">MachineBasicBlock::iterator getInsertPt()</div><div class="ttdoc">Current insertion point for new instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00292">MachineIRBuilder.h:292</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a534266d65ce335e1d212f37fc554dbb4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a534266d65ce335e1d212f37fc554dbb4">llvm::MachineIRBuilder::buildAddrSpaceCast</a></div><div class="ttdeci">MachineInstrBuilder buildAddrSpaceCast(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert Dst = G_ADDRSPACE_CAST Src. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00544">MachineIRBuilder.h:544</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00691">APFloat.h:691</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aec748fa81e1488192450f0b2a8d1aeca"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aea93a9315aeba603531c6d3d3a07776e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00271">MachineIRBuilder.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes. ...</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00028">GISelChangeObserver.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1MachineIRBuilderState_html_a53c35a262f71be148034d58b473cc554"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a53c35a262f71be148034d58b473cc554">llvm::MachineIRBuilderState::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdoc">Information used to access the description of the opcodes. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00042">MachineIRBuilder.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1FlagsOp_html_aee84dcf948267e3b5dd0c7af7cdc1730"><div class="ttname"><a href="classllvm_1_1FlagsOp.html#aee84dcf948267e3b5dd0c7af7cdc1730">llvm::FlagsOp::FlagsOp</a></div><div class="ttdeci">FlagsOp(unsigned F)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00213">MachineIRBuilder.h:213</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a4fe52c440f33a8895fb01730017de4be"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a4fe52c440f33a8895fb01730017de4be">llvm::MachineIRBuilder::buildCTLZ_ZERO_UNDEF</a></div><div class="ttdeci">MachineInstrBuilder buildCTLZ_ZERO_UNDEF(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_CTLZ_ZERO_UNDEF Op0, Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01357">MachineIRBuilder.h:1357</a></div></div>
<div class="ttc" id="classllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM. </div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div><div class="ttdoc">This file contains the declarations for the subclasses of Constant, which represent the different fla...</div></div>
<div class="ttc" id="structllvm_1_1MachineIRBuilderState_html"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html">llvm::MachineIRBuilderState</a></div><div class="ttdoc">Class which stores all the state required in a MachineIRBuilder. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00038">MachineIRBuilder.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double]. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00263">Constants.h:263</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aaf17939cfffb5294d783cb28f3d54b6e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aaf17939cfffb5294d783cb28f3d54b6e">llvm::MachineIRBuilder::buildUMulH</a></div><div class="ttdeci">MachineInstrBuilder buildUMulH(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01265">MachineIRBuilder.h:1265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses. </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00732">InstrTypes.h:732</a></div></div>
<div class="ttc" id="structllvm_1_1MachineIRBuilderState_html_a2abf68a06724188700320d207c6c3a4a"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a2abf68a06724188700320d207c6c3a4a">llvm::MachineIRBuilderState::DL</a></div><div class="ttdeci">DebugLoc DL</div><div class="ttdoc">Debug location to be set to any instruction we create. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00046">MachineIRBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a5986a45c021d42bcc2f1563aa25c4cc8"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a5986a45c021d42bcc2f1563aa25c4cc8">llvm::MachineIRBuilder::buildIntToPtr</a></div><div class="ttdeci">MachineInstrBuilder buildIntToPtr(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert a G_INTTOPTR instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00534">MachineIRBuilder.h:534</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a03241215374b8ba88272333652a4a151"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a03241215374b8ba88272333652a4a151">llvm::MachineIRBuilder::buildFPTOSI</a></div><div class="ttdeci">MachineInstrBuilder buildFPTOSI(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_FPTOSI Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01444">MachineIRBuilder.h:1444</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aa03c7e0eb5346e000177cb95b910cc71"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aa03c7e0eb5346e000177cb95b910cc71">llvm::MachineIRBuilder::MachineIRBuilder</a></div><div class="ttdeci">MachineIRBuilder(MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00238">MachineIRBuilder.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a28ae122c8e0e4e469b53f823a1164175"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a28ae122c8e0e4e469b53f823a1164175">llvm::SrcOp::SrcOp</a></div><div class="ttdeci">SrcOp(const MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00132">MachineIRBuilder.h:132</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a86e0c21f3e1e706b8d26733726c76195"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a86e0c21f3e1e706b8d26733726c76195">llvm::MachineIRBuilder::buildUITOFP</a></div><div class="ttdeci">MachineInstrBuilder buildUITOFP(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_UITOFP Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01429">MachineIRBuilder.h:1429</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_a776a0f41b47f95d2aaebca0f3fe98689"><div class="ttname"><a href="classllvm_1_1DstOp.html#a776a0f41b47f95d2aaebca0f3fe98689">llvm::DstOp::DstOp</a></div><div class="ttdeci">DstOp(const MachineOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00070">MachineIRBuilder.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a6d0aa4ace778578da615d6a69ef34ad0"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6d0aa4ace778578da615d6a69ef34ad0">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">const MachineRegisterInfo * getMRI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00272">MachineIRBuilder.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a9607e5a365ae4ce30b73b802f590bb21"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a9607e5a365ae4ce30b73b802f590bb21">llvm::MachineIRBuilder::buildCTPOP</a></div><div class="ttdeci">MachineInstrBuilder buildCTPOP(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_CTPOP Op0, Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01347">MachineIRBuilder.h:1347</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_afe01ff5021b27de46ea7d862ac81dde6"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afe01ff5021b27de46ea7d862ac81dde6">llvm::MachineIRBuilder::buildMul</a></div><div class="ttdeci">MachineInstrBuilder buildMul(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_MUL Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01259">MachineIRBuilder.h:1259</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">This is the shared class of boolean and integer constants. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00083">Constants.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a1d48c578178f8f73245573fa51a88a18"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1d48c578178f8f73245573fa51a88a18">llvm::MachineIRBuilder::getCSEInfo</a></div><div class="ttdeci">const GISelCSEInfo * getCSEInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00289">MachineIRBuilder.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_a69a4084bcc4ac919ff716ea93e0fa9c8"><div class="ttname"><a href="classllvm_1_1DstOp.html#a69a4084bcc4ac919ff716ea93e0fa9c8">llvm::DstOp::LLTTy</a></div><div class="ttdeci">LLT LLTTy</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00061">MachineIRBuilder.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aed743474dee2c19ddbdc4e0691ca2f6e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aed743474dee2c19ddbdc4e0691ca2f6e">llvm::MachineIRBuilder::buildFNeg</a></div><div class="ttdeci">MachineInstrBuilder buildFNeg(const DstOp &amp;Dst, const SrcOp &amp;Src0, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FNEG Op0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01399">MachineIRBuilder.h:1399</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_ad5f891a5d9822c7aab1b8bb0190a522f"><div class="ttname"><a href="classllvm_1_1DstOp.html#ad5f891a5d9822c7aab1b8bb0190a522f">llvm::DstOp::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00100">MachineIRBuilder.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a3bb6c93f088c2df4bcb58e6f677e1213"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a3bb6c93f088c2df4bcb58e6f677e1213">llvm::MachineIRBuilder::buildFPTOUI</a></div><div class="ttdeci">MachineInstrBuilder buildFPTOUI(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_FPTOUI Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01439">MachineIRBuilder.h:1439</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a37c5a4a4fec678404ad5653355a6929b"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a37c5a4a4fec678404ad5653355a6929b">llvm::MachineIRBuilder::getTII</a></div><div class="ttdeci">const TargetInstrInfo &amp; getTII()</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00247">MachineIRBuilder.h:247</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad373665a83bc40b8ede45b23532244d5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad373665a83bc40b8ede45b23532244d5">llvm::MachineIRBuilder::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc()</div><div class="ttdoc">Get the current instruction&amp;#39;s debug location. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00324">MachineIRBuilder.h:324</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_ab6031fcd0b2c94eb19266aaebea9d13e"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ab6031fcd0b2c94eb19266aaebea9d13e">llvm::SrcOp::SrcOp</a></div><div class="ttdeci">SrcOp(const MachineOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00131">MachineIRBuilder.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_a49a5649c0de9dee3dacbab3019872923"><div class="ttname"><a href="classllvm_1_1DstOp.html#a49a5649c0de9dee3dacbab3019872923">llvm::DstOp::getLLTTy</a></div><div class="ttdeci">LLT getLLTTy(const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00088">MachineIRBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a7c783f32e30c9235a93f74e348f347cd"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd">llvm::MachineIRBuilder::buildAShr</a></div><div class="ttdeci">MachineInstrBuilder buildAShr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01295">MachineIRBuilder.h:1295</a></div></div>
<div class="ttc" id="CodeGen_2GlobalISel_2Types_8h_html"><div class="ttname"><a href="CodeGen_2GlobalISel_2Types_8h.html">Types.h</a></div><div class="ttdoc">This file describes high level types that are used by several passes or APIs involved in the GlobalIS...</div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_ae229785d0c8a8ce25d34be18fe150a54"><div class="ttname"><a href="classllvm_1_1SrcOp.html#ae229785d0c8a8ce25d34be18fe150a54">llvm::SrcOp::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00172">MachineIRBuilder.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a99fb11458708b57172b6b0df633fd4fc"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a99fb11458708b57172b6b0df633fd4fc">llvm::SrcOp::getLLTTy</a></div><div class="ttdeci">LLT getLLTTy(const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00159">MachineIRBuilder.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad03b89098c7882554b76ab4998f7b905"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad03b89098c7882554b76ab4998f7b905">llvm::MachineIRBuilder::buildIntrinsicTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildIntrinsicTrunc(const DstOp &amp;Dst, const SrcOp &amp;Src0, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Dst = G_INTRINSIC_TRUNC Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01417">MachineIRBuilder.h:1417</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_afae1758b4922383832826f8382b0ab54"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afae1758b4922383832826f8382b0ab54">llvm::MachineIRBuilder::buildUMax</a></div><div class="ttdeci">MachineInstrBuilder buildUMax(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_UMAX Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01467">MachineIRBuilder.h:1467</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a6a31c8e33dcb4c2c60d965227c227e8e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6a31c8e33dcb4c2c60d965227c227e8e">llvm::MachineIRBuilder::buildCTLZ</a></div><div class="ttdeci">MachineInstrBuilder buildCTLZ(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_CTLZ Op0, Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01352">MachineIRBuilder.h:1352</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_ae49f762ec7298af84ade80bf54d43e26"><div class="ttname"><a href="classllvm_1_1DstOp.html#ae49f762ec7298af84ade80bf54d43e26">llvm::DstOp::DstOp</a></div><div class="ttdeci">DstOp(const LLT &amp;T)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00071">MachineIRBuilder.h:71</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a161dc06b12ed44e677adc1e8ccf89ecd"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a161dc06b12ed44e677adc1e8ccf89ecd">llvm::MachineIRBuilder::getState</a></div><div class="ttdeci">MachineIRBuilderState &amp; getState()</div><div class="ttdoc">Getter for the State. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00275">MachineIRBuilder.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_acea0cf497e7f6a165bbb4312b5c17b43"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acea0cf497e7f6a165bbb4312b5c17b43">llvm::MachineIRBuilder::buildSMulH</a></div><div class="ttdeci">MachineInstrBuilder buildSMulH(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01271">MachineIRBuilder.h:1271</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_a686d59f16c24f4560a42a920a2f6a392"><div class="ttname"><a href="classllvm_1_1DstOp.html#a686d59f16c24f4560a42a920a2f6a392">llvm::DstOp::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00105">MachineIRBuilder.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a6b01691846ce3615fea6bbac57d70486"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6b01691846ce3615fea6bbac57d70486">llvm::MachineIRBuilder::buildFCanonicalize</a></div><div class="ttdeci">MachineInstrBuilder buildFCanonicalize(const DstOp &amp;Dst, const SrcOp &amp;Src0, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Dst = G_FCANONICALIZE Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01411">MachineIRBuilder.h:1411</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a15bf99a5e58931f430d7ac6ff44b6cdf"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a15bf99a5e58931f430d7ac6ff44b6cdf">llvm::MachineIRBuilder::buildAdd</a></div><div class="ttdeci">MachineInstrBuilder buildAdd(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_ADD Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01226">MachineIRBuilder.h:1226</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a16532d0d8fb47080714810131b45b75b"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a16532d0d8fb47080714810131b45b75b">llvm::MachineIRBuilder::buildNot</a></div><div class="ttdeci">MachineInstrBuilder buildNot(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert a bitwise not, NegOne = G_CONSTANT -1 Res = G_OR Op0, NegOne. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01341">MachineIRBuilder.h:1341</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a448a4aa9f90dbde0f77fae45b1625d88"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00278">MachineIRBuilder.h:278</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_afd3920e024c9e79df5fd07b03c64d314"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afd3920e024c9e79df5fd07b03c64d314">llvm::MachineIRBuilder::buildPtrToInt</a></div><div class="ttdeci">MachineInstrBuilder buildPtrToInt(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert a G_PTRTOINT instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00529">MachineIRBuilder.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac6b47b51bfacb6c594a3c6b8472202c1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac6b47b51bfacb6c594a3c6b8472202c1">llvm::MachineIRBuilder::buildFCopysign</a></div><div class="ttdeci">MachineInstrBuilder buildFCopysign(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_FCOPYSIGN Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01423">MachineIRBuilder.h:1423</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a6a42ee731fc4e33eab8c5d6f76f8d8b2"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6a42ee731fc4e33eab8c5d6f76f8d8b2">llvm::MachineIRBuilder::buildSMax</a></div><div class="ttdeci">MachineInstrBuilder buildSMax(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_SMAX Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01455">MachineIRBuilder.h:1455</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_a732f86a0e23a9a893ca2a2494a10756f"><div class="ttname"><a href="classllvm_1_1DstOp.html#a732f86a0e23a9a893ca2a2494a10756f">llvm::DstOp::DstType</a></div><div class="ttdeci">DstType</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00067">MachineIRBuilder.h:67</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a6be291efcc6345779494105f57f85aac"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6be291efcc6345779494105f57f85aac">llvm::MachineIRBuilder::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00263">MachineIRBuilder.h:263</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_acf0f51041fbaaed06a39f2fe2686bb92"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acf0f51041fbaaed06a39f2fe2686bb92">llvm::MachineIRBuilder::buildBitcast</a></div><div class="ttdeci">MachineInstrBuilder buildBitcast(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert Dst = G_BITCAST Src. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00539">MachineIRBuilder.h:539</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_af9ac32566a3d7b10a68fac371f15f643"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af9ac32566a3d7b10a68fac371f15f643">llvm::MachineIRBuilder::buildUMin</a></div><div class="ttdeci">MachineInstrBuilder buildUMin(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_UMIN Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01461">MachineIRBuilder.h:1461</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html_aedd879b719451232adfe0aa88f8a5d98"><div class="ttname"><a href="classllvm_1_1DstOp.html#aedd879b719451232adfe0aa88f8a5d98">llvm::DstOp::Reg</a></div><div class="ttdeci">Register Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00062">MachineIRBuilder.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a99215d9557990d1d976f28618ecd792a"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a99215d9557990d1d976f28618ecd792a">llvm::SrcOp::Reg</a></div><div class="ttdeci">Register Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00123">MachineIRBuilder.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a7d76542b7eea45464c3b891c8921b9c8"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a7d76542b7eea45464c3b891c8921b9c8">llvm::SrcOp::getPredicate</a></div><div class="ttdeci">CmpInst::Predicate getPredicate() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00185">MachineIRBuilder.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a0173b34b2346b5bfdfb06974b064c857"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a0173b34b2346b5bfdfb06974b064c857">llvm::SrcOp::SrcType</a></div><div class="ttdeci">SrcType</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00129">MachineIRBuilder.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a93506f2348b1810a9b322294d0c9d9b6"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a93506f2348b1810a9b322294d0c9d9b6">llvm::MachineIRBuilder::buildFMAD</a></div><div class="ttdeci">MachineInstrBuilder buildFMAD(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, const SrcOp &amp;Src2, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FMAD Op0, Op1, Op2. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01392">MachineIRBuilder.h:1392</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a067e0e205c00f8c74dcc209ba216eec1"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a067e0e205c00f8c74dcc209ba216eec1">llvm::SrcOp::Imm</a></div><div class="ttdeci">int64_t Imm</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00125">MachineIRBuilder.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a570ed45b8dc6d8baf072e25d4ad8bb81"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a570ed45b8dc6d8baf072e25d4ad8bb81">llvm::MachineIRBuilder::buildFPExt</a></div><div class="ttdeci">MachineInstrBuilder buildFPExt(const DstOp &amp;Res, const SrcOp &amp;Op, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FPEXT Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00522">MachineIRBuilder.h:522</a></div></div>
<div class="ttc" id="classllvm_1_1FlagsOp_html"><div class="ttname"><a href="classllvm_1_1FlagsOp.html">llvm::FlagsOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00209">MachineIRBuilder.h:209</a></div></div>
<div class="ttc" id="structllvm_1_1MachineIRBuilderState_html_a44ce3c7ed39d9a4f3072e41258421ad6"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a44ce3c7ed39d9a4f3072e41258421ad6">llvm::MachineIRBuilderState::CSEInfo</a></div><div class="ttdeci">GISelCSEInfo * CSEInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00056">MachineIRBuilder.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a46e43325cef6f0b2507d4c541847ed72"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a46e43325cef6f0b2507d4c541847ed72">llvm::MachineIRBuilder::buildShl</a></div><div class="ttdeci">MachineInstrBuilder buildShl(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01283">MachineIRBuilder.h:1283</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aad02a49b6c2f7c3c92a4ad7df5c4eb47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aad02a49b6c2f7c3c92a4ad7df5c4eb47">llvm::MachineIRBuilder::buildSMin</a></div><div class="ttdeci">MachineInstrBuilder buildSMin(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_SMIN Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01449">MachineIRBuilder.h:1449</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a33eb6083767372c564ea4bcf6c06eaf1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">llvm::MachineIRBuilder::buildAnd</a></div><div class="ttdeci">MachineInstrBuilder buildAnd(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_AND Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01312">MachineIRBuilder.h:1312</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="LowLevelType_8h_html"><div class="ttname"><a href="LowLevelType_8h.html">LowLevelType.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00188">MachineRegisterInfo.cpp:188</a></div></div>
<div class="ttc" id="structllvm_1_1MachineIRBuilderState_html_a1b5e8a1956341f5b7eb70c2b4da10a03"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a1b5e8a1956341f5b7eb70c2b4da10a03">llvm::MachineIRBuilderState::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdoc">MachineFunction under construction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00040">MachineIRBuilder.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad724b0c9cd37550f1526a3ada3118363"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad724b0c9cd37550f1526a3ada3118363">llvm::MachineIRBuilder::getDL</a></div><div class="ttdeci">const DebugLoc &amp; getDL()</div><div class="ttdoc">Getter for DebugLoc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00268">MachineIRBuilder.h:268</a></div></div>
<div class="ttc" id="classllvm_1_1FlagsOp_html_af7233fbab7fb0a799430ad266bcebc0c"><div class="ttname"><a href="classllvm_1_1FlagsOp.html#af7233fbab7fb0a799430ad266bcebc0c">llvm::FlagsOp::FlagsOp</a></div><div class="ttdeci">FlagsOp()</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00214">MachineIRBuilder.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a6dd8d667de3ee1caae80ea2f47b5ee3d"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a6dd8d667de3ee1caae80ea2f47b5ee3d">llvm::SrcOp::SrcMIB</a></div><div class="ttdeci">MachineInstrBuilder SrcMIB</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00122">MachineIRBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html_a68a2e8ae2a27e830498b44b042e52e55"><div class="ttname"><a href="classllvm_1_1SrcOp.html#a68a2e8ae2a27e830498b44b042e52e55">llvm::SrcOp::SrcOp</a></div><div class="ttdeci">SrcOp(uint64_t V)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00139">MachineIRBuilder.h:139</a></div></div>
<div class="ttc" id="structllvm_1_1MachineIRBuilderState_html_a903ba97723ed5df6ada530eadcb58bea"><div class="ttname"><a href="structllvm_1_1MachineIRBuilderState.html#a903ba97723ed5df6ada530eadcb58bea">llvm::MachineIRBuilderState::MRI</a></div><div class="ttdeci">MachineRegisterInfo * MRI</div><div class="ttdoc">Information used to verify types are consistent and to create virtual registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00044">MachineIRBuilder.h:44</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:07:51 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
