0.7
2020.2
May 22 2024
19:03:11
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/hdl/multiply_wrapper.v,1734528590,verilog,,,,multiply_wrapper,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/sim/multiply_mult_gen_0_0.vhd,1734528590,vhdl,,,,multiply_mult_gen_0_0,,,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/bd/TaiLieu/sim/multiply.v,1734528590,verilog,,,,multiply,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_0/sim/ram_data_fc64_0.v,1734688754,verilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/sim/ram_data_fc64_1.v,,ram_data_fc64_0,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_1/sim/ram_data_fc64_1.v,1734688818,verilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/sim/ram_data_fc64_2.v,,ram_data_fc64_1,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_2/sim/ram_data_fc64_2.v,1734688879,verilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/sim/ram_data_fc64_3.v,,ram_data_fc64_2,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/ram_data_fc64_3/sim/ram_data_fc64_3.v,1734688944,verilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/sim/rom_weight_fc64_0.v,,ram_data_fc64_3,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/sim/rom_bias_fc64.v,1734689012,verilog,,,,rom_bias_fc64,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_0/sim/rom_weight_fc64_0.v,1734689093,verilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/sim/rom_weight_fc64_1.v,,rom_weight_fc64_0,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_1/sim/rom_weight_fc64_1.v,1734689159,verilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/sim/rom_weight_fc64_2.v,,rom_weight_fc64_1,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_2/sim/rom_weight_fc64_2.v,1734689210,verilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/sim/rom_weight_fc64_3.v,,rom_weight_fc64_2,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_weight_fc64_3/sim/rom_weight_fc64_3.v,1734689267,verilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.gen/sources_1/ip/rom_bias_fc64/sim/rom_bias_fc64.v,,rom_weight_fc64_3,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv,1734699232,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv,,PU_array_tb,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv,1734405519,systemVerilog,,,,adder_tree_16_tb,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv,1734663827,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv,,controller_tb,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv,1734441324,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv,,datapath_tb,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv,1734696478,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/PU_array_tb.sv,,fxp_multiplier_tb,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/process_unit_tb.sv,1733839627,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/datapath_tb.sv,,process_unit_tb,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/tb_test_mem_16in_16bit.sv,1734162755,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/controller_tb.sv,,tb_test_mem_16in_16bit,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/top_design_tb.sv,1734726958,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/adder_tree_16_tb.sv,,top_design_tb,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/imports/TaiLieu/fxp_multiplier.sv,1734496963,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder.sv,,fxp_multiplier,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv,1734736446,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv,,datapath,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder.sv,1733746404,systemVerilog,,,,adder,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv,1734405094,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv,,adder_tree_16,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv,1733409339,systemVerilog,,,,adder_tree_D,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv,1734451531,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/Datapath.sv,,buffer_group,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/controller.sv,1734664311,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv,,controller,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/process_unit.sv,1733890831,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv,,process_unit,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/pu_array.sv,1734698962,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv,,pu_array,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/relu_act.sv,1730365304,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/buffer_group.sv,,relu,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/single_adder.sv,1733409339,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_D.sv,,simple_adder,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/top_design.sv,1734735765,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sources_1/new/adder_tree_16.sv,,top_design,,uvm,,,,,,
E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv,1734735944,systemVerilog,,E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.srcs/sim_1/new/fxp_multiplier_tb.sv,,select_max,,uvm,,,,,,
