Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Thu Sep 25 16:50:10 2025
| Host             : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command          : report_power -file testwith1speed_wrapper_power_routed.rpt -pb testwith1speed_wrapper_power_summary_routed.pb -rpx testwith1speed_wrapper_power_routed.rpx
| Design           : testwith1speed_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 44.005 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 43.208                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     5.849 |     7899 |       --- |             --- |
|   LUT as Logic |     5.251 |     2512 |     63400 |            3.96 |
|   Register     |     0.430 |     3860 |    126800 |            3.04 |
|   CARRY4       |     0.152 |      116 |     15850 |            0.73 |
|   F7/F8 Muxes  |     0.010 |      104 |     63400 |            0.16 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       49 |       --- |             --- |
| Signals        |     7.534 |     4997 |       --- |             --- |
| DSPs           |    <0.001 |        2 |       240 |            0.83 |
| I/O            |    29.825 |       55 |       210 |           26.19 |
| Static Power   |     0.797 |          |           |                 |
| Total          |    44.005 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    14.037 |      13.474 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.182 |       1.090 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     8.420 |       8.416 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| testwith1speed_wrapper     |    43.208 |
|   gen_iobuf[0].iobuf_inst  |     0.838 |
|   gen_iobuf[10].iobuf_inst |     1.020 |
|   gen_iobuf[11].iobuf_inst |     1.022 |
|   gen_iobuf[12].iobuf_inst |     0.824 |
|   gen_iobuf[13].iobuf_inst |     0.824 |
|   gen_iobuf[14].iobuf_inst |     1.008 |
|   gen_iobuf[15].iobuf_inst |     1.009 |
|   gen_iobuf[1].iobuf_inst  |     0.835 |
|   gen_iobuf[2].iobuf_inst  |     1.020 |
|   gen_iobuf[3].iobuf_inst  |     1.022 |
|   gen_iobuf[4].iobuf_inst  |     0.824 |
|   gen_iobuf[5].iobuf_inst  |     0.824 |
|   gen_iobuf[6].iobuf_inst  |     1.008 |
|   gen_iobuf[7].iobuf_inst  |     0.824 |
|   gen_iobuf[8].iobuf_inst  |     0.837 |
|   gen_iobuf[9].iobuf_inst  |     0.840 |
|   testwith1speed_i         |    13.055 |
|     BF_Data_Collector_Dr_0 |     0.571 |
|       U0                   |     0.571 |
|     BF_formatter_0         |     0.778 |
|       U0                   |     0.778 |
|     GNSS_Fetcher_mod_0     |     0.922 |
|       U0                   |     0.922 |
|     GNSS_Sender_0          |     0.710 |
|       U0                   |     0.710 |
|     HK_formatter_0         |     2.043 |
|       U0                   |     2.043 |
|     HTR_CALC_0             |     0.190 |
|       U0                   |     0.190 |
|     HTR_controller_0       |     0.078 |
|       U0                   |     0.078 |
|     HTR_controller_1       |     0.081 |
|       U0                   |     0.081 |
|     I2C_full_sensor_data_0 |     0.791 |
|       U0                   |     0.791 |
|     I2Cmod_0               |     0.536 |
|       U0                   |     0.536 |
|     Pulse_Per_Second_100_0 |     0.199 |
|       U0                   |     0.199 |
|     RESTART_mod_0          |     0.025 |
|       U0                   |     0.025 |
|     RW_ROUTER_100MHZ_0     |     0.685 |
|       U0                   |     0.685 |
|     Read1_100MHZ_0         |     0.104 |
|       U0                   |     0.104 |
|     Switchmod_0            |     0.139 |
|       U0                   |     0.139 |
|     TC_distributor_0       |     0.118 |
|       U0                   |     0.118 |
|     TM_packet_sender_0     |     3.755 |
|       U0                   |     3.755 |
|     UART_RX_100MHZ_0       |     0.107 |
|       U0                   |     0.107 |
|     UART_RX_100MHZ_1       |     0.208 |
|       U0                   |     0.208 |
|     UART_TX_100MHZ_0       |     0.179 |
|       U0                   |     0.179 |
|     Write1_100MHZ_0        |     0.838 |
|       U0                   |     0.838 |
+----------------------------+-----------+


