## 15.1

```verilog
module seqdet(clk, rst, x, z);
    input clk, rst, x;
    output z;

    reg [0:2] state;
    
    assign z = ( state==4 && x==0 )? 1:0;
    
    always@(posedge clk, negedge rst)
        begin
            if(!rst)
                state <= 0;
            else:
                case(state)
                    0:
                        if(x==1) begin
                        	state <= 1;
                        end
                    	else begin
                            state <= 0;
                        end
                    1:
                        if(x==0) begin
                            state <= 2;
                        end
                    	else begin
                            state <= 1;
                        end
                    2:
                        if(x==0) begin
                            state <= 3;
                        end
                    	else begin
                            state <= 1;
                        end
                    3:
                        if(x==1) begin
                            state <= 4;
                        end
                    	else begin
                            state <= 0;
                        end
                    4:
                        if(x==0) begin
                            state <= 2;
                        end
                    	else begin
                            state <= 1;
                        end
                endcase
        end
endmodule
```

## 15.2

```verilog
module ptosda(clk, rst, d_ena, data, scl, sda, ack);
    input clk, rst, d_ena;
    input [0:3] data;
    output reg scl, ack;
    inout sda;
    
    reg sdaout, sdabuf;
    reg [0:3] data_reg;
    reg [0:2] state;
    
    parameter IDLE = 0;
    parameter READY = 1;
    parameter SEND1 = 2;
    parameter SEND2 = 3;
    parameter SEND3 = 4;
    parameter SEND4 = 5;
    parameter FINISH = 6;
    
    assign sda = sdaout ? sdabuf : 1'bz;
    
    always@(posedge clk)
        begin
            if(!rst) 
                scl <= 0;
            else
                scl <= ~scl;
        end
    
    always@(posedge clk)
        begin
            if(!rst)
                state <= IDLE;
            else
                begin
                    if(scl==0)
                        begin
                            case(state)
                                IDLE:
                                    if(d_ena==1) begin
                                       	state <= READY; 
                                    end
                                	else begin
                                       	state <= IDLE; 
                                    end
                               	READY: state <= SEND1;
                                SEND1: state <= SEND2;
                                SEND2: state <= SEND3;
                                SEND3: state <= SEND4;
                                SEND4: state <= FINISH;
                                FINISH: state <= IDLE;
                            endcase
                        end
                end
        end
    
    always@(posedge clk)
        begin
            if(!rst)
                begin
                    sdaout <= 0;
                    ack <= 0;
                end
            else
                begin
                    case(state)
                        IDLE: begin
                            sdaout <= 0;
                            ack <= 1;
                        end
                        READY: begin
                            sdaout <= 1;
                            sdabuf <= 0;
                            ack <= 0;
                            data_reg <= data;
                        end
                        SEND1: begin
                            sdabuf <= data_reg[3];
                        end
                        SEND2: begin
                            sdabuf <= data_reg[2];
                        end
                        SEND3: begin
                            sdabuf <= data_reg[1];
                        end
                        SEND4: begin
                            sdabuf <= data_reg[0];
                        end
                        FINISH: begin
                            sdabuf <= 1;
                        end
                        default: begin
                           	sdaout <= 0;
                            ack <= 0;
                        end
                    endcase
                end
        end
    
endmodule
```

```verilog
module out16hi(scl, sda, outhigh);
    input scl, sda;
    output reg [15:0] outhigh;
    
    reg [2:0] state;
    
    parameter IDLE = 0;
    parameter RECV1 = 1;
    parameter RECV1 = 2;
    parameter RECV1 = 3;
    parameter RECV1 = 4;
    
    always@(posedge scl)
        begin
            
        end
```

