# 1 "arch/arm64/boot/dts/mediatek/mt6797-x20-dev.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/mediatek/mt6797-x20-dev.dts"
# 9 "arch/arm64/boot/dts/mediatek/mt6797-x20-dev.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/mediatek/mt6797.dtsi" 1
# 14 "arch/arm64/boot/dts/mediatek/mt6797.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/mt6797-clk.h" 1
# 15 "arch/arm64/boot/dts/mediatek/mt6797.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 16 "arch/arm64/boot/dts/mediatek/mt6797.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 17 "arch/arm64/boot/dts/mediatek/mt6797.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6797-pinfunc.h" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 6 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6797-pinfunc.h" 2
# 18 "arch/arm64/boot/dts/mediatek/mt6797.dtsi" 2

/ {
 compatible = "mediatek,mt6797";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x000>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x001>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x002>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x003>;
  };

  cpu4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x100>;
  };

  cpu5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x101>;
  };

  cpu6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x102>;
  };

  cpu7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   enable-method = "psci";
   reg = <0x103>;
  };

  cpu8: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x200>;
  };

  cpu9: cpu@201 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x201>;
  };
 };

 clk26m: oscillator@0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
  clock-output-names = "clk26m";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 topckgen: topckgen@10000000 {
  compatible = "mediatek,mt6797-topckgen";
  reg = <0 0x10000000 0 0x1000>;
  #clock-cells = <1>;
 };

 infrasys: infracfg_ao@10001000 {
  compatible = "mediatek,mt6797-infracfg", "syscon";
  reg = <0 0x10001000 0 0x1000>;
  #clock-cells = <1>;
 };

 pio: pinctrl@10005000 {
  compatible = "mediatek,mt6797-pinctrl";
  reg = <0 0x10005000 0 0x1000>,
        <0 0x10002000 0 0x400>,
        <0 0x10002400 0 0x400>,
        <0 0x10002800 0 0x400>,
        <0 0x10002C00 0 0x400>;
  reg-names = "gpio", "iocfgl", "iocfgb",
       "iocfgr", "iocfgt";
  gpio-controller;
  #gpio-cells = <2>;

  uart0_pins_a: uart0 {
   pins0 {
    pinmux = <(((234) << 8) | 4)>,
      <(((235) << 8) | 4)>;
   };
  };

  uart1_pins_a: uart1 {
   pins1 {
    pinmux = <(((232) << 8) | 1)>,
      <(((233) << 8) | 1)>;
   };
  };
 };

 scpsys: scpsys@10006000 {
  compatible = "mediatek,mt6797-scpsys";
  #power-domain-cells = <1>;
  reg = <0 0x10006000 0 0x1000>;
  clocks = <&topckgen 10>,
    <&topckgen 6>,
    <&topckgen 8>;
  clock-names = "mfg", "mm", "vdec";
  infracfg = <&infrasys>;
 };

 watchdog: watchdog@10007000 {
  compatible = "mediatek,mt6797-wdt", "mediatek,mt6589-wdt";
  reg = <0 0x10007000 0 0x100>;
 };

 apmixedsys: apmixed@1000c000 {
  compatible = "mediatek,mt6797-apmixedsys";
  reg = <0 0x1000c000 0 0x1000>;
  #clock-cells = <1>;
 };

 sysirq: intpol-controller@10200620 {
  compatible = "mediatek,mt6797-sysirq",
        "mediatek,mt6577-sysirq";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  reg = <0 0x10220620 0 0x20>,
        <0 0x10220690 0 0x10>;
 };

 uart0: serial@11002000 {
  compatible = "mediatek,mt6797-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11002000 0 0x400>;
  interrupts = <0 91 8>;
  clocks = <&infrasys 22>,
    <&infrasys 46>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 uart1: serial@11003000 {
  compatible = "mediatek,mt6797-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11003000 0 0x400>;
  interrupts = <0 92 8>;
  clocks = <&infrasys 23>,
    <&infrasys 46>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 uart2: serial@11004000 {
  compatible = "mediatek,mt6797-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11004000 0 0x400>;
  interrupts = <0 93 8>;
  clocks = <&infrasys 24>,
    <&infrasys 46>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 uart3: serial@11005000 {
  compatible = "mediatek,mt6797-uart",
        "mediatek,mt6577-uart";
  reg = <0 0x11005000 0 0x400>;
  interrupts = <0 94 8>;
  clocks = <&infrasys 25>,
    <&infrasys 46>;
  clock-names = "baud", "bus";
  status = "disabled";
 };

 mmsys: mmsys_config@14000000 {
  compatible = "mediatek,mt6797-mmsys", "syscon";
  reg = <0 0x14000000 0 0x1000>;
  #clock-cells = <1>;
 };

 imgsys: imgsys_config@15000000 {
  compatible = "mediatek,mt6797-imgsys", "syscon";
  reg = <0 0x15000000 0 0x1000>;
  #clock-cells = <1>;
 };

 vdecsys: vdec_gcon@16000000 {
  compatible = "mediatek,mt6797-vdecsys", "syscon";
  reg = <0 0x16000000 0 0x10000>;
  #clock-cells = <1>;
 };

 vencsys: venc_gcon@17000000 {
  compatible = "mediatek,mt6797-vencsys", "syscon";
  reg = <0 0x17000000 0 0x1000>;
  #clock-cells = <1>;
 };

 gic: interrupt-controller@19000000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  interrupts = <1 9 4>;
  interrupt-controller;
  reg = <0 0x19000000 0 0x10000>,
        <0 0x19200000 0 0x200000>,
        <0 0x10240000 0 0x2000>;
 };
};
# 12 "arch/arm64/boot/dts/mediatek/mt6797-x20-dev.dts" 2

/ {
 model = "Mediatek X20 Development Board";
 compatible = "archermind,mt6797-x20-dev", "mediatek,mt6797";

 aliases {
  serial0 = &uart1;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x80000000>;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&uart1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&uart1_pins_a>;
};
