
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/oled_controller'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_controller'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.srcs/constrs_1/new/smart_toilet_system.xdc]
Finished Parsing XDC File [/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.srcs/constrs_1/new/smart_toilet_system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:54 . Memory (MB): peak = 1834.148 ; gain = 471.520 ; free physical = 45018 ; free virtual = 90195
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1834.148 ; gain = 0.000 ; free physical = 44939 ; free virtual = 90135
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 166c16438

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2243.684 ; gain = 0.000 ; free physical = 44249 ; free virtual = 89640
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d0a2c467

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2243.684 ; gain = 0.000 ; free physical = 44248 ; free virtual = 89640
INFO: [Opt 31-389] Phase Constant propagation created 54 cells and removed 108 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22aff87d0

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2243.684 ; gain = 0.000 ; free physical = 44236 ; free virtual = 89635
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 457 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22aff87d0

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2243.684 ; gain = 0.000 ; free physical = 44235 ; free virtual = 89634
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22aff87d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2243.684 ; gain = 0.000 ; free physical = 44217 ; free virtual = 89631
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2529ed333

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2243.684 ; gain = 0.000 ; free physical = 44215 ; free virtual = 89632
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2243.684 ; gain = 0.000 ; free physical = 44215 ; free virtual = 89632
Ending Logic Optimization Task | Checksum: 2529ed333

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2243.684 ; gain = 0.000 ; free physical = 44215 ; free virtual = 89632

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 217ea2487

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2243.688 ; gain = 0.004 ; free physical = 44209 ; free virtual = 89629
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 2243.688 ; gain = 409.539 ; free physical = 44209 ; free virtual = 89629
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2275.703 ; gain = 0.004 ; free physical = 44185 ; free virtual = 89606
INFO: [Common 17-1381] The checkpoint '/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2307.719 ; gain = 0.000 ; free physical = 43867 ; free virtual = 89525
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15a9a2653

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2307.719 ; gain = 0.000 ; free physical = 43867 ; free virtual = 89526
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2307.719 ; gain = 0.000 ; free physical = 43861 ; free virtual = 89524

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1609c3207

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2307.719 ; gain = 0.000 ; free physical = 43777 ; free virtual = 89513

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14f5babfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2314.742 ; gain = 7.023 ; free physical = 43737 ; free virtual = 89508

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14f5babfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2314.742 ; gain = 7.023 ; free physical = 43736 ; free virtual = 89508
Phase 1 Placer Initialization | Checksum: 14f5babfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2314.742 ; gain = 7.023 ; free physical = 43735 ; free virtual = 89507

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1920385f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43700 ; free virtual = 89595

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1920385f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43698 ; free virtual = 89593

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce830b44

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43697 ; free virtual = 89593

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d2e546b5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43693 ; free virtual = 89588

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d2e546b5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43694 ; free virtual = 89590

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ac20bec2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43702 ; free virtual = 89599

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e4cd2dd7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43704 ; free virtual = 89601

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e4cd2dd7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43704 ; free virtual = 89601
Phase 3 Detail Placement | Checksum: 1e4cd2dd7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43698 ; free virtual = 89595

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 232086b21

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 232086b21

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43674 ; free virtual = 89572
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.262. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d95d091c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43675 ; free virtual = 89573
Phase 4.1 Post Commit Optimization | Checksum: 1d95d091c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43674 ; free virtual = 89573

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d95d091c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43675 ; free virtual = 89574

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d95d091c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43674 ; free virtual = 89573

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1da6891d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43672 ; free virtual = 89571
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1da6891d8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43671 ; free virtual = 89571
Ending Placer Task | Checksum: 14d99084a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43686 ; free virtual = 89585
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2426.797 ; gain = 119.078 ; free physical = 43686 ; free virtual = 89585
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2426.797 ; gain = 0.000 ; free physical = 43645 ; free virtual = 89572
INFO: [Common 17-1381] The checkpoint '/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2426.797 ; gain = 0.000 ; free physical = 43622 ; free virtual = 89535
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2426.797 ; gain = 0.000 ; free physical = 43657 ; free virtual = 89549
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2426.797 ; gain = 0.000 ; free physical = 43662 ; free virtual = 89553
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d3fa65f2 ConstDB: 0 ShapeSum: 799ea258 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 34e5fe44

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2426.797 ; gain = 0.000 ; free physical = 43496 ; free virtual = 89424
Post Restoration Checksum: NetGraph: 292ea4ae NumContArr: bb75996 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 34e5fe44

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2426.797 ; gain = 0.000 ; free physical = 43494 ; free virtual = 89424

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 34e5fe44

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2429.363 ; gain = 2.566 ; free physical = 43458 ; free virtual = 89389

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 34e5fe44

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2429.363 ; gain = 2.566 ; free physical = 43458 ; free virtual = 89389
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ff6fc9bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43432 ; free virtual = 89364
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.419  | TNS=0.000  | WHS=-1.559 | THS=-91.148|

Phase 2 Router Initialization | Checksum: 21b53bb21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43434 ; free virtual = 89367

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2038484a6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43367 ; free virtual = 89302

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.311  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f108ba7b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43304 ; free virtual = 89238

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.311  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18d68aa2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43287 ; free virtual = 89222
Phase 4 Rip-up And Reroute | Checksum: 18d68aa2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43287 ; free virtual = 89221

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18d68aa2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43285 ; free virtual = 89220

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18d68aa2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43284 ; free virtual = 89218
Phase 5 Delay and Skew Optimization | Checksum: 18d68aa2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43283 ; free virtual = 89217

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15f7deb45

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43266 ; free virtual = 89201
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.311  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 177a4de7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43263 ; free virtual = 89198
Phase 6 Post Hold Fix | Checksum: 177a4de7f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43262 ; free virtual = 89197

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.399606 %
  Global Horizontal Routing Utilization  = 0.397904 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 147e903f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43251 ; free virtual = 89186

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 147e903f2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43247 ; free virtual = 89182

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14dc9df87

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43210 ; free virtual = 89145

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.311  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14dc9df87

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43207 ; free virtual = 89141
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43236 ; free virtual = 89170

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2456.418 ; gain = 29.621 ; free physical = 43228 ; free virtual = 89163
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2456.422 ; gain = 0.004 ; free physical = 43111 ; free virtual = 89051
INFO: [Common 17-1381] The checkpoint '/data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /data5/workspace/thinv0/BTL_NHUNG/smart_toilet_system/smart_toilet_system_top/smart_toilet_system_top.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2845.910 ; gain = 262.270 ; free physical = 43010 ; free virtual = 88692
INFO: [Common 17-206] Exiting Vivado at Thu Jun 23 14:18:44 2022...
