// Seed: 2955650593
module module_0;
  always @(posedge id_1 == 1) id_1 = id_1;
  initial id_1 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_6;
  module_0 modCall_1 ();
  assign id_3[1] = 1 > (id_6#(
      .id_2(id_4),
      .id_4(id_4)
  ) && id_6 != id_5);
  reg id_7;
  always @(1'b0 or posedge 1'b0) id_7 <= 1;
endmodule
