<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1098" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1098{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1098{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1098{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1098{left:95px;bottom:1088px;}
#t5_1098{left:121px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t6_1098{left:95px;bottom:1063px;}
#t7_1098{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_1098{left:95px;bottom:1039px;}
#t9_1098{left:121px;bottom:1039px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_1098{left:95px;bottom:1016px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tb_1098{left:69px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_1098{left:69px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#td_1098{left:242px;bottom:981px;}
#te_1098{left:253px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tf_1098{left:69px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_1098{left:283px;bottom:965px;}
#th_1098{left:294px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_1098{left:69px;bottom:908px;letter-spacing:-0.09px;}
#tj_1098{left:154px;bottom:908px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tk_1098{left:69px;bottom:884px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tl_1098{left:69px;bottom:867px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_1098{left:564px;bottom:867px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#tn_1098{left:731px;bottom:867px;}
#to_1098{left:69px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_1098{left:727px;bottom:849px;}
#tq_1098{left:69px;bottom:816px;}
#tr_1098{left:95px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_1098{left:95px;bottom:803px;letter-spacing:-0.14px;}
#tt_1098{left:69px;bottom:776px;}
#tu_1098{left:95px;bottom:780px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#tv_1098{left:95px;bottom:763px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tw_1098{left:95px;bottom:746px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tx_1098{left:69px;bottom:720px;}
#ty_1098{left:95px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_1098{left:95px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t10_1098{left:95px;bottom:682px;}
#t11_1098{left:121px;bottom:682px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t12_1098{left:95px;bottom:658px;}
#t13_1098{left:121px;bottom:658px;letter-spacing:-0.12px;word-spacing:-0.39px;}
#t14_1098{left:95px;bottom:633px;}
#t15_1098{left:121px;bottom:633px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_1098{left:95px;bottom:609px;}
#t17_1098{left:121px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_1098{left:95px;bottom:584px;}
#t19_1098{left:121px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_1098{left:410px;bottom:584px;letter-spacing:-0.19px;}
#t1b_1098{left:440px;bottom:584px;letter-spacing:-0.19px;}
#t1c_1098{left:95px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t1d_1098{left:95px;bottom:545px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t1e_1098{left:95px;bottom:522px;letter-spacing:-0.14px;word-spacing:1.06px;}
#t1f_1098{left:95px;bottom:505px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1g_1098{left:95px;bottom:480px;}
#t1h_1098{left:121px;bottom:480px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#t1i_1098{left:121px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_1098{left:121px;bottom:437px;}
#t1k_1098{left:147px;bottom:439px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_1098{left:121px;bottom:413px;}
#t1m_1098{left:147px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1n_1098{left:121px;bottom:388px;}
#t1o_1098{left:147px;bottom:390px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1p_1098{left:121px;bottom:364px;}
#t1q_1098{left:147px;bottom:366px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1r_1098{left:121px;bottom:339px;}
#t1s_1098{left:147px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1t_1098{left:121px;bottom:317px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1u_1098{left:121px;bottom:300px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t1v_1098{left:121px;bottom:283px;letter-spacing:-0.18px;word-spacing:-0.15px;}
#t1w_1098{left:95px;bottom:259px;}
#t1x_1098{left:121px;bottom:259px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1y_1098{left:69px;bottom:209px;letter-spacing:-0.14px;}
#t1z_1098{left:91px;bottom:209px;letter-spacing:-0.12px;word-spacing:-0.12px;}
#t20_1098{left:91px;bottom:192px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_1098{left:69px;bottom:171px;letter-spacing:-0.16px;}
#t22_1098{left:91px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t23_1098{left:91px;bottom:154px;letter-spacing:-0.11px;}
#t24_1098{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t25_1098{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t26_1098{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1098{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1098{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1098{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1098{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_1098{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1098{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_1098{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s8_1098{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s9_1098{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1098" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1098Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1098" style="-webkit-user-select: none;"><object width="935" height="1210" data="1098/1098.svg" type="image/svg+xml" id="pdf1098" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1098" class="t s1_1098">30-10 </span><span id="t2_1098" class="t s1_1098">Vol. 3C </span>
<span id="t3_1098" class="t s2_1098">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_1098" class="t s3_1098">— </span><span id="t5_1098" class="t s3_1098">320H–323H, 330H–333H, 340H–343H, 350H–353H, 360H–363H, or 370H–373H (LVT entries); </span>
<span id="t6_1098" class="t s3_1098">— </span><span id="t7_1098" class="t s3_1098">380H–383H (initial count); or </span>
<span id="t8_1098" class="t s3_1098">— </span><span id="t9_1098" class="t s3_1098">3E0H–3E3H (divide configuration). </span>
<span id="ta_1098" class="t s3_1098">In all other cases, the access causes an APIC-access VM exit. </span>
<span id="tb_1098" class="t s3_1098">The processor virtualizes a write access to the APIC-access page by writing data to the corresponding page offset </span>
<span id="tc_1098" class="t s3_1098">on the virtual-APIC page. </span>
<span id="td_1098" class="t s4_1098">1 </span>
<span id="te_1098" class="t s3_1098">Following this, the processor performs certain actions after completion of the operation </span>
<span id="tf_1098" class="t s3_1098">of which the access was a part. </span>
<span id="tg_1098" class="t s4_1098">2 </span>
<span id="th_1098" class="t s3_1098">APIC-write emulation is described in Section 30.4.3.2. </span>
<span id="ti_1098" class="t s5_1098">30.4.3.2 </span><span id="tj_1098" class="t s5_1098">APIC-Write Emulation </span>
<span id="tk_1098" class="t s3_1098">If the processor virtualizes a write access to the APIC-access page, it performs additional actions after completion </span>
<span id="tl_1098" class="t s3_1098">of an operation of which the access was a part. These actions are called </span><span id="tm_1098" class="t s6_1098">APIC-write emulation</span><span id="tn_1098" class="t s3_1098">. </span>
<span id="to_1098" class="t s3_1098">The details of APIC-write emulation depend upon the page offset of the virtualized write access: </span>
<span id="tp_1098" class="t s4_1098">3 </span>
<span id="tq_1098" class="t s7_1098">• </span><span id="tr_1098" class="t s3_1098">080H (task priority). The processor clears bytes 3:1 of VTPR and then causes TPR virtualization (Section </span>
<span id="ts_1098" class="t s3_1098">30.1.2). </span>
<span id="tt_1098" class="t s7_1098">• </span><span id="tu_1098" class="t s3_1098">0B0H (end of interrupt). If the “virtual-interrupt delivery” VM-execution control is 1, the processor clears VEOI </span>
<span id="tv_1098" class="t s3_1098">and then causes EOI virtualization (Section 30.1.4); otherwise, the processor causes an APIC-write VM exit </span>
<span id="tw_1098" class="t s3_1098">(Section 30.4.3.3). </span>
<span id="tx_1098" class="t s7_1098">• </span><span id="ty_1098" class="t s3_1098">300H (interrupt command — low). If the “virtual-interrupt delivery” VM-execution control is 1, the processor </span>
<span id="tz_1098" class="t s3_1098">checks the value of VICR_LO to determine whether the following are all true: </span>
<span id="t10_1098" class="t s3_1098">— </span><span id="t11_1098" class="t s3_1098">Reserved bits (31:20, 17:16, 13) and bit 12 (delivery status) are all 0. </span>
<span id="t12_1098" class="t s3_1098">— </span><span id="t13_1098" class="t s3_1098">Bits 19:18 (destination shorthand) are 01B (self). </span>
<span id="t14_1098" class="t s3_1098">— </span><span id="t15_1098" class="t s3_1098">Bit 15 (trigger mode) is 0 (edge). </span>
<span id="t16_1098" class="t s3_1098">— </span><span id="t17_1098" class="t s3_1098">Bits 10:8 (delivery mode) are 000B (fixed). </span>
<span id="t18_1098" class="t s3_1098">— </span><span id="t19_1098" class="t s3_1098">Bits 7:4 (the upper half of the vector) are </span><span id="t1a_1098" class="t s6_1098">not </span><span id="t1b_1098" class="t s3_1098">0000B. </span>
<span id="t1c_1098" class="t s3_1098">If all of the items above are true, the processor performs self-IPI virtualization using the 8-bit vector in byte 0 </span>
<span id="t1d_1098" class="t s3_1098">of VICR_LO (Section 30.1.5). </span>
<span id="t1e_1098" class="t s3_1098">If the “virtual-interrupt delivery” VM-execution control is 0, or if any of the items above are false, behavior </span>
<span id="t1f_1098" class="t s3_1098">depends on the setting of the “IPI virtualization” VM-execution control: </span>
<span id="t1g_1098" class="t s3_1098">— </span><span id="t1h_1098" class="t s3_1098">If the “IPI virtualization” VM-execution control is 1, the processor checks the value of VICR_LO to determine </span>
<span id="t1i_1098" class="t s3_1098">whether the following are all true: </span>
<span id="t1j_1098" class="t s8_1098">• </span><span id="t1k_1098" class="t s3_1098">Reserved bits (31:20, 17:16, 13) and bit 12 (delivery status) are all 0. </span>
<span id="t1l_1098" class="t s8_1098">• </span><span id="t1m_1098" class="t s3_1098">Bits 19:18 (destination shorthand) are 00B (no shorthand). </span>
<span id="t1n_1098" class="t s8_1098">• </span><span id="t1o_1098" class="t s3_1098">Bit 15 (trigger mode) is 0 (edge). </span>
<span id="t1p_1098" class="t s8_1098">• </span><span id="t1q_1098" class="t s3_1098">Bit 11 (destination mode) is 0 (physical). </span>
<span id="t1r_1098" class="t s8_1098">• </span><span id="t1s_1098" class="t s3_1098">Bits 10:8 (delivery mode) are 000B (fixed). </span>
<span id="t1t_1098" class="t s3_1098">If all of the items above are true, the processor performs IPI virtualization using the 8-bit vector in byte 0 </span>
<span id="t1u_1098" class="t s3_1098">of VICR_LO and the 8-bit APIC ID in VICR_HI[31:24] (Section 30.1.6); otherwise, the processor causes an </span>
<span id="t1v_1098" class="t s3_1098">APIC-write VM exit. </span>
<span id="t1w_1098" class="t s3_1098">— </span><span id="t1x_1098" class="t s3_1098">If the “IPI virtualization” VM-execution control is 0, the processor causes an APIC-write VM exit. </span>
<span id="t1y_1098" class="t s9_1098">1. </span><span id="t1z_1098" class="t s9_1098">The memory type used for accesses that write to the virtual-APIC page is reported in bits 53:50 of the IA32_VMX_BASIC MSR (see </span>
<span id="t20_1098" class="t s9_1098">Appendix A.1). </span>
<span id="t21_1098" class="t s9_1098">2. </span><span id="t22_1098" class="t s9_1098">Recall that, for the purposes of this discussion, an operation is an iteration of a REP-prefixed string instruction, an execution of any </span>
<span id="t23_1098" class="t s9_1098">other instruction, or delivery of an event through the IDT. </span>
<span id="t24_1098" class="t s9_1098">3. </span><span id="t25_1098" class="t s9_1098">For any operation, there can be only one page offset for which a write access was virtualized. This is because a write access is not </span>
<span id="t26_1098" class="t s9_1098">virtualized if the processor has already virtualized a write access for the same operation with a different page offset. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
