Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using "x" or "z" File: C:/Users/mbkea/Documents/_OIT/2021/Winter/cst-231/labs/_2/lab2/adc_1/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 718
