set_property PACKAGE_PIN R28 [get_ports reset_rtl_0]
set_property IOSTANDARD LVCMOS18 [get_ports reset_rtl_0]
set_property PULLTYPE PULLUP [get_ports reset_rtl_0]
set_false_path -from [get_ports reset_rtl_0]

# PCIe x8 reference clock
set_property PACKAGE_PIN J8 [get_ports diff_clock_rtl_0_clk_p]
set_property PACKAGE_PIN J7 [get_ports diff_clock_rtl_0_clk_n]
create_clock -name pcie_refclk -period 10.000 [get_ports diff_clock_rtl_0_clk_p]

# PCIe x8 lanes
set_property PACKAGE_PIN F2 [get_ports {pcie_7x_mgt_rtl_0_txp[0]}]
set_property PACKAGE_PIN F1 [get_ports {pcie_7x_mgt_rtl_0_txn[0]}]
set_property PACKAGE_PIN H2 [get_ports {pcie_7x_mgt_rtl_0_txp[1]}]
set_property PACKAGE_PIN H1 [get_ports {pcie_7x_mgt_rtl_0_txn[1]}]
set_property PACKAGE_PIN K2 [get_ports {pcie_7x_mgt_rtl_0_txp[2]}]
set_property PACKAGE_PIN K1 [get_ports {pcie_7x_mgt_rtl_0_txn[2]}]
set_property PACKAGE_PIN M2 [get_ports {pcie_7x_mgt_rtl_0_txp[3]}]
set_property PACKAGE_PIN M1 [get_ports {pcie_7x_mgt_rtl_0_txn[3]}]
#set_property PACKAGE_PIN N4 [get_ports {pcie_7x_mgt_rtl_0_txp[4]}]
#set_property PACKAGE_PIN N3 [get_ports {pcie_7x_mgt_rtl_0_txn[4]}]
#set_property PACKAGE_PIN P2 [get_ports {pcie_7x_mgt_rtl_0_txp[5]}]
#set_property PACKAGE_PIN P1 [get_ports {pcie_7x_mgt_rtl_0_txn[5]}]
#set_property PACKAGE_PIN T2 [get_ports {pcie_7x_mgt_rtl_0_txp[6]}]
#set_property PACKAGE_PIN T1 [get_ports {pcie_7x_mgt_rtl_0_txn[6]}]
#set_property PACKAGE_PIN U4 [get_ports {pcie_7x_mgt_rtl_0_txp[7]}]
#set_property PACKAGE_PIN U3 [get_ports {pcie_7x_mgt_rtl_0_txn[7]}]

set_property PACKAGE_PIN H6 [get_ports {pcie_7x_mgt_rtl_0_rxp[0]}]
set_property PACKAGE_PIN H5 [get_ports {pcie_7x_mgt_rtl_0_rxn[0]}]
set_property PACKAGE_PIN J4 [get_ports {pcie_7x_mgt_rtl_0_rxp[1]}]
set_property PACKAGE_PIN J3 [get_ports {pcie_7x_mgt_rtl_0_rxn[1]}]
set_property PACKAGE_PIN K6 [get_ports {pcie_7x_mgt_rtl_0_rxp[2]}]
set_property PACKAGE_PIN K5 [get_ports {pcie_7x_mgt_rtl_0_rxn[2]}]
set_property PACKAGE_PIN L4 [get_ports {pcie_7x_mgt_rtl_0_rxp[3]}]
set_property PACKAGE_PIN L3 [get_ports {pcie_7x_mgt_rtl_0_rxn[3]}]
#set_property PACKAGE_PIN M6 [get_ports {pcie_7x_mgt_rtl_0_rxp[4]}]
#set_property PACKAGE_PIN M5 [get_ports {pcie_7x_mgt_rtl_0_rxn[4]}]
#set_property PACKAGE_PIN P6 [get_ports {pcie_7x_mgt_rtl_0_rxp[5]}]
#set_property PACKAGE_PIN P5 [get_ports {pcie_7x_mgt_rtl_0_rxn[5]}]
#set_property PACKAGE_PIN R4 [get_ports {pcie_7x_mgt_rtl_0_rxp[6]}]
#set_property PACKAGE_PIN R3 [get_ports {pcie_7x_mgt_rtl_0_rxn[6]}]
#set_property PACKAGE_PIN T6 [get_ports {pcie_7x_mgt_rtl_0_rxp[7]}]
#set_property PACKAGE_PIN T5 [get_ports {pcie_7x_mgt_rtl_0_rxn[7]}]

# PCIe link-up indicator
set_property PACKAGE_PIN P30 [get_ports user_lnk_up_0]
set_property IOSTANDARD LVCMOS18 [get_ports user_lnk_up_0]


set_property PACKAGE_PIN N30 [get_ports c0_init_calib_complete_0]
set_property IOSTANDARD LVCMOS18 [get_ports c0_init_calib_complete_0]

set_property PACKAGE_PIN M30 [get_ports c1_init_calib_complete_0]
set_property IOSTANDARD LVCMOS18 [get_ports c1_init_calib_complete_0]


