

================================================================
== Vitis HLS Report for 'multihart_ip'
================================================================
* Date:           Wed Aug 10 07:57:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        multihart_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  14.468 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%nbc_V_1_loc = alloca i64 1"   --->   Operation 13 'alloca' 'nbc_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nbi_V_1_loc = alloca i64 1"   --->   Operation 14 'alloca' 'nbi_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%start_pc_addr = getelementptr i32 %start_pc, i64 0, i64 0" [fetch.cpp:21]   --->   Operation 15 'getelementptr' 'start_pc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%start_pc_load = load i3 %start_pc_addr" [fetch.cpp:21]   --->   Operation 16 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/2] (2.32ns)   --->   "%start_pc_load = load i3 %start_pc_addr" [fetch.cpp:21]   --->   Operation 17 'load' 'start_pc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V = trunc i32 %start_pc_load"   --->   Operation 18 'trunc' 'f_state_fetch_pc_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%start_pc_addr_1 = getelementptr i32 %start_pc, i64 0, i64 1" [fetch.cpp:21]   --->   Operation 19 'getelementptr' 'start_pc_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (2.32ns)   --->   "%start_pc_load_1 = load i3 %start_pc_addr_1" [fetch.cpp:21]   --->   Operation 20 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%start_pc_load_1 = load i3 %start_pc_addr_1" [fetch.cpp:21]   --->   Operation 21 'load' 'start_pc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_54 = trunc i32 %start_pc_load_1"   --->   Operation 22 'trunc' 'f_state_fetch_pc_V_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%start_pc_addr_2 = getelementptr i32 %start_pc, i64 0, i64 2" [fetch.cpp:21]   --->   Operation 23 'getelementptr' 'start_pc_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.32ns)   --->   "%start_pc_load_2 = load i3 %start_pc_addr_2" [fetch.cpp:21]   --->   Operation 24 'load' 'start_pc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 25 [1/2] (2.32ns)   --->   "%start_pc_load_2 = load i3 %start_pc_addr_2" [fetch.cpp:21]   --->   Operation 25 'load' 'start_pc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_55 = trunc i32 %start_pc_load_2"   --->   Operation 26 'trunc' 'f_state_fetch_pc_V_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%start_pc_addr_3 = getelementptr i32 %start_pc, i64 0, i64 3" [fetch.cpp:21]   --->   Operation 27 'getelementptr' 'start_pc_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (2.32ns)   --->   "%start_pc_load_3 = load i3 %start_pc_addr_3" [fetch.cpp:21]   --->   Operation 28 'load' 'start_pc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 29 [1/2] (2.32ns)   --->   "%start_pc_load_3 = load i3 %start_pc_addr_3" [fetch.cpp:21]   --->   Operation 29 'load' 'start_pc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_56 = trunc i32 %start_pc_load_3"   --->   Operation 30 'trunc' 'f_state_fetch_pc_V_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%start_pc_addr_4 = getelementptr i32 %start_pc, i64 0, i64 4" [fetch.cpp:21]   --->   Operation 31 'getelementptr' 'start_pc_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (2.32ns)   --->   "%start_pc_load_4 = load i3 %start_pc_addr_4" [fetch.cpp:21]   --->   Operation 32 'load' 'start_pc_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 33 [1/2] (2.32ns)   --->   "%start_pc_load_4 = load i3 %start_pc_addr_4" [fetch.cpp:21]   --->   Operation 33 'load' 'start_pc_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_57 = trunc i32 %start_pc_load_4"   --->   Operation 34 'trunc' 'f_state_fetch_pc_V_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%start_pc_addr_5 = getelementptr i32 %start_pc, i64 0, i64 5" [fetch.cpp:21]   --->   Operation 35 'getelementptr' 'start_pc_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (2.32ns)   --->   "%start_pc_load_5 = load i3 %start_pc_addr_5" [fetch.cpp:21]   --->   Operation 36 'load' 'start_pc_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 37 [1/2] (2.32ns)   --->   "%start_pc_load_5 = load i3 %start_pc_addr_5" [fetch.cpp:21]   --->   Operation 37 'load' 'start_pc_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_58 = trunc i32 %start_pc_load_5"   --->   Operation 38 'trunc' 'f_state_fetch_pc_V_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%start_pc_addr_6 = getelementptr i32 %start_pc, i64 0, i64 6" [fetch.cpp:21]   --->   Operation 39 'getelementptr' 'start_pc_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [2/2] (2.32ns)   --->   "%start_pc_load_6 = load i3 %start_pc_addr_6" [fetch.cpp:21]   --->   Operation 40 'load' 'start_pc_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 41 [1/2] (2.32ns)   --->   "%start_pc_load_6 = load i3 %start_pc_addr_6" [fetch.cpp:21]   --->   Operation 41 'load' 'start_pc_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_59 = trunc i32 %start_pc_load_6"   --->   Operation 42 'trunc' 'f_state_fetch_pc_V_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%start_pc_addr_7 = getelementptr i32 %start_pc, i64 0, i64 7" [fetch.cpp:21]   --->   Operation 43 'getelementptr' 'start_pc_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [2/2] (2.32ns)   --->   "%start_pc_load_7 = load i3 %start_pc_addr_7" [fetch.cpp:21]   --->   Operation 44 'load' 'start_pc_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 45 [1/1] (1.00ns)   --->   "%running_hart_set_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %running_hart_set"   --->   Operation 45 'read' 'running_hart_set_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%h_running_V = trunc i32 %running_hart_set_read"   --->   Operation 46 'trunc' 'h_running_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.97ns)   --->   "%has_exited_V = xor i1 %h_running_V, i1 1"   --->   Operation 47 'xor' 'has_exited_V' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%h_running_V_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 1"   --->   Operation 48 'bitselect' 'h_running_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.97ns)   --->   "%has_exited_V_1 = xor i1 %h_running_V_8, i1 1"   --->   Operation 49 'xor' 'has_exited_V_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%h_running_V_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 2"   --->   Operation 50 'bitselect' 'h_running_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.97ns)   --->   "%has_exited_V_2 = xor i1 %h_running_V_9, i1 1"   --->   Operation 51 'xor' 'has_exited_V_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%h_running_V_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 3"   --->   Operation 52 'bitselect' 'h_running_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.97ns)   --->   "%has_exited_V_3 = xor i1 %h_running_V_10, i1 1"   --->   Operation 53 'xor' 'has_exited_V_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%h_running_V_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 4"   --->   Operation 54 'bitselect' 'h_running_V_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.97ns)   --->   "%has_exited_V_4 = xor i1 %h_running_V_11, i1 1"   --->   Operation 55 'xor' 'has_exited_V_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%h_running_V_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 5"   --->   Operation 56 'bitselect' 'h_running_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.97ns)   --->   "%has_exited_V_5 = xor i1 %h_running_V_12, i1 1"   --->   Operation 57 'xor' 'has_exited_V_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%h_running_V_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 6"   --->   Operation 58 'bitselect' 'h_running_V_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.97ns)   --->   "%has_exited_V_6 = xor i1 %h_running_V_13, i1 1"   --->   Operation 59 'xor' 'has_exited_V_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%h_running_V_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %running_hart_set_read, i32 7"   --->   Operation 60 'bitselect' 'h_running_V_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.97ns)   --->   "%has_exited_V_7 = xor i1 %h_running_V_14, i1 1"   --->   Operation 61 'xor' 'has_exited_V_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/2] (2.32ns)   --->   "%start_pc_load_7 = load i3 %start_pc_addr_7" [fetch.cpp:21]   --->   Operation 62 'load' 'start_pc_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%f_state_fetch_pc_V_60 = trunc i32 %start_pc_load_7"   --->   Operation 63 'trunc' 'f_state_fetch_pc_V_60' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 13.8>
ST_10 : Operation 64 [2/2] (13.8ns)   --->   "%call_ln947 = call void @multihart_ip_Pipeline_VITIS_LOOP_189_1, i1 %has_exited_V, i1 %has_exited_V_1, i1 %has_exited_V_2, i1 %has_exited_V_3, i1 %has_exited_V_4, i1 %has_exited_V_5, i1 %has_exited_V_6, i1 %has_exited_V_7, i16 %f_state_fetch_pc_V_54, i16 %f_state_fetch_pc_V, i1 %h_running_V_14, i1 %h_running_V_13, i1 %h_running_V_12, i1 %h_running_V_11, i1 %h_running_V_10, i1 %h_running_V_9, i1 %h_running_V_8, i1 %h_running_V, i16 %f_state_fetch_pc_V_55, i16 %f_state_fetch_pc_V_56, i16 %f_state_fetch_pc_V_57, i16 %f_state_fetch_pc_V_58, i16 %f_state_fetch_pc_V_59, i16 %f_state_fetch_pc_V_60, i32 %code_ram, i32 %data_ram, i32 %nbi_V_1_loc, i32 %nbc_V_1_loc"   --->   Operation 64 'call' 'call_ln947' <Predicate = true> <Delay = 13.8> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 65 [1/2] (2.55ns)   --->   "%call_ln947 = call void @multihart_ip_Pipeline_VITIS_LOOP_189_1, i1 %has_exited_V, i1 %has_exited_V_1, i1 %has_exited_V_2, i1 %has_exited_V_3, i1 %has_exited_V_4, i1 %has_exited_V_5, i1 %has_exited_V_6, i1 %has_exited_V_7, i16 %f_state_fetch_pc_V_54, i16 %f_state_fetch_pc_V, i1 %h_running_V_14, i1 %h_running_V_13, i1 %h_running_V_12, i1 %h_running_V_11, i1 %h_running_V_10, i1 %h_running_V_9, i1 %h_running_V_8, i1 %h_running_V, i16 %f_state_fetch_pc_V_55, i16 %f_state_fetch_pc_V_56, i16 %f_state_fetch_pc_V_57, i16 %f_state_fetch_pc_V_58, i16 %f_state_fetch_pc_V_59, i16 %f_state_fetch_pc_V_60, i32 %code_ram, i32 %data_ram, i32 %nbi_V_1_loc, i32 %nbc_V_1_loc"   --->   Operation 65 'call' 'call_ln947' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 1.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%spectopmodule_ln97 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [multihart_ip.cpp:97]   --->   Operation 66 'spectopmodule' 'spectopmodule_ln97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %running_hart_set"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %running_hart_set, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %start_pc, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %start_pc, i64 666, i64 207, i64 1"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %start_pc"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code_ram, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %code_ram, i64 666, i64 207, i64 1"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code_ram"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_ram, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %data_ram, i64 666, i64 207, i64 1"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_ram"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_instruction"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_instruction, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nb_cycle"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nb_cycle, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %data_ram"   --->   Operation 89 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%nbi_V_1_loc_load = load i32 %nbi_V_1_loc"   --->   Operation 90 'load' 'nbi_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%nbc_V_1_loc_load = load i32 %nbc_V_1_loc"   --->   Operation 91 'load' 'nbc_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (1.00ns)   --->   "%write_ln229 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_cycle, i32 %nbc_V_1_loc_load" [multihart_ip.cpp:229]   --->   Operation 92 'write' 'write_ln229' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 93 [1/1] (1.00ns)   --->   "%write_ln230 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %nb_instruction, i32 %nbi_V_1_loc_load" [multihart_ip.cpp:230]   --->   Operation 93 'write' 'write_ln230' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln240 = ret" [multihart_ip.cpp:240]   --->   Operation 94 'ret' 'ret_ln240' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('start_pc_addr', fetch.cpp:21) [50]  (0 ns)
	'load' operation ('val', fetch.cpp:21) on array 'start_pc' [51]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', fetch.cpp:21) on array 'start_pc' [51]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', fetch.cpp:21) on array 'start_pc' [54]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', fetch.cpp:21) on array 'start_pc' [57]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', fetch.cpp:21) on array 'start_pc' [60]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', fetch.cpp:21) on array 'start_pc' [63]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', fetch.cpp:21) on array 'start_pc' [66]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', fetch.cpp:21) on array 'start_pc' [69]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('val', fetch.cpp:21) on array 'start_pc' [72]  (2.32 ns)

 <State 10>: 13.8ns
The critical path consists of the following:
	'call' operation ('call_ln947') to 'multihart_ip_Pipeline_VITIS_LOOP_189_1' [74]  (13.8 ns)

 <State 11>: 2.55ns
The critical path consists of the following:
	'call' operation ('call_ln947') to 'multihart_ip_Pipeline_VITIS_LOOP_189_1' [74]  (2.55 ns)

 <State 12>: 1ns
The critical path consists of the following:
	'load' operation ('nbc_V_1_loc_load') on local variable 'nbc_V_1_loc' [76]  (0 ns)
	s_axi write operation ('write_ln229', multihart_ip.cpp:229) on port 'nb_cycle' (multihart_ip.cpp:229) [77]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
