vhdl xil_defaultlib  \
"../../../../sineInverter.gen/sources_1/ip/tick_gen/sim/tick_gen.vhd" \

nosort
