# 4-stage-pipelined-processor_vhdl
A 4-stage pipelined multimedia processor implemented in VHDL with custom C++ assembler support. Designed as a final project for  computer arch
