// SPDX-License-Identifier: GPL-2.0-or-later
/dts-v1/;

#include "rtl930x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	compatible = "zyxel,xgs1210-12", "realtek,rtl838x-soc";
	model = "Zyxel XGS1210-12 Switch";

	// mw.l 0xb8003308 0x00200000 active low toggles PHY reset
	// GPIO 21: phy power, needs to be 1
	chosen {
		bootargs = "console=ttyS0,115200";
	};

	i2c0: i2c-rtl9300 {
		compatible = "realtek,rtl9300-i2c";
		reg = <0x1b00036c 0x3c>;
		#address-cells = <1>;
		#size-cells = <0>;
		sda-pin = <9>;
		scl-pin = <8>;
	};

	i2cmux {
		compatible = "realtek,i2c-mux-rtl9300";
		#address-cells = <1>;
		#size-cells = <0>;
		i2c-parent = <&i2c0>;

		/* i2c of the left SFP cage: port 11 */
		i2c01: i2c-rtl9300-1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <9>;
			scl-pin = <8>;
		};

		/* i2c of the right SFP cage: port 12 */
		i2c02: i2c-rtl9300-2 {
			reg = <2>;
			#address-cells = <1>;
			#size-cells = <0>;
			sda-pin = <10>;
			scl-pin = <8>;
		};
	};

	sfp0: sfp-p11 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c01>;
		los-gpio = <&gpio0 13 GPIO_ACTIVE_HIGH>;
//		tx-fault-gpio = <&gpio0 22 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio0 12 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio0 11 GPIO_ACTIVE_HIGH>;
	};

	sfp1: sfp-p12 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c02>;
		los-gpio = <&gpio0 17 GPIO_ACTIVE_HIGH>;
//		tx-fault-gpio = <&gpio0 28 GPIO_ACTIVE_HIGH>;
		mod-def0-gpio = <&gpio0 16 GPIO_ACTIVE_LOW>;
		tx-disable-gpio = <&gpio0 15 GPIO_ACTIVE_HIGH>;
	};

	// Reset-button: GPIO 22
	keys {
		compatible = "gpio-keys-polled";
		poll-interval = <20>;

		mode {
			label = "reset";
			gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};
};

&spi0 {
	status = "okay";
	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0xe0000>;
				read-only;
			};
			partition@40000 {
				label = "u-boot-env";
				reg = <0xe0000 0x10000>;
				read-only;
			};
			partition@50000 {
				label = "u-boot-env2";
				reg = <0xf0000 0x10000>;
				read-only;
			};
			partition@60000 {
				label = "jffs";
				reg = <0x100000 0x100000>;
			};
			partition@160000 {
				label = "jffs2";
				reg = <0x200000 0x100000>;
			};
			partition@300000 {
				label = "firmware1";
				reg = <0x300000 0x680000>;
			};
			partition@980000 {
				label = "firmware2";
				reg = <0x980000 0x680000>;
			};
		};
	};
};

&ethernet0 {
	mdio: mdio-bus {
		compatible = "realtek,rtl838x-mdio";
		regmap = <&ethernet0>;
		#address-cells = <1>;
		#size-cells = <0>;

		/* Internal phy */
		phy0: ethernet-phy@0 {
			reg = <0>;
			compatible = "ethernet-phy-ieee802.3-c22";
		};
		phy1: ethernet-phy@1 {
			reg = <1>;
			compatible = "ethernet-phy-ieee802.3-c22";
		};
		phy2: ethernet-phy@2 {
			reg = <2>;
			compatible = "ethernet-phy-ieee802.3-c22";
		};
		phy3: ethernet-phy@3 {
			reg = <3>;
			compatible = "ethernet-phy-ieee802.3-c22";
		};
		phy4: ethernet-phy@4 {
			reg = <4>;
			compatible = "ethernet-phy-ieee802.3-c22";
		};
		phy5: ethernet-phy@5 {
			reg = <5>;
			compatible = "ethernet-phy-ieee802.3-c22";
		};
		phy6: ethernet-phy@6 {
			reg = <6>;
			compatible = "ethernet-phy-ieee802.3-c22";
		};
		phy7: ethernet-phy@7 {
			reg = <7>;
			compatible = "ethernet-phy-ieee802.3-c22";
		};

		phy24: ethernet-phy@24 {
			reg = <24>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <1 8>;
		};

		phy25: ethernet-phy@25 {
			reg = <25>;
			compatible = "ethernet-phy-ieee802.3-c45";
			rtl9300,smi-address = <2 9>;
		};

		/* SFP Ports */
		phy26: ethernet-phy@26 {
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			reg = <26>;
			rtl9300,smi-address = <3 8>; // guessing
			sds = < 8 >;
		};
		phy27: ethernet-phy@27 {
			compatible = "ethernet-phy-ieee802.3-c45";
			phy-is-integrated;
			reg = <27>;
			rtl9300,smi-address = <4 0>;
			sds = < 9 >;
		};
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan1";
			phy-handle = <&phy0>;
			phy-mode = "internal";
		};
		port@1 {
			reg = <1>;
			label = "lan2";
			phy-handle = <&phy1>;
			phy-mode = "internal";
		};
		port@2 {
			reg = <2>;
			label = "lan3";
			phy-handle = <&phy2>;
			phy-mode = "internal";
		};
		port@3 {
			reg = <3>;
			label = "lan4";
			phy-handle = <&phy3>;
			phy-mode = "internal";
		};
		port@4 {
			reg = <4>;
			label = "lan5";
			phy-handle = <&phy4>;
			phy-mode = "internal";
		};
		port@5 {
			reg = <5>;
			label = "lan6";
			phy-handle = <&phy5>;
			phy-mode = "internal";
		};
		port@6 {
			reg = <6>;
			label = "lan7";
			phy-handle = <&phy6>;
			phy-mode = "internal";
		};
		port@7 {
			reg = <7>;
			label = "lan8";
			phy-handle = <&phy7>;
			phy-mode = "internal";
		};

		port@24 {
			reg = <24>;
			label = "lan9";
			phy-mode = "hsgmii";
			phy-handle = <&phy24>;
		};
		port@25 {
			reg = <25>;
			label = "lan10";
			phy-mode = "hsgmii";
			phy-handle = <&phy25>;
		};


		/* SFP cages */
		port@26 {
			reg = <26>;
			label = "lan11";
			phy-mode = "10gbase-kr";  // 1000base-x 10gbase-kr
			phy-handle = <&phy26>;
//			managed = "in-band-status";
			sfp = <&sfp0>;

			fixed-link {
				speed = <10000>;
				full-duplex;
				pause;
			};

		};
		port@27 {
			reg = <27>;
			label = "lan12";
			phy-mode = "10gbase-kr";
			phy-handle = <&phy27>;
			sfp = <&sfp1>;

			fixed-link {
				speed = <10000>;
				full-duplex;
				pause;
			};

		};

		port@28 {
			ethernet = <&ethernet0>;
			reg = <28>;
			phy-mode = "internal";
			fixed-link {
				speed = <1000>;
				full-duplex;
			};
		};
	};
};
