# Xilinx_IPcore_ALU_Machine

Digital Logic System Design Using Vivado IP Integrator, IP Catalog Components and User Designed IP

## Description

Creat Xilinx Vivado IP Integrator, design an Arithmetic Execution Unit (AEU) simulate, implement, and test it on the Basys3 FPGA board.

## Getting Started

* Create new project on Vivado with Basys3 Board selected.
* Create new Board Design.
* Implement IP from Vivado Library

* Create new project outside of main project. create Design of MUX3x1. </n>
  Create User IP of current design. 
* Reapeat former process as well as fo MUX2x1.

* Open main project and Board Design. Add User IP repository 


### Dependencies

* Vivado 2020.2
* Windows 10
 

## Help

## Authors

    Hiroaki Nakahara
    https://www.linkedin.com/in/hiroaki-nakahara-b9021a209/


### Version History
  *   3/07/22 v0.1  Published.
  
### read me update
*   4/25/22 

## Acknowledgments

Inspiration, code snippets, etc.
* [awesome-readme](https://github.com/matiassingers/awesome-readme)
* [Digilent Basys 3 Board Specification](https://digilent.com/reference/_media/basys3:basys3_rm.pdf)
