strict digraph "compose( ,  )" {
	node [label="\N"];
	"856:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133ff27d0>",
		fillcolor=springgreen,
		label="856:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"857:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133ff2610>",
		fillcolor=turquoise,
		label="857:BL
InProgress <= #Tp 1'b0;
WriteOp <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff25d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133ff2790>]",
		style=filled,
		typ=Block];
	"856:IF" -> "857:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=856];
	"862:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133ff2850>",
		fillcolor=turquoise,
		label="862:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"856:IF" -> "862:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=856];
	"888:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133fe3850>",
		fillcolor=springgreen,
		label="888:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"889:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe37d0>",
		fillcolor=firebrick,
		label="889:NS
BitCounter[6:0] <= #Tp 7'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe37d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"888:IF" -> "889:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=888];
	"891:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fe3810>",
		fillcolor=turquoise,
		label="891:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"888:IF" -> "891:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=888];
	"clkgen.371:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f637d0>",
		fillcolor=turquoise,
		label="clkgen.371:BL
Counter[7:0] <= #Tp CounterPreset[7:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f63990>]",
		style=filled,
		typ=Block];
	"clkgen.Leaf_364:AL"	 [def_var="['Counter']",
		label="clkgen.Leaf_364:AL"];
	"clkgen.371:BL" -> "clkgen.Leaf_364:AL"	 [cond="[]",
		lineno=None];
	"841:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133ff6890>",
		clk_sens=True,
		fillcolor=gold,
		label="841:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'RStat', 'RStatStart', 'SyncStatMdcEn', 'WCtrlData', 'WCtrlDataStart', 'Nvalid', 'EndBusy', 'InProgress', 'InProgress_\
q3']"];
	"842:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133ff6990>",
		fillcolor=springgreen,
		label="842:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"841:AL" -> "842:IF"	 [cond="[]",
		lineno=None];
	"763:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427e950>",
		fillcolor=firebrick,
		label="763:NS
RStatStart <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427e950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_743:AL"	 [def_var="['RStatStart', 'WCtrlDataStart_q', 'WCtrlDataStart']",
		label="Leaf_743:AL"];
	"763:NS" -> "Leaf_743:AL"	 [cond="[]",
		lineno=None];
	"702:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427be10>",
		fillcolor=firebrick,
		label="702:NS
UpdateMIIRX_DATAReg <= #Tp 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427be10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_694:AL"	 [def_var="['UpdateMIIRX_DATAReg']",
		label="Leaf_694:AL"];
	"702:NS" -> "Leaf_694:AL"	 [cond="[]",
		lineno=None];
	"894:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133fd84d0>",
		fillcolor=springgreen,
		label="894:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"902:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd8590>",
		fillcolor=firebrick,
		label="902:NS
BitCounter[6:0] <= #Tp 7'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd8590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"894:IF" -> "902:NS"	 [cond="['InProgress']",
		label="!(InProgress)",
		lineno=894];
	"895:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fe3b50>",
		fillcolor=turquoise,
		label="895:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"894:IF" -> "895:BL"	 [cond="['InProgress']",
		label=InProgress,
		lineno=894];
	"686:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f413427b210>",
		fillcolor=turquoise,
		label="686:BL
EndBusy_d <= #Tp ~InProgress_q2 & InProgress_q3;
EndBusy <= #Tp EndBusy_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427b090>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f413427b390>]",
		style=filled,
		typ=Block];
	"Leaf_678:AL"	 [def_var="['EndBusy_d', 'EndBusy']",
		label="Leaf_678:AL"];
	"686:BL" -> "Leaf_678:AL"	 [cond="[]",
		lineno=None];
	"914:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133fc7510>",
		def_var="['ByteSelect']",
		fillcolor=deepskyblue,
		label="914:AS
ByteSelect[3] = InProgress & WriteOp & (BitCounter == 7'h38);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['InProgress', 'WriteOp', 'BitCounter']"];
	"shftrg.214:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133f841d0>",
		clk_sens=True,
		fillcolor=gold,
		label="shftrg.214:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Mdi', 'WriteOp', 'MdcEn_n', 'Fiad', 'Rgad', 'LatchByte', 'ShiftReg', 'CtrlData', 'ByteSelect']"];
	"914:AS" -> "shftrg.214:AL";
	"752:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4134278cd0>",
		fillcolor=turquoise,
		label="752:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"753:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f413427e1d0>",
		fillcolor=springgreen,
		label="753:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"752:BL" -> "753:IF"	 [cond="[]",
		lineno=None];
	"shftrg.216:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f84910>",
		fillcolor=springgreen,
		label="shftrg.216:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"shftrg.217:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f84750>",
		fillcolor=turquoise,
		label="shftrg.217:BL
ShiftReg[7:0] <= #Tp 8'h0;
Prsd[15:0] <= #Tp 16'h0;
LinkFail <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f84490>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133f84710>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f848d0>]",
		style=filled,
		typ=Block];
	"shftrg.216:IF" -> "shftrg.217:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=216];
	"shftrg.223:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f84990>",
		fillcolor=turquoise,
		label="shftrg.223:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"shftrg.216:IF" -> "shftrg.223:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=216];
	"771:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f413427ecd0>",
		clk_sens=True,
		fillcolor=gold,
		label="771:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'InProgress_q3', 'InProgress_q2', 'ScanStat_q2', 'SyncStatMdcEn']"];
	"772:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f413427ec90>",
		fillcolor=turquoise,
		label="772:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"771:AL" -> "772:BL"	 [cond="[]",
		lineno=None];
	"shftrg.233:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393350>",
		fillcolor=firebrick,
		label="shftrg.233:NS
ShiftReg[7:0] <= #Tp 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"shftrg.Leaf_214:AL"	 [def_var="['ShiftReg', 'LinkFail', 'Prsd']",
		label="shftrg.Leaf_214:AL"];
	"shftrg.233:NS" -> "shftrg.Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"867:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133ff2c10>",
		fillcolor=springgreen,
		label="867:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"868:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff2d90>",
		fillcolor=firebrick,
		label="868:NS
WriteOp <= #Tp WriteDataOp;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff2d90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"867:IF" -> "868:NS"	 [cond="['InProgress']",
		label="(~InProgress)",
		lineno=867];
	"782:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fd6450>",
		fillcolor=turquoise,
		label="782:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"783:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133fd6650>",
		fillcolor=springgreen,
		label="783:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"782:BL" -> "783:IF"	 [cond="[]",
		lineno=None];
	"clkgen.387:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f56250>",
		fillcolor=springgreen,
		label="clkgen.387:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"clkgen.388:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f563d0>",
		fillcolor=firebrick,
		label="clkgen.388:NS
Mdc <= #Tp ~Mdc;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f563d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"clkgen.387:IF" -> "clkgen.388:NS"	 [cond="['CountEq0']",
		label=CountEq0,
		lineno=387];
	"outctrl.Leaf_516:AL"	 [def_var="['MdoEn_d', 'MdoEn_2d', 'MdoEn']",
		label="outctrl.Leaf_516:AL"];
	"outctrl.516:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133f62790>",
		clk_sens=True,
		fillcolor=gold,
		label="outctrl.516:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MdcEn_n', 'MdoEn_2d', 'SerialEn', 'MdoEn_d', 'InProgress', 'BitCounter']"];
	"outctrl.Leaf_516:AL" -> "outctrl.516:AL";
	"845:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff2150>",
		fillcolor=firebrick,
		label="845:NS
Busy <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff2150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_841:AL"	 [def_var="['Busy']",
		label="Leaf_841:AL"];
	"845:NS" -> "Leaf_841:AL"	 [cond="[]",
		lineno=None];
	"784:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd67d0>",
		fillcolor=firebrick,
		label="784:NS
Nvalid <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd67d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"783:IF" -> "784:NS"	 [cond="['ScanStat_q2', 'SyncStatMdcEn']",
		label="(ScanStat_q2 & ~SyncStatMdcEn)",
		lineno=783];
	"679:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4134268a90>",
		fillcolor=turquoise,
		label="679:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"680:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4134268e50>",
		fillcolor=springgreen,
		label="680:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"679:BL" -> "680:IF"	 [cond="[]",
		lineno=None];
	"shftrg.242:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4134393ed0>",
		fillcolor=springgreen,
		label="shftrg.242:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"shftrg.243:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134395190>",
		fillcolor=firebrick,
		label="shftrg.243:NS
LinkFail <= #Tp ~ShiftReg[1];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134395190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"shftrg.242:IF" -> "shftrg.243:NS"	 [cond="['Rgad']",
		label="(Rgad == 5'h01)",
		lineno=242];
	"shftrg.232:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393050>",
		fillcolor=firebrick,
		label="shftrg.232:NS
ShiftReg[7:0] <= #Tp CtrlData[7:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"shftrg.232:NS" -> "shftrg.Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"outctrl.Leaf_537:AL"	 [def_var="['Mdo_2d', 'Mdo_d', 'Mdo']",
		label="outctrl.Leaf_537:AL"];
	"outctrl.537:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133f82790>",
		clk_sens=True,
		fillcolor=gold,
		label="outctrl.537:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Mdo_d', 'MdcEn_n', 'BitCounter', 'ShiftedBit', 'Mdo_2d', 'SerialEn']"];
	"outctrl.Leaf_537:AL" -> "outctrl.537:AL";
	"843:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff69d0>",
		fillcolor=firebrick,
		label="843:NS
Busy <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff69d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"842:IF" -> "843:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=842];
	"844:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133ff2110>",
		fillcolor=springgreen,
		label="844:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"842:IF" -> "844:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=842];
	"863:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133ff2990>",
		fillcolor=springgreen,
		label="863:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"864:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133ff29d0>",
		fillcolor=turquoise,
		label="864:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"863:IF" -> "864:BL"	 [cond="['MdcEn']",
		label=MdcEn,
		lineno=863];
	"725:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f41342781d0>",
		fillcolor=turquoise,
		label="725:BL
WCtrlData_q1 <= #Tp WCtrlData;
WCtrlData_q2 <= #Tp WCtrlData_q1;
WCtrlData_q3 <= #Tp WCtrlData_q2;
RStat_q1 <= #Tp RStat;
\
RStat_q2 <= #Tp RStat_q1;
RStat_q3 <= #Tp RStat_q2;
ScanStat_q1 <= #Tp ScanStat;
ScanStat_q2 <= #Tp ScanStat_q1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275390>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f41342755d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275810>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f41342759d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275b90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4134275d50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275f10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4134278110>]",
		style=filled,
		typ=Block];
	"736:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f41342782d0>",
		fillcolor=springgreen,
		label="736:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"725:BL" -> "736:IF"	 [cond="[]",
		lineno=None];
	"Leaf_854:AL"	 [def_var="['InProgress', 'WriteOp']",
		label="Leaf_854:AL"];
	"857:BL" -> "Leaf_854:AL"	 [cond="[]",
		lineno=None];
	"743:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f41342785d0>",
		clk_sens=True,
		fillcolor=gold,
		label="743:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'RStat_q2', 'RStat_q3', 'WCtrlData_q2', 'WCtrlData_q3', 'WCtrlDataStart', 'EndBusy']"];
	"744:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4134278590>",
		fillcolor=turquoise,
		label="744:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"743:AL" -> "744:BL"	 [cond="[]",
		lineno=None];
	"shftrg.231:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439cc50>",
		fillcolor=firebrick,
		label="shftrg.231:NS
ShiftReg[7:0] <= #Tp CtrlData[15:8];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439cc50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"shftrg.231:NS" -> "shftrg.Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"clkgen.364:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133f631d0>",
		clk_sens=True,
		fillcolor=gold,
		label="clkgen.364:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Counter', 'CounterPreset', 'CountEq0']"];
	"clkgen.365:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f63190>",
		fillcolor=turquoise,
		label="clkgen.365:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"clkgen.364:AL" -> "clkgen.365:BL"	 [cond="[]",
		lineno=None];
	"shftrg.240:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4134393dd0>",
		fillcolor=turquoise,
		label="shftrg.240:BL
Prsd[7:0] <= #Tp { ShiftReg[6:0], Mdi };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393d50>]",
		style=filled,
		typ=Block];
	"shftrg.240:BL" -> "shftrg.242:IF"	 [cond="[]",
		lineno=None];
	"shftrg.Leaf_214:AL" -> "shftrg.214:AL";
	"shftrg.256:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4134393e90>",
		def_var="['ShiftedBit']",
		fillcolor=deepskyblue,
		label="shftrg.256:AS
ShiftedBit = ShiftReg[7];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['ShiftReg']"];
	"shftrg.Leaf_214:AL" -> "shftrg.256:AS";
	"Leaf_886:AL"	 [def_var="['BitCounter']",
		label="Leaf_886:AL"];
	"902:NS" -> "Leaf_886:AL"	 [cond="[]",
		lineno=None];
	"710:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4134275150>",
		fillcolor=springgreen,
		label="710:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"710:IF" -> "725:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=710];
	"711:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f413426ff10>",
		fillcolor=turquoise,
		label="711:BL
WCtrlData_q1 <= #Tp 1'b0;
WCtrlData_q2 <= #Tp 1'b0;
WCtrlData_q3 <= #Tp 1'b0;
RStat_q1 <= #Tp 1'b0;
RStat_q2 <= #Tp 1'b0;
\
RStat_q3 <= #Tp 1'b0;
ScanStat_q1 <= #Tp 1'b0;
ScanStat_q2 <= #Tp 1'b0;
SyncStatMdcEn <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426f210>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f413426f410>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426f610>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f413426f7d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426f990>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f413426fb50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413426fd10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f413426fed0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134275110>]",
		style=filled,
		typ=Block];
	"710:IF" -> "711:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=710];
	"outctrl.546:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f82e10>",
		fillcolor=turquoise,
		label="outctrl.546:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"outctrl.547:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f82f10>",
		fillcolor=springgreen,
		label="outctrl.547:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"outctrl.546:BL" -> "outctrl.547:IF"	 [cond="[]",
		lineno=None];
	"762:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f413427e7d0>",
		fillcolor=springgreen,
		label="762:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"762:IF" -> "763:NS"	 [cond="['RStat_q2', 'RStat_q3']",
		label="(RStat_q2 & ~RStat_q3)",
		lineno=762];
	"874:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fe32d0>",
		fillcolor=turquoise,
		label="874:BL
InProgress <= #Tp 1'b0;
WriteOp <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe3290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133fe3450>]",
		style=filled,
		typ=Block];
	"874:BL" -> "Leaf_854:AL"	 [cond="[]",
		lineno=None];
	"695:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f413427b5d0>",
		fillcolor=turquoise,
		label="695:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"696:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f413427b810>",
		fillcolor=springgreen,
		label="696:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"695:BL" -> "696:IF"	 [cond="[]",
		lineno=None];
	"889:NS" -> "Leaf_886:AL"	 [cond="[]",
		lineno=None];
	"shftrg.230:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c8d0>",
		fillcolor=firebrick,
		label="shftrg.230:NS
ShiftReg[7:0] <= #Tp { Fiad[0], Rgad[4:0], 2'b10 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c8d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"shftrg.230:NS" -> "shftrg.Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"810:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fc4ed0>",
		fillcolor=turquoise,
		label="810:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"811:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133fc4fd0>",
		fillcolor=springgreen,
		label="811:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"810:BL" -> "811:IF"	 [cond="[]",
		lineno=None];
	"shftrg.225:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f84b10>",
		fillcolor=turquoise,
		label="shftrg.225:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"shftrg.226:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4134393390>",
		fillcolor=springgreen,
		label="shftrg.226:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"shftrg.225:BL" -> "shftrg.226:IF"	 [cond="[]",
		lineno=None];
	"outctrl.538:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f82750>",
		fillcolor=turquoise,
		label="outctrl.538:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"outctrl.539:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f82d50>",
		fillcolor=springgreen,
		label="outctrl.539:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"outctrl.538:BL" -> "outctrl.539:IF"	 [cond="[]",
		lineno=None];
	"clkgen.395:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133f56910>",
		def_var="['MdcEn_n']",
		fillcolor=deepskyblue,
		label="clkgen.395:AS
MdcEn_n = CountEq0 & Mdc;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CountEq0', 'Mdc']"];
	"clkgen.395:AS" -> "shftrg.214:AL";
	"clkgen.395:AS" -> "outctrl.516:AL";
	"clkgen.395:AS" -> "outctrl.537:AL";
	"776:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f413427eed0>",
		fillcolor=turquoise,
		label="776:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"777:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133fd63d0>",
		fillcolor=springgreen,
		label="777:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"776:BL" -> "777:IF"	 [cond="[]",
		lineno=None];
	"shftrg.217:BL" -> "shftrg.Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"897:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe3f50>",
		fillcolor=firebrick,
		label="897:NS
BitCounter[6:0] <= #Tp 7'h21;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe3f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"897:NS" -> "Leaf_886:AL"	 [cond="[]",
		lineno=None];
	"outctrl.518:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f62d50>",
		fillcolor=springgreen,
		label="outctrl.518:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"outctrl.519:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f62b90>",
		fillcolor=turquoise,
		label="outctrl.519:BL
MdoEn_2d <= #Tp 1'b0;
MdoEn_d <= #Tp 1'b0;
MdoEn <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f62990>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133f62b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f62d10>]",
		style=filled,
		typ=Block];
	"outctrl.518:IF" -> "outctrl.519:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=518];
	"outctrl.525:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f62e10>",
		fillcolor=turquoise,
		label="outctrl.525:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"outctrl.518:IF" -> "outctrl.525:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=518];
	"812:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fe86d0>",
		fillcolor=turquoise,
		label="812:BL
WCtrlDataStart_q1 <= #Tp WCtrlDataStart;
WCtrlDataStart_q2 <= #Tp WCtrlDataStart_q1;
RStatStart_q1 <= #Tp RStatStart;
RStatStart_\
q2 <= #Tp RStatStart_q1;
LatchByte[0] <= #Tp LatchByte0_d;
LatchByte[1] <= #Tp LatchByte1_d;
LatchByte0_d <= #Tp LatchByte0_d2;
\
LatchByte1_d <= #Tp LatchByte1_d2;
InProgress_q1 <= #Tp InProgress;
InProgress_q2 <= #Tp InProgress_q1;
InProgress_q3 <= #Tp InProgress_\
q2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1210>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133fe1450>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1650>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4133fe1890>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1b10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4133fe1d90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe1fd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4133fe8250>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe8450>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4133fe8690>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fe88d0>]",
		style=filled,
		typ=Block];
	"Leaf_790:AL"	 [def_var="['WCtrlDataStart_q1', 'WCtrlDataStart_q2', 'InProgress_q1', 'InProgress_q3', 'InProgress_q2', 'LatchByte0_d', 'RStatStart_q1', '\
LatchByte', 'RStatStart_q2', 'LatchByte1_d']",
		label="Leaf_790:AL"];
	"812:BL" -> "Leaf_790:AL"	 [cond="[]",
		lineno=None];
	"778:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fd6110>",
		fillcolor=turquoise,
		label="778:BL
Nvalid <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd6390>]",
		style=filled,
		typ=Block];
	"Leaf_771:AL"	 [def_var="['Nvalid']",
		label="Leaf_771:AL"];
	"778:BL" -> "Leaf_771:AL"	 [cond="[]",
		lineno=None];
	"clkgen.367:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f63450>",
		fillcolor=firebrick,
		label="clkgen.367:NS
Counter[7:0] <= #Tp 8'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f63450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"clkgen.367:NS" -> "clkgen.Leaf_364:AL"	 [cond="[]",
		lineno=None];
	"866:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133ff2a90>",
		fillcolor=turquoise,
		label="866:BL
InProgress <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff2ed0>]",
		style=filled,
		typ=Block];
	"866:BL" -> "867:IF"	 [cond="[]",
		lineno=None];
	"737:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278410>",
		fillcolor=firebrick,
		label="737:NS
SyncStatMdcEn <= #Tp ScanStat_q2;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_708:AL"	 [def_var="['RStat_q1', 'RStat_q2', 'RStat_q3', 'WCtrlData_q1', 'WCtrlData_q2', 'WCtrlData_q3', 'SyncStatMdcEn', 'ScanStat_q1', 'ScanStat_q2']",
		label="Leaf_708:AL"];
	"737:NS" -> "Leaf_708:AL"	 [cond="[]",
		lineno=None];
	"865:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133ff2f10>",
		fillcolor=springgreen,
		label="865:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"864:BL" -> "865:IF"	 [cond="[]",
		lineno=None];
	"outctrl.517:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f627d0>",
		fillcolor=turquoise,
		label="outctrl.517:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"outctrl.517:BL" -> "outctrl.518:IF"	 [cond="[]",
		lineno=None];
	"Leaf_886:AL" -> "914:AS";
	"919:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133fc7b90>",
		def_var="['LatchByte0_d2']",
		fillcolor=deepskyblue,
		label="919:AS
LatchByte0_d2 = InProgress & ~WriteOp & (BitCounter == 7'h3F);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['InProgress', 'WriteOp', 'BitCounter']"];
	"Leaf_886:AL" -> "919:AS";
	"886:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133fe3550>",
		clk_sens=True,
		fillcolor=gold,
		label="886:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'InProgress', 'BitCounter', 'MdcEn', 'NoPre']"];
	"Leaf_886:AL" -> "886:AL";
	"909:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133fd8690>",
		def_var="['EndOp']",
		fillcolor=deepskyblue,
		label="909:AS
EndOp = BitCounter == 63;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['BitCounter']"];
	"Leaf_886:AL" -> "909:AS";
	"913:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133fc71d0>",
		def_var="['ByteSelect']",
		fillcolor=deepskyblue,
		label="913:AS
ByteSelect[2] = InProgress & WriteOp & (BitCounter == 7'h30);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['InProgress', 'WriteOp', 'BitCounter']"];
	"Leaf_886:AL" -> "913:AS";
	"918:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133fc7850>",
		def_var="['LatchByte1_d2']",
		fillcolor=deepskyblue,
		label="918:AS
LatchByte1_d2 = InProgress & ~WriteOp & (BitCounter == 7'h37);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['InProgress', 'WriteOp', 'BitCounter']"];
	"Leaf_886:AL" -> "918:AS";
	"912:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133fd8e50>",
		def_var="['ByteSelect']",
		fillcolor=deepskyblue,
		label="912:AS
ByteSelect[1] = InProgress & (BitCounter == 7'h28);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['InProgress', 'BitCounter']"];
	"Leaf_886:AL" -> "912:AS";
	"911:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133fd8bd0>",
		def_var="['ByteSelect']",
		fillcolor=deepskyblue,
		label="911:AS
ByteSelect[0] = InProgress & (NoPre & (BitCounter == 7'h0) | ~NoPre & (BitCounter == 7'h20));",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['InProgress', 'NoPre', 'BitCounter', 'NoPre', 'BitCounter']"];
	"Leaf_886:AL" -> "911:AS";
	"shftrg.227:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f84c10>",
		fillcolor=turquoise,
		label="shftrg.227:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"shftrg.228:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f4134393110>",
		fillcolor=linen,
		label="shftrg.228:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"shftrg.227:BL" -> "shftrg.228:CS"	 [cond="[]",
		lineno=None];
	"outctrl.526:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f62f10>",
		fillcolor=springgreen,
		label="outctrl.526:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"outctrl.527:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f82450>",
		fillcolor=turquoise,
		label="outctrl.527:BL
MdoEn_2d <= #Tp SerialEn | InProgress & (BitCounter < 32);
MdoEn_d <= #Tp MdoEn_2d;
MdoEn <= #Tp MdoEn_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f82290>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133f82410>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f825d0>]",
		style=filled,
		typ=Block];
	"outctrl.526:IF" -> "outctrl.527:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=526];
	"clkgen.366:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f634d0>",
		fillcolor=springgreen,
		label="clkgen.366:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"clkgen.366:IF" -> "clkgen.367:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=366];
	"clkgen.369:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f63550>",
		fillcolor=turquoise,
		label="clkgen.369:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"clkgen.366:IF" -> "clkgen.369:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=366];
	"clkgen.370:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f63b90>",
		fillcolor=springgreen,
		label="clkgen.370:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"clkgen.370:IF" -> "clkgen.371:BL"	 [cond="['CountEq0']",
		label=CountEq0,
		lineno=370];
	"clkgen.375:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f63d10>",
		fillcolor=firebrick,
		label="clkgen.375:NS
Counter[7:0] <= #Tp Counter - 8'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f63d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"clkgen.370:IF" -> "clkgen.375:NS"	 [cond="['CountEq0']",
		label="!(CountEq0)",
		lineno=370];
	"784:NS" -> "Leaf_771:AL"	 [cond="[]",
		lineno=None];
	"892:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133fe39d0>",
		fillcolor=springgreen,
		label="892:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"893:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fe3990>",
		fillcolor=turquoise,
		label="893:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"892:IF" -> "893:BL"	 [cond="['MdcEn']",
		label=MdcEn,
		lineno=892];
	"697:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427b790>",
		fillcolor=firebrick,
		label="697:NS
UpdateMIIRX_DATAReg <= #Tp 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427b790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"696:IF" -> "697:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=696];
	"699:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f413427bcd0>",
		fillcolor=springgreen,
		label="699:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"696:IF" -> "699:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=696];
	"shftrg.231:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f413439cad0>",
		fillcolor=lightcyan,
		label="shftrg.231:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"shftrg.231:CA" -> "shftrg.231:NS"	 [cond="[]",
		lineno=None];
	"shftrg.243:NS" -> "shftrg.Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"shftrg.215:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f84190>",
		fillcolor=turquoise,
		label="shftrg.215:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"shftrg.214:AL" -> "shftrg.215:BL"	 [cond="[]",
		lineno=None];
	"791:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fd6950>",
		fillcolor=turquoise,
		label="791:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"792:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133fc4e10>",
		fillcolor=springgreen,
		label="792:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"791:BL" -> "792:IF"	 [cond="[]",
		lineno=None];
	"760:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f413427e510>",
		fillcolor=springgreen,
		label="760:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"761:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427e650>",
		fillcolor=firebrick,
		label="761:NS
WCtrlDataStart <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427e650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"760:IF" -> "761:NS"	 [cond="['WCtrlData_q2', 'WCtrlData_q3']",
		label="(WCtrlData_q2 & ~WCtrlData_q3)",
		lineno=760];
	"shftrg.256:AS" -> "outctrl.537:AL";
	"Leaf_678:AL" -> "841:AL";
	"Leaf_678:AL" -> "743:AL";
	"694:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f413427b590>",
		clk_sens=True,
		fillcolor=gold,
		label="694:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'WCtrlDataStart_q', 'EndBusy']"];
	"Leaf_678:AL" -> "694:AL";
	"678:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4134268a50>",
		clk_sens=True,
		fillcolor=gold,
		label="678:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'EndBusy_d', 'InProgress_q3', 'InProgress_q2']"];
	"Leaf_678:AL" -> "678:AL";
	"836:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133ff6050>",
		def_var="['ScanStatusOp']",
		fillcolor=deepskyblue,
		label="836:AS
ScanStatusOp = SyncStatMdcEn & ~InProgress & ~InProgress_q1 & ~InProgress_q2;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['SyncStatMdcEn', 'InProgress', 'InProgress_q1', 'InProgress_q2']"];
	"837:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133ff6450>",
		def_var="['StartOp']",
		fillcolor=deepskyblue,
		label="837:AS
StartOp = WriteDataOp | ReadStatusOp | ScanStatusOp;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['WriteDataOp', 'ReadStatusOp', 'ScanStatusOp']"];
	"836:AS" -> "837:AS";
	"outctrl.527:BL" -> "outctrl.Leaf_516:AL"	 [cond="[]",
		lineno=None];
	"835:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133fe8d90>",
		def_var="['ReadStatusOp']",
		fillcolor=deepskyblue,
		label="835:AS
ReadStatusOp = RStatStart_q1 & ~RStatStart_q2;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['RStatStart_q1', 'RStatStart_q2']"];
	"835:AS" -> "837:AS";
	"shftrg.229:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f413439c050>",
		fillcolor=lightcyan,
		label="shftrg.229:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"shftrg.229:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c3d0>",
		fillcolor=firebrick,
		label="shftrg.229:NS
ShiftReg[7:0] <= #Tp { 2'b01, ~WriteOp, WriteOp, Fiad[4:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413439c3d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"shftrg.229:CA" -> "shftrg.229:NS"	 [cond="[]",
		lineno=None];
	"887:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fe3490>",
		fillcolor=turquoise,
		label="887:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"887:BL" -> "888:IF"	 [cond="[]",
		lineno=None];
	"754:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4134278fd0>",
		fillcolor=turquoise,
		label="754:BL
WCtrlDataStart <= #Tp 1'b0;
RStatStart <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278f90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f413427e190>]",
		style=filled,
		typ=Block];
	"753:IF" -> "754:BL"	 [cond="['EndBusy']",
		label=EndBusy,
		lineno=753];
	"759:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f413427e250>",
		fillcolor=turquoise,
		label="759:BL
WCtrlDataStart_q <= #Tp WCtrlDataStart;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427eb10>]",
		style=filled,
		typ=Block];
	"753:IF" -> "759:BL"	 [cond="['EndBusy']",
		label="!(EndBusy)",
		lineno=753];
	"773:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f413427ef10>",
		fillcolor=springgreen,
		label="773:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"772:BL" -> "773:IF"	 [cond="[]",
		lineno=None];
	"790:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133fd6990>",
		clk_sens=True,
		fillcolor=gold,
		label="790:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'WCtrlDataStart_q1', 'InProgress_q1', 'RStatStart', 'InProgress_q2', 'WCtrlDataStart', 'LatchByte1_d2', 'LatchByte0_d2', '\
LatchByte0_d', 'RStatStart_q1', 'MdcEn', 'LatchByte1_d', 'InProgress']"];
	"919:AS" -> "790:AL";
	"793:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133fc4c50>",
		fillcolor=turquoise,
		label="793:BL
WCtrlDataStart_q1 <= #Tp 1'b0;
WCtrlDataStart_q2 <= #Tp 1'b0;
RStatStart_q1 <= #Tp 1'b0;
RStatStart_q2 <= #Tp 1'b0;
InProgress_\
q1 <= #Tp 1'b0;
InProgress_q2 <= #Tp 1'b0;
InProgress_q3 <= #Tp 1'b0;
LatchByte0_d <= #Tp 1'b0;
LatchByte1_d <= #Tp 1'b0;
LatchByte <= #\
Tp 2'b00;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd6bd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133fd6dd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd6fd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4133fc4210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fc4410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4133fc4610>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fc4810>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4133fc4a10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fc4c10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f4133fc4dd0>]",
		style=filled,
		typ=Block];
	"793:BL" -> "Leaf_790:AL"	 [cond="[]",
		lineno=None];
	"868:NS" -> "Leaf_854:AL"	 [cond="[]",
		lineno=None];
	"clkgen.393:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133f56550>",
		def_var="['CountEq0']",
		fillcolor=deepskyblue,
		label="clkgen.393:AS
CountEq0 = Counter == 8'h0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Counter']"];
	"clkgen.393:AS" -> "clkgen.364:AL";
	"clkgen.393:AS" -> "clkgen.395:AS";
	"clkgen.381:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133f63e90>",
		clk_sens=True,
		fillcolor=gold,
		label="clkgen.381:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Mdc', 'CountEq0']"];
	"clkgen.393:AS" -> "clkgen.381:AL";
	"clkgen.394:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133f56750>",
		def_var="['MdcEn']",
		fillcolor=deepskyblue,
		label="clkgen.394:AS
MdcEn = CountEq0 & ~Mdc;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['CountEq0', 'Mdc']"];
	"clkgen.393:AS" -> "clkgen.394:AS";
	"clkgen.Leaf_381:AL"	 [def_var="['Mdc']",
		label="clkgen.Leaf_381:AL"];
	"clkgen.Leaf_381:AL" -> "clkgen.395:AS";
	"clkgen.Leaf_381:AL" -> "clkgen.381:AL";
	"clkgen.Leaf_381:AL" -> "clkgen.394:AS";
	"Leaf_743:AL" -> "841:AL";
	"Leaf_743:AL" -> "743:AL";
	"Leaf_743:AL" -> "790:AL";
	"Leaf_743:AL" -> "694:AL";
	"754:BL" -> "Leaf_743:AL"	 [cond="[]",
		lineno=None];
	"shftrg.239:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4134395210>",
		fillcolor=springgreen,
		label="shftrg.239:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"shftrg.239:IF" -> "shftrg.240:BL"	 [cond="['LatchByte']",
		label="LatchByte[0]",
		lineno=239];
	"shftrg.246:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4134393d90>",
		fillcolor=turquoise,
		label="shftrg.246:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"shftrg.239:IF" -> "shftrg.246:BL"	 [cond="['LatchByte']",
		label="!(LatchByte[0])",
		lineno=239];
	"736:IF" -> "737:NS"	 [cond="['MdcEn']",
		label=MdcEn,
		lineno=736];
	"Leaf_790:AL" -> "841:AL";
	"Leaf_790:AL" -> "771:AL";
	"Leaf_790:AL" -> "shftrg.214:AL";
	"Leaf_790:AL" -> "836:AS";
	"Leaf_790:AL" -> "835:AS";
	"834:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133fe8ad0>",
		def_var="['WriteDataOp']",
		fillcolor=deepskyblue,
		label="834:AS
WriteDataOp = WCtrlDataStart_q1 & ~WCtrlDataStart_q2;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['WCtrlDataStart_q1', 'WCtrlDataStart_q2']"];
	"Leaf_790:AL" -> "834:AS";
	"Leaf_790:AL" -> "790:AL";
	"Leaf_790:AL" -> "678:AL";
	"872:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133ff2fd0>",
		fillcolor=turquoise,
		label="872:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"873:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133fe3110>",
		fillcolor=springgreen,
		label="873:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"872:BL" -> "873:IF"	 [cond="[]",
		lineno=None];
	"clkgen.375:NS" -> "clkgen.Leaf_364:AL"	 [cond="[]",
		lineno=None];
	"855:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133ff2390>",
		fillcolor=turquoise,
		label="855:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"855:BL" -> "856:IF"	 [cond="[]",
		lineno=None];
	"854:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4133ff23d0>",
		clk_sens=True,
		fillcolor=gold,
		label="854:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'WriteDataOp', 'StartOp', 'MdcEn', 'EndOp', 'InProgress']"];
	"854:AL" -> "855:BL"	 [cond="[]",
		lineno=None];
	"681:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4134268c90>",
		fillcolor=turquoise,
		label="681:BL
EndBusy_d <= #Tp 1'b0;
EndBusy <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134268c50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4134268e10>]",
		style=filled,
		typ=Block];
	"681:BL" -> "Leaf_678:AL"	 [cond="[]",
		lineno=None];
	"shftrg.248:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134395690>",
		fillcolor=firebrick,
		label="shftrg.248:NS
Prsd[15:8] <= #Tp { ShiftReg[6:0], Mdi };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134395690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"shftrg.248:NS" -> "shftrg.Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"clkgen.383:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f56110>",
		fillcolor=springgreen,
		label="clkgen.383:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"clkgen.386:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f56190>",
		fillcolor=turquoise,
		label="clkgen.386:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"clkgen.383:IF" -> "clkgen.386:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=383];
	"clkgen.384:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f56090>",
		fillcolor=firebrick,
		label="clkgen.384:NS
Mdc <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f56090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"clkgen.383:IF" -> "clkgen.384:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=383];
	"shftrg.237:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4134393810>",
		fillcolor=turquoise,
		label="shftrg.237:BL
ShiftReg[7:0] <= #Tp { ShiftReg[6:0], Mdi };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134393790>]",
		style=filled,
		typ=Block];
	"shftrg.237:BL" -> "shftrg.239:IF"	 [cond="[]",
		lineno=None];
	"709:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f413427bfd0>",
		fillcolor=turquoise,
		label="709:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"709:BL" -> "710:IF"	 [cond="[]",
		lineno=None];
	"834:AS" -> "854:AL";
	"834:AS" -> "837:AS";
	"shftrg.233:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f4134393290>",
		fillcolor=lightcyan,
		label="shftrg.233:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"shftrg.233:CA" -> "shftrg.233:NS"	 [cond="[]",
		lineno=None];
	"outctrl.516:AL" -> "outctrl.517:BL"	 [cond="[]",
		lineno=None];
	"shftrg.229:NS" -> "shftrg.Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"773:IF" -> "776:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=773];
	"774:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427ee90>",
		fillcolor=firebrick,
		label="774:NS
Nvalid <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427ee90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"773:IF" -> "774:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=773];
	"clkgen.386:BL" -> "clkgen.387:IF"	 [cond="[]",
		lineno=None];
	"745:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4134278c10>",
		fillcolor=springgreen,
		label="745:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"745:IF" -> "752:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=745];
	"746:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4134278a50>",
		fillcolor=turquoise,
		label="746:BL
WCtrlDataStart <= #Tp 1'b0;
WCtrlDataStart_q <= #Tp 1'b0;
RStatStart <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278810>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4134278a10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4134278bd0>]",
		style=filled,
		typ=Block];
	"745:IF" -> "746:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=745];
	"outctrl.548:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f7e450>",
		fillcolor=turquoise,
		label="outctrl.548:BL
Mdo_2d <= #Tp ~SerialEn & (BitCounter < 32);
Mdo_d <= #Tp ShiftedBit | Mdo_2d;
Mdo <= #Tp Mdo_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f7e250>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133f7e490>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f7e610>]",
		style=filled,
		typ=Block];
	"outctrl.547:IF" -> "outctrl.548:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=547];
	"697:NS" -> "Leaf_694:AL"	 [cond="[]",
		lineno=None];
	"680:IF" -> "686:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=680];
	"680:IF" -> "681:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=680];
	"886:AL" -> "887:BL"	 [cond="[]",
		lineno=None];
	"shftrg.224:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133f84ad0>",
		fillcolor=springgreen,
		label="shftrg.224:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"shftrg.223:BL" -> "shftrg.224:IF"	 [cond="[]",
		lineno=None];
	"clkgen.Leaf_364:AL" -> "clkgen.364:AL";
	"clkgen.Leaf_364:AL" -> "clkgen.393:AS";
	"699:IF" -> "702:NS"	 [cond="['EndBusy', 'WCtrlDataStart_q']",
		label="!((EndBusy & ~WCtrlDataStart_q))",
		lineno=699];
	"700:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427bbd0>",
		fillcolor=firebrick,
		label="700:NS
UpdateMIIRX_DATAReg <= #Tp 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f413427bbd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"699:IF" -> "700:NS"	 [cond="['EndBusy', 'WCtrlDataStart_q']",
		label="(EndBusy & ~WCtrlDataStart_q)",
		lineno=699];
	"792:IF" -> "810:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=792];
	"792:IF" -> "793:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=792];
	"outctrl.519:BL" -> "outctrl.Leaf_516:AL"	 [cond="[]",
		lineno=None];
	"Leaf_854:AL" -> "841:AL";
	"Leaf_854:AL" -> "914:AS";
	"Leaf_854:AL" -> "836:AS";
	"Leaf_854:AL" -> "919:AS";
	"Leaf_854:AL" -> "854:AL";
	"Leaf_854:AL" -> "886:AL";
	"Leaf_854:AL" -> "913:AS";
	"Leaf_854:AL" -> "918:AS";
	"Leaf_854:AL" -> "790:AL";
	"Leaf_854:AL" -> "912:AS";
	"Leaf_854:AL" -> "911:AS";
	"outctrl.548:BL" -> "outctrl.Leaf_537:AL"	 [cond="[]",
		lineno=None];
	"909:AS" -> "854:AL";
	"shftrg.226:IF" -> "shftrg.227:BL"	 [cond="['ByteSelect']",
		label="(|ByteSelect)",
		lineno=226];
	"shftrg.226:IF" -> "shftrg.237:BL"	 [cond="['ByteSelect']",
		label="!((|ByteSelect))",
		lineno=226];
	"clkgen.369:BL" -> "clkgen.370:IF"	 [cond="[]",
		lineno=None];
	"outctrl.537:AL" -> "outctrl.538:BL"	 [cond="[]",
		lineno=None];
	"811:IF" -> "812:BL"	 [cond="['MdcEn']",
		label=MdcEn,
		lineno=811];
	"847:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff22d0>",
		fillcolor=firebrick,
		label="847:NS
Busy <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133ff22d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"847:NS" -> "Leaf_841:AL"	 [cond="[]",
		lineno=None];
	"711:BL" -> "Leaf_708:AL"	 [cond="[]",
		lineno=None];
	"774:NS" -> "Leaf_771:AL"	 [cond="[]",
		lineno=None];
	"862:BL" -> "863:IF"	 [cond="[]",
		lineno=None];
	"873:IF" -> "874:BL"	 [cond="['EndOp']",
		label=EndOp,
		lineno=873];
	"896:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4133fd8190>",
		fillcolor=springgreen,
		label="896:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"896:IF" -> "897:NS"	 [cond="['NoPre', 'BitCounter']",
		label="(NoPre & (BitCounter == 7'h0))",
		lineno=896];
	"899:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd83d0>",
		fillcolor=firebrick,
		label="899:NS
BitCounter[6:0] <= #Tp BitCounter[6:0] + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133fd83d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"896:IF" -> "899:NS"	 [cond="['NoPre', 'BitCounter']",
		label="!((NoPre & (BitCounter == 7'h0)))",
		lineno=896];
	"746:BL" -> "Leaf_743:AL"	 [cond="[]",
		lineno=None];
	"shftrg.224:IF" -> "shftrg.225:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=224];
	"895:BL" -> "896:IF"	 [cond="[]",
		lineno=None];
	"Leaf_708:AL" -> "841:AL";
	"Leaf_708:AL" -> "771:AL";
	"Leaf_708:AL" -> "743:AL";
	"Leaf_708:AL" -> "836:AS";
	"708:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f413427bf90>",
		clk_sens=True,
		fillcolor=gold,
		label="708:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'RStat_q1', 'RStat_q2', 'WCtrlData_q1', 'WCtrlData_q2', 'RStat', 'WCtrlData', 'ScanStat', 'MdcEn', 'ScanStat_q1', 'ScanStat_\
q2']"];
	"Leaf_708:AL" -> "708:AL";
	"shftrg.228:CS" -> "shftrg.231:CA"	 [cond="['ByteSelect']",
		label="ByteSelect[3:0]",
		lineno=228];
	"shftrg.228:CS" -> "shftrg.229:CA"	 [cond="['ByteSelect']",
		label="ByteSelect[3:0]",
		lineno=228];
	"shftrg.228:CS" -> "shftrg.233:CA"	 [cond="['ByteSelect']",
		label="ByteSelect[3:0]",
		lineno=228];
	"shftrg.230:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f413439c590>",
		fillcolor=lightcyan,
		label="shftrg.230:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"shftrg.228:CS" -> "shftrg.230:CA"	 [cond="['ByteSelect']",
		label="ByteSelect[3:0]",
		lineno=228];
	"shftrg.232:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f413439ce90>",
		fillcolor=lightcyan,
		label="shftrg.232:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"shftrg.228:CS" -> "shftrg.232:CA"	 [cond="['ByteSelect']",
		label="ByteSelect[3:0]",
		lineno=228];
	"outctrl.539:IF" -> "outctrl.546:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=539];
	"outctrl.540:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f82b90>",
		fillcolor=turquoise,
		label="outctrl.540:BL
Mdo_2d <= #Tp 1'b0;
Mdo_d <= #Tp 1'b0;
Mdo <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f82990>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4133f82b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f82d10>]",
		style=filled,
		typ=Block];
	"outctrl.539:IF" -> "outctrl.540:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=539];
	"clkgen.360:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133f5ee90>",
		def_var="['CounterPreset']",
		fillcolor=deepskyblue,
		label="clkgen.360:AS
CounterPreset[7:0] = (TempDivider[7:0] >> 1) - 1;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['TempDivider']"];
	"clkgen.360:AS" -> "clkgen.364:AL";
	"700:NS" -> "Leaf_694:AL"	 [cond="[]",
		lineno=None];
	"843:NS" -> "Leaf_841:AL"	 [cond="[]",
		lineno=None];
	"outctrl.511:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133f62550>",
		def_var="['SerialEn']",
		fillcolor=deepskyblue,
		label="outctrl.511:AS
SerialEn = WriteOp & InProgress & ((BitCounter > 31) | (BitCounter == 0) & NoPre) | ~WriteOp & InProgress & ((BitCounter > \
31) & (BitCounter < 46) | (BitCounter == 0) & NoPre);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['WriteOp', 'InProgress', 'BitCounter', 'BitCounter', 'NoPre', 'WriteOp', 'InProgress', 'BitCounter', 'BitCounter', 'BitCounter', '\
NoPre']"];
	"outctrl.511:AS" -> "outctrl.516:AL";
	"outctrl.511:AS" -> "outctrl.537:AL";
	"clkgen.388:NS" -> "clkgen.Leaf_381:AL"	 [cond="[]",
		lineno=None];
	"893:BL" -> "894:IF"	 [cond="[]",
		lineno=None];
	"837:AS" -> "854:AL";
	"913:AS" -> "shftrg.214:AL";
	"899:NS" -> "Leaf_886:AL"	 [cond="[]",
		lineno=None];
	"918:AS" -> "790:AL";
	"844:IF" -> "845:NS"	 [cond="['WCtrlData', 'WCtrlDataStart', 'RStat', 'RStatStart', 'SyncStatMdcEn', 'EndBusy', 'InProgress', 'InProgress_q3', 'Nvalid']",
		label="(WCtrlData | WCtrlDataStart | RStat | RStatStart | SyncStatMdcEn | EndBusy | InProgress | InProgress_q3 | Nvalid)",
		lineno=844];
	"844:IF" -> "847:NS"	 [cond="['WCtrlData', 'WCtrlDataStart', 'RStat', 'RStatStart', 'SyncStatMdcEn', 'EndBusy', 'InProgress', 'InProgress_q3', 'Nvalid']",
		label="!((WCtrlData | WCtrlDataStart | RStat | RStatStart | SyncStatMdcEn | EndBusy | InProgress | InProgress_q3 | Nvalid))",
		lineno=844];
	"outctrl.540:BL" -> "outctrl.Leaf_537:AL"	 [cond="[]",
		lineno=None];
	"shftrg.247:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4134395490>",
		fillcolor=springgreen,
		label="shftrg.247:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"shftrg.246:BL" -> "shftrg.247:IF"	 [cond="[]",
		lineno=None];
	"clkgen.384:NS" -> "clkgen.Leaf_381:AL"	 [cond="[]",
		lineno=None];
	"clkgen.359:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4133f5ea90>",
		def_var="['TempDivider']",
		fillcolor=deepskyblue,
		label="clkgen.359:AS
TempDivider[7:0] = (Divider[7:0] < 2)? 8'h02 : Divider[7:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Divider', 'Divider']"];
	"clkgen.359:AS" -> "clkgen.360:AS";
	"777:IF" -> "782:BL"	 [cond="['InProgress_q2', 'InProgress_q3']",
		label="!((~InProgress_q2 & InProgress_q3))",
		lineno=777];
	"777:IF" -> "778:BL"	 [cond="['InProgress_q2', 'InProgress_q3']",
		label="(~InProgress_q2 & InProgress_q3)",
		lineno=777];
	"shftrg.230:CA" -> "shftrg.230:NS"	 [cond="[]",
		lineno=None];
	"761:NS" -> "Leaf_743:AL"	 [cond="[]",
		lineno=None];
	"708:AL" -> "709:BL"	 [cond="[]",
		lineno=None];
	"outctrl.525:BL" -> "outctrl.526:IF"	 [cond="[]",
		lineno=None];
	"shftrg.247:IF" -> "shftrg.248:NS"	 [cond="['LatchByte']",
		label="LatchByte[1]",
		lineno=247];
	"clkgen.382:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4133f63e50>",
		fillcolor=turquoise,
		label="clkgen.382:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"clkgen.382:BL" -> "clkgen.383:IF"	 [cond="[]",
		lineno=None];
	"shftrg.215:BL" -> "shftrg.216:IF"	 [cond="[]",
		lineno=None];
	"790:AL" -> "791:BL"	 [cond="[]",
		lineno=None];
	"865:IF" -> "866:BL"	 [cond="['StartOp']",
		label=StartOp,
		lineno=865];
	"865:IF" -> "872:BL"	 [cond="['StartOp']",
		label="!(StartOp)",
		lineno=865];
	"694:AL" -> "695:BL"	 [cond="[]",
		lineno=None];
	"912:AS" -> "shftrg.214:AL";
	"clkgen.365:BL" -> "clkgen.366:IF"	 [cond="[]",
		lineno=None];
	"clkgen.381:AL" -> "clkgen.382:BL"	 [cond="[]",
		lineno=None];
	"911:AS" -> "shftrg.214:AL";
	"shftrg.232:CA" -> "shftrg.232:NS"	 [cond="[]",
		lineno=None];
	"Leaf_771:AL" -> "841:AL";
	"744:BL" -> "745:IF"	 [cond="[]",
		lineno=None];
	"891:BL" -> "892:IF"	 [cond="[]",
		lineno=None];
	"678:AL" -> "679:BL"	 [cond="[]",
		lineno=None];
	"759:BL" -> "762:IF"	 [cond="[]",
		lineno=None];
	"759:BL" -> "760:IF"	 [cond="[]",
		lineno=None];
	"clkgen.394:AS" -> "854:AL";
	"clkgen.394:AS" -> "886:AL";
	"clkgen.394:AS" -> "708:AL";
	"clkgen.394:AS" -> "790:AL";
}
