{"BloomFilterBulk": {"skip_bits": {"Default": "2", "Type": "Int", "Description": "Offset from block number"}, "is_parallel": {"Default": "False", "Type": "Bool", "Description": "Whether hashing is done in parallel"}, "num_bits": {"Default": "1", "Type": "Int", "Description": "Number of bits in a filter entry"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "offset_bits": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits in a cache line offset"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Value at which an entry is considered as set"}, "num_hashes": {"Default": "4", "Type": "Int", "Description": "Number of hashes"}, "size": {"Default": "4096", "Type": "Int", "Description": "Number of entries in the filter"}}, "QoSPropFairPolicy": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "weight": {"Default": "0.5", "Type": "Float", "Description": "Pf score weight"}}, "EtherDump": {"maxlen": {"Default": "96", "Type": "Int", "Description": "max portion of packet data to dump"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "file": {"Default": null, "Type": "String", "Description": "dump file"}}, "I82094AA": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "external_int_pic": {"Default": "Null", "Type": "I8259", "Description": "External PIC, if any"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "apic_id": {"Default": "1", "Type": "Int", "Description": "APIC id for this IO APIC"}, "int_latency": {"Default": "1ns", "Type": "Latency", "Description": "Latency for an interrupt to propagate through this device."}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "LinuxX86System": {"kernel": {"Default": "", "Type": "String", "Description": "file that contains the kernel code"}, "mmap_using_noreserve": {"Default": "False", "Type": "Bool", "Description": "mmap the backing store without reserving swap"}, "kernel_addr_check": {"Default": "True", "Type": "Bool", "Description": "whether to address check on kernel (disable for baremetal)"}, "redirect_paths": {"Default": "[]", "Type": "RedirectPath", "Description": "Path redirections"}, "symbolfile": {"Default": "", "Type": "String", "Description": "file to get the symbols from"}, "kvm_vm": {"Default": "Null", "Type": "KvmVM", "Description": "KVM VM (i.e., shared memory domain)"}, "thermal_components": {"Default": "[]", "Type": "SimObject", "Description": "A collection of all thermal components in the system."}, "thermal_model": {"Default": "Null", "Type": "ThermalModel", "Description": "Thermal model"}, "intel_mp_table": {"Default": "X86IntelMPConfigTable", "Type": "X86IntelMPConfigTable", "Description": "intel mp spec configuration table"}, "load_offset": {"Default": "0", "Type": "UInt64", "Description": "Address to offset loading binaries with"}, "boot_osflags": {"Default": "a", "Type": "String", "Description": "boot flags to pass to the kernel"}, "work_end_ckpt_count": {"Default": "0", "Type": "Counter", "Description": "create checkpoint when work items end count value is reached"}, "memories": {"Default": "Self.all", "Type": "AbstractMemory", "Description": "All memories in the system"}, "acpi_description_table_pointer": {"Default": "X86ACPIRSDP", "Type": "X86ACPIRSDP", "Description": "ACPI root description pointer structure"}, "mem_ranges": {"Default": "[]", "Type": "AddrRange", "Description": "Ranges that constitute main memory"}, "smbios_table": {"Default": "X86SMBiosSMBiosTable", "Type": "X86SMBiosSMBiosTable", "Description": "table of smbios/dmi information"}, "e820_table": {"Default": "X86E820Table", "Type": "X86E820Table", "Description": "E820 map of physical memory"}, "work_begin_cpu_id_exit": {"Default": "-1", "Type": "Int", "Description": "work started on specific id, now exit simulation"}, "m5ops_base": {"Default": "4294901760", "Type": "Addr", "Description": "Base of the 64KiB PA range used for memory-mapped m5ops. Set to 0 to disable."}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "work_end_exit_count": {"Default": "0", "Type": "Counter", "Description": "exit simulation when work items end count value is reached"}, "kernel_extras_addrs": {"Default": "[]", "Type": "Addr", "Description": "Load addresses for additional object files"}, "cache_line_size": {"Default": "64", "Type": "Unsigned", "Description": "Cache line size in bytes"}, "intel_mp_pointer": {"Default": "X86IntelMPFloatingPointer", "Type": "X86IntelMPFloatingPointer", "Description": "intel mp spec floating pointer structure"}, "readfile": {"Default": "", "Type": "String", "Description": "file to read startup script from"}, "work_cpus_ckpt_count": {"Default": "0", "Type": "Counter", "Description": "create checkpoint when active cpu count value is reached"}, "work_begin_exit_count": {"Default": "0", "Type": "Counter", "Description": "exit simulation when work items begin count value is reached"}, "mem_mode": {"Default": "atomic", "Type": "MemoryMode", "Description": "The mode the memory system is in"}, "init_param": {"Default": "0", "Type": "UInt64", "Description": "numerical value to pass into simulator"}, "kernel_extras": {"Default": "[]", "Type": "String", "Description": "Additional object files to load"}, "load_addr_mask": {"Default": "18446744073709551615", "Type": "UInt64", "Description": "Address to mask loading binaries with, if 0, system auto-calculates the mask to be the most restrictive, otherwise it obeys a custom mask."}, "multi_thread": {"Default": "False", "Type": "Bool", "Description": "Supports multi-threaded CPUs? Impacts Thread/Context IDs"}, "work_begin_ckpt_count": {"Default": "0", "Type": "Counter", "Description": "create checkpoint when work items begin count value is reached"}, "num_work_ids": {"Default": "16", "Type": "Int", "Description": "Number of distinct work item types"}, "work_item_id": {"Default": "-1", "Type": "Int", "Description": "specific work item id"}, "exit_on_work_items": {"Default": "False", "Type": "Bool", "Description": "Exit from the simulation loop when encountering work item annotations."}}, "FUPool": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "FUList": {"Default": null, "Type": "FUDesc", "Description": "list of FU's for this pool"}}, "X86PagetableWalker": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "num_squash_per_cycle": {"Default": "4", "Type": "Unsigned", "Description": "Number of outstanding walks that can be squashed per cycle"}}, "TimingExprUn": {"arg": {"Default": null, "Type": "TimingExpr", "Description": "expression"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "op": {"Default": null, "Type": "TimingExprOp", "Description": "operator"}}, "TAGE_SC_L_TAGE": {"tagTableCounterBits": {"Default": "3", "Type": "Unsigned", "Description": "Number of tag table counter bits"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "tagTableUBits": {"Default": "2", "Type": "Unsigned", "Description": "Number of tag table u bits"}, "numUseAltOnNa": {"Default": "1", "Type": "Unsigned", "Description": "Number of USE_ALT_ON_NA counters"}, "tagTableTagWidths": {"Default": "[0, 9, 9, 10, 10, 11, 11, 12]", "Type": "Unsigned", "Description": "Tag size in TAGE tag tables"}, "logRatioBiModalHystEntries": {"Default": "2", "Type": "Unsigned", "Description": "Log num of prediction entries for a shared hysteresis bit for the Bimodal"}, "maxNumAlloc": {"Default": "1", "Type": "Unsigned", "Description": "Max number of TAGE entries allocted on mispredict"}, "noSkip": {"Default": "[]", "Type": "Bool", "Description": "Vector of enabled TAGE tables"}, "shortTagsTageFactor": {"Default": null, "Type": "Unsigned", "Description": "Factor for calculating the total number of short tags TAGE entries"}, "longTagsTageFactor": {"Default": null, "Type": "Unsigned", "Description": "Factor for calculating the total number of long tags TAGE entries"}, "shortTagsSize": {"Default": "8", "Type": "Unsigned", "Description": "Size of the short tags"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "histBufferSize": {"Default": "2097152", "Type": "Unsigned", "Description": "A large number to track all branch histories(2MEntries default)"}, "minHist": {"Default": "5", "Type": "Unsigned", "Description": "Minimum history size of TAGE"}, "initialTCounterValue": {"Default": "131072", "Type": "Int", "Description": "Initial value of tCounter"}, "speculativeHistUpdate": {"Default": "True", "Type": "Bool", "Description": "Use speculative update for histories"}, "nHistoryTables": {"Default": "7", "Type": "Unsigned", "Description": "Number of history tables"}, "logUResetPeriod": {"Default": "18", "Type": "Unsigned", "Description": "Log period in number of branches to reset TAGE useful counters"}, "longTagsSize": {"Default": null, "Type": "Unsigned", "Description": "Size of the long tags"}, "logTagTableSize": {"Default": null, "Type": "Unsigned", "Description": "Log size of each tag table"}, "logTagTableSizes": {"Default": "[13, 9, 9, 9, 9, 9, 9, 9]", "Type": "Int", "Description": "Log2 of TAGE table sizes"}, "maxHist": {"Default": "130", "Type": "Unsigned", "Description": "Maximum history size of TAGE"}, "truncatePathHist": {"Default": "True", "Type": "Bool", "Description": "Truncate the path history to its configured size"}, "firstLongTagTable": {"Default": null, "Type": "Unsigned", "Description": "First table with long tags"}, "instShiftAmt": {"Default": "Parent.instShiftAmt", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "useAltOnNaBits": {"Default": "4", "Type": "Unsigned", "Description": "Size of the USE_ALT_ON_NA counter(s)"}, "pathHistBits": {"Default": "16", "Type": "Unsigned", "Description": "Path history size"}}, "HelloObject": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "goodbye_object": {"Default": null, "Type": "GoodbyeObject", "Description": "A goodbye object"}, "number_of_fires": {"Default": "1", "Type": "Int", "Description": "Number of times to fire the event before goodbye"}, "time_to_wait": {"Default": null, "Type": "Latency", "Description": "Time before firing the event"}}, "QoSFixedPriorityPolicy": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "qos_fixed_prio_default_prio": {"Default": "0", "Type": "UInt8", "Description": "Default priority for non-listed Masters"}}, "X86ACPIRSDT": {"creator_revision": {"Default": "0", "Type": "UInt32", "Description": "revision number for the creator of the table"}, "oem_table_id": {"Default": "", "Type": "String", "Description": "oem table ID"}, "creator_id": {"Default": "", "Type": "String", "Description": "string identifying the generator of the table"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "entries": {"Default": "[]", "Type": "X86ACPISysDescTable", "Description": "system description tables"}, "oem_id": {"Default": "", "Type": "String", "Description": "string identifying the oem"}, "oem_revision": {"Default": "0", "Type": "UInt32", "Description": "oem revision number for the table"}}, "Gem5ToTlmBridge64": {"addr_ranges": {"Default": "[]", "Type": "AddrRange", "Description": "Addresses served by this port's TLM side"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system"}}, "TAGE_SC_L_64KB_StatisticalCorrector": {"updateThresholdWidth": {"Default": "12", "Type": "Unsigned", "Description": "Number of bits for the update threshold counter"}, "iWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the IMLI history GEHL entries"}, "im": {"Default": "[8]", "Type": "Int", "Description": "IMLI history GEHL lengths"}, "numEntriesThirdLocalHistories": {"Default": "16", "Type": "Unsigned", "Description": "Number of entries for second local histories"}, "logLnb": {"Default": null, "Type": "Unsigned", "Description": "Log number of first local history GEHL entries"}, "numEntriesSecondLocalHistories": {"Default": "16", "Type": "Unsigned", "Description": "Number of entries for second local histories"}, "inb": {"Default": "1", "Type": "Unsigned", "Description": "Num IMLI GEHL lenghts"}, "lnb": {"Default": null, "Type": "Unsigned", "Description": "Num first local history GEHL lenghts"}, "numEntriesFirstLocalHistories": {"Default": null, "Type": "Unsigned", "Description": "Number of entries for first local histories"}, "bwWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the global backward branch GEHL entries"}, "logBias": {"Default": null, "Type": "Unsigned", "Description": "Log size of Bias tables"}, "lm": {"Default": null, "Type": "Int", "Description": "First local history GEHL lengths"}, "imm": {"Default": "[10, 4]", "Type": "Int", "Description": "Second IMLI history GEHL lengths"}, "bwm": {"Default": null, "Type": "Int", "Description": "Global backward branch GEHL lengths"}, "logTnb": {"Default": "10", "Type": "Unsigned", "Description": "Log number of third local history GEHL entries"}, "bwnb": {"Default": null, "Type": "Unsigned", "Description": "Num global backward branch GEHL lengths"}, "tm": {"Default": "[9, 4]", "Type": "Int", "Description": "Third local history GEHL lengths"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "pm": {"Default": "[25, 16, 9]", "Type": "Int", "Description": "Variation global branch GEHL lengths"}, "extraWeightsWidth": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits for the extra weights"}, "logSnb": {"Default": "9", "Type": "Unsigned", "Description": "Log number of second local history GEHL entries"}, "snb": {"Default": "3", "Type": "Unsigned", "Description": "Num second local history GEHL lenghts"}, "logImnb": {"Default": "9", "Type": "Unsigned", "Description": "Log number of second IMLI GEHL entries"}, "scCountersWidth": {"Default": "6", "Type": "Unsigned", "Description": "Statistical corrector counters width"}, "logSizeUp": {"Default": "6", "Type": "Unsigned", "Description": "Log size of update threshold counters tables"}, "pnb": {"Default": "3", "Type": "Unsigned", "Description": "Num variation global branch GEHL lengths"}, "lWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the first local history GEHL entries"}, "chooserConfWidth": {"Default": "7", "Type": "Unsigned", "Description": "Number of bits for the chooser counters"}, "imnb": {"Default": "2", "Type": "Unsigned", "Description": "Num second IMLI GEHL lenghts"}, "logBwnb": {"Default": null, "Type": "Unsigned", "Description": "Log num of global backward branch GEHL entries"}, "pUpdateThresholdWidth": {"Default": "8", "Type": "Unsigned", "Description": "Number of bits for the pUpdate threshold counters"}, "sm": {"Default": "[16, 11, 6]", "Type": "Int", "Description": "Second local history GEHL lengths"}, "tnb": {"Default": "2", "Type": "Unsigned", "Description": "Num third local history GEHL lenghts"}, "initialUpdateThresholdValue": {"Default": "0", "Type": "Int", "Description": "Initial pUpdate threshold counter value"}, "logInb": {"Default": null, "Type": "Unsigned", "Description": "Log number of IMLI GEHL entries"}, "logPnb": {"Default": "9", "Type": "Unsigned", "Description": "Log number of variation global branch GEHL entries"}}, "I2CBus": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "devices": {"Default": "[]", "Type": "I2CDevice", "Description": "Devices"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "SerialNullDevice": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "ExternalSlave": {"addr_ranges": {"Default": "[]", "Type": "AddrRange", "Description": "Addresses served by this port's external agent"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "port_data": {"Default": "stub", "Type": "String", "Description": "A string to pass to the port handler (in a format specific to the handler) to describe how the port should be bound/bindable/discoverable"}, "port_type": {"Default": "stub", "Type": "String", "Description": "Registered external port handler to pass this port to in instantiation"}}, "CommMonitor": {"disable_burst_length_hists": {"Default": "False", "Type": "Bool", "Description": "Disable burst length histograms"}, "read_addr_mask": {"Default": "18446744073709551615", "Type": "Addr", "Description": "Address mask for read address"}, "bandwidth_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in bandwidth histograms"}, "disable_itt_dists": {"Default": "False", "Type": "Bool", "Description": "Disable ITT distributions"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System that the monitor belongs to."}, "disable_transaction_hists": {"Default": "False", "Type": "Bool", "Description": "Disable transaction count histograms"}, "sample_period": {"Default": "1ms", "Type": "Clock", "Description": "Sample period for histograms"}, "disable_latency_hists": {"Default": "False", "Type": "Bool", "Description": "Disable latency histograms"}, "disable_outstanding_hists": {"Default": "False", "Type": "Bool", "Description": "Disable outstanding requests histograms"}, "disable_bandwidth_hists": {"Default": "False", "Type": "Bool", "Description": "Disable bandwidth histograms"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "itt_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in ITT distributions"}, "latency_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in latency histograms"}, "outstanding_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in outstanding requests histograms"}, "disable_addr_dists": {"Default": "True", "Type": "Bool", "Description": "Disable address distributions"}, "burst_length_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in burst length histograms"}, "transaction_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in transaction count histograms"}, "write_addr_mask": {"Default": "18446744073709551615", "Type": "Addr", "Description": "Address mask for write address"}, "itt_max_bin": {"Default": "100ns", "Type": "Latency", "Description": "Max bin of ITT distributions"}}, "SimObject": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "PioDevice": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}}, "LTAGE": {"loop_predictor": {"Default": "LoopPredictor", "Type": "LoopPredictor", "Description": "Loop predictor"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "tage": {"Default": "TAGEBase", "Type": "TAGEBase", "Description": "Tage object"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}}, "BaseCache": {"replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy"}, "clusivity": {"Default": "mostly_incl", "Type": "Clusivity", "Description": "Clusivity with upstream cache"}, "prefetcher": {"Default": "Null", "Type": "BasePrefetcher", "Description": "Prefetcher attached to cache"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "write_buffers": {"Default": "8", "Type": "Unsigned", "Description": "Number of write buffers"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Latency for the return path on a miss"}, "write_allocator": {"Default": "Null", "Type": "WriteAllocator", "Description": "Write allocator"}, "size": {"Default": null, "Type": "MemorySize", "Description": "Capacity"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "max_miss_count": {"Default": "0", "Type": "Counter", "Description": "Number of misses to handle before calling exit"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "mshrs": {"Default": null, "Type": "Unsigned", "Description": "Number of MSHRs (max outstanding requests)"}, "writeback_clean": {"Default": "False", "Type": "Bool", "Description": "Writeback clean lines"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "tags": {"Default": "BaseSetAssoc", "Type": "BaseTags", "Description": "Tag store"}, "tgts_per_mshr": {"Default": null, "Type": "Unsigned", "Description": "Max number of accesses per MSHR"}, "demand_mshr_reserve": {"Default": "1", "Type": "Unsigned", "Description": "MSHRs reserved for demand access"}, "warmup_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of tags to be touched to warm up the cache"}, "addr_ranges": {"Default": "[<m5.params.AddrRange object at 0x7f8f007d6210>]", "Type": "AddrRange", "Description": "Address range for the CPU-side port (to allow striping)"}, "is_read_only": {"Default": "False", "Type": "Bool", "Description": "Is this cache read only (e.g. inst)"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "prefetch_on_access": {"Default": "False", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "data_latency": {"Default": null, "Type": "Cycles", "Description": "Data access latency"}, "tag_latency": {"Default": null, "Type": "Cycles", "Description": "Tag lookup latency"}, "compressor": {"Default": "Null", "Type": "BaseCacheCompressor", "Description": "Cache compressor."}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "sequential_access": {"Default": "False", "Type": "Bool", "Description": "Whether to access tags and data sequentially"}, "assoc": {"Default": null, "Type": "Unsigned", "Description": "Associativity"}}, "RubyDirectoryMemory": {"addr_ranges": {"Default": "Parent.addr_ranges", "Type": "AddrRange", "Description": "Address range this directory responds to"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "X86E820Table": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "entries": {"Default": null, "Type": "X86E820Entry", "Description": "entries for the e820 table"}}, "ThermalResistor": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "resistance": {"Default": "1.0", "Type": "Float", "Description": "Thermal resistance, expressed in Kelvin per Watt"}}, "IGbE": {"VendorID": {"Default": null, "Type": "UInt16", "Description": "Vendor ID"}, "MSIXMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI-X Message Control"}, "HeaderType": {"Default": "0", "Type": "UInt8", "Description": "PCI Header Type"}, "PMCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "InterruptPin": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Pin"}, "MSIXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "PXCAPLinkCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Control"}, "Revision": {"Default": "0", "Type": "UInt8", "Description": "Device"}, "hardware_address": {"Default": "<function NextEthernetAddr at 0x7f8f007d0398>", "Type": "EthernetAddr", "Description": "Ethernet Hardware Address"}, "LegacyIOBase": {"Default": "0", "Type": "Addr", "Description": "Base Address for Legacy IO"}, "pio_latency": {"Default": "30ns", "Type": "Latency", "Description": "Programmed IO latency"}, "PXCAPLinkCap": {"Default": "0", "Type": "UInt32", "Description": "PCIe Link Capabilities"}, "CapabilityPtr": {"Default": "0", "Type": "UInt8", "Description": "Capability List Pointer offset"}, "MSIXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSIXCAP in PCI Config space"}, "PXCAPDevCapabilities": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities"}, "MSIXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifices this the MSI-X Capability"}, "BAR3Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 3 Size"}, "rx_desc_cache_size": {"Default": "64", "Type": "Int", "Description": "Number of enteries in the rx descriptor cache"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "PXCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCIe Capabilities"}, "SubsystemID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem ID"}, "PXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the PCIe Capability"}, "BAR4": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 4"}, "BAR1": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 1"}, "BAR0": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 0"}, "BAR3": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 3"}, "BAR2": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 2"}, "BAR5": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 5"}, "PXCAPDevStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Status"}, "BAR2Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 2 Size"}, "MSICAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "ExpansionROM": {"Default": "0", "Type": "UInt32", "Description": "Expansion ROM Base Address"}, "rx_write_delay": {"Default": "0ns", "Type": "Latency", "Description": "delay after rx dma read"}, "MSICAPMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Control"}, "BAR5Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 5 Size"}, "Command": {"Default": "0", "Type": "UInt16", "Description": "Command"}, "CardbusCIS": {"Default": "0", "Type": "UInt32", "Description": "Cardbus Card Information Structure"}, "MSIXPbaOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X PBA Offset and PBA BIR"}, "MSICAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSICAP in PCI Config space"}, "MaximumLatency": {"Default": "0", "Type": "UInt8", "Description": "Maximum Latency"}, "ssid": {"Default": "0", "Type": "Unsigned", "Description": "Substream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "BAR2LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR2 is hardwired legacy IO"}, "LatencyTimer": {"Default": "0", "Type": "UInt8", "Description": "PCI Latency Timer"}, "BAR4LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR4 is hardwired legacy IO"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "PXCAPLinkStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Status"}, "PXCAPDevCap2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities 2"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "PXCAPDevCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Control"}, "MSICAPMaskBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Interrupt Mask Bits"}, "host": {"Default": "Parent.any", "Type": "PciHost", "Description": "PCI host"}, "PMCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Capabilities Register"}, "SubClassCode": {"Default": "0", "Type": "UInt8", "Description": "Sub-Class Code"}, "pci_func": {"Default": null, "Type": "Int", "Description": "PCI function code"}, "BAR5LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR5 is hardwired legacy IO"}, "MSICAPMsgData": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Data"}, "BIST": {"Default": "0", "Type": "UInt8", "Description": "Built In Self Test"}, "PXCAPDevCtrl2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Control 2"}, "pci_bus": {"Default": null, "Type": "Int", "Description": "PCI bus"}, "InterruptLine": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Line"}, "fetch_delay": {"Default": "10ns", "Type": "Latency", "Description": "delay before desc fetch occurs"}, "MSICAPMsgAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Address"}, "BAR3LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR3 is hardwired legacy IO"}, "MinimumGrant": {"Default": "0", "Type": "UInt8", "Description": "Minimum Grant"}, "phy_epid": {"Default": null, "Type": "UInt16", "Description": "Phy EPID that corresponds to device ID"}, "Status": {"Default": "0", "Type": "UInt16", "Description": "Status"}, "BAR0Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 0 Size"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "PXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "tx_fifo_size": {"Default": "384kB", "Type": "MemorySize", "Description": "Size of the tx FIFO"}, "PXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PXCAP in PCI Config space"}, "DeviceID": {"Default": null, "Type": "UInt16", "Description": "Device ID"}, "tx_read_delay": {"Default": "0ns", "Type": "Latency", "Description": "delay after tx dma read"}, "BAR4Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 4 Size"}, "PMCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the Power Management capability"}, "tx_desc_cache_size": {"Default": "64", "Type": "Int", "Description": "Number of enteries in the rx descriptor cache"}, "config_latency": {"Default": "20ns", "Type": "Latency", "Description": "Config read or write latency"}, "BAR1Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 1 Size"}, "pci_dev": {"Default": null, "Type": "Int", "Description": "PCI device number"}, "PMCAPCtrlStatus": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Control and Status"}, "wb_delay": {"Default": "10ns", "Type": "Latency", "Description": "delay before desc writeback occurs"}, "fetch_comp_delay": {"Default": "10ns", "Type": "Latency", "Description": "delay after desc fetch occurs"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "SubsystemVendorID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem Vendor ID"}, "PMCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PMCAP in PCI Config space"}, "sid": {"Default": "0", "Type": "Unsigned", "Description": "Stream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "MSICAPPendingBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Pending Bits"}, "MSIXTableOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X Table Offset and Table BIR"}, "MSICAPMsgUpperAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Upper Address"}, "MSICAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the MSI Capability"}, "BAR0LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR0 is hardwired legacy IO"}, "ProgIF": {"Default": "0", "Type": "UInt8", "Description": "Programming Interface"}, "BAR1LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR1 is hardwired legacy IO"}, "wb_comp_delay": {"Default": "10ns", "Type": "Latency", "Description": "delay after desc wb occurs"}, "CacheLineSize": {"Default": "0", "Type": "UInt8", "Description": "System Cacheline Size"}, "ClassCode": {"Default": "0", "Type": "UInt8", "Description": "Class Code"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "rx_fifo_size": {"Default": "384kB", "Type": "MemorySize", "Description": "Size of the rx FIFO"}, "phy_pid": {"Default": null, "Type": "UInt16", "Description": "Phy PID that corresponds to device ID"}}, "TimingExprLiteral": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "value": {"Default": null, "Type": "UInt64", "Description": "literal value"}}, "TAGE_SC_L_LoopPredictor": {"restrictAllocation": {"Default": "False", "Type": "Bool", "Description": "Restrict the allocation conditions"}, "loopTableConfidenceBits": {"Default": "2", "Type": "Unsigned", "Description": "Number of confidence bits per loop entry"}, "useDirectionBit": {"Default": "False", "Type": "Bool", "Description": "Use direction info"}, "loopTableTagBits": {"Default": "14", "Type": "Unsigned", "Description": "Number of tag bits per loop entry"}, "logSizeLoopPred": {"Default": "8", "Type": "Unsigned", "Description": "Log size of the loop predictor"}, "optionalAgeReset": {"Default": "True", "Type": "Bool", "Description": "Reset age bits optionally in some cases"}, "initialLoopIter": {"Default": "1", "Type": "Unsigned", "Description": "Initial iteration number"}, "logLoopTableAssoc": {"Default": "2", "Type": "Unsigned", "Description": "Log loop predictor associativity"}, "loopTableIterBits": {"Default": "14", "Type": "Unsigned", "Description": "Nuber of iteration bits per loop"}, "withLoopBits": {"Default": "7", "Type": "Unsigned", "Description": "Size of the WITHLOOP counter"}, "useHashing": {"Default": "False", "Type": "Bool", "Description": "Use hashing"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "initialLoopAge": {"Default": "255", "Type": "Unsigned", "Description": "Initial age value"}, "loopTableAgeBits": {"Default": "8", "Type": "Unsigned", "Description": "Number of age bits per loop entry"}, "useSpeculation": {"Default": "False", "Type": "Bool", "Description": "Use speculation"}}, "GarnetExtLink": {"latency": {"Default": "1", "Type": "Cycles", "Description": "latency"}, "weight": {"Default": "1", "Type": "Int", "Description": "used to restrict routing in shortest path analysis"}, "ext_node": {"Default": null, "Type": "RubyController", "Description": "External node"}, "link_id": {"Default": null, "Type": "Int", "Description": "ID in relation to other links"}, "network_links": {"Default": "[<m5.objects.GarnetLink.NetworkLink object at 0x7f8f00707e50>, <m5.objects.GarnetLink.NetworkLink object at 0x7f8f00707f10>]", "Type": "NetworkLink", "Description": "forward links"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "credit_links": {"Default": "[<m5.objects.GarnetLink.CreditLink object at 0x7f8f00707fd0>, <m5.objects.GarnetLink.CreditLink object at 0x7f8f00716150>]", "Type": "CreditLink", "Description": "backward flow-control links"}, "int_node": {"Default": null, "Type": "BasicRouter", "Description": "ID of internal node"}, "bandwidth_factor": {"Default": null, "Type": "Int", "Description": "generic bandwidth factor, usually in bytes"}}, "WeightedLRUReplacementPolicy": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "BaseDictionaryCompressor": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "MessageBuffer": {"buffer_size": {"Default": "0", "Type": "Unsigned", "Description": "Maximum number of entries to buffer                                      (0 allows infinite entries)"}, "randomization": {"Default": "False", "Type": "Bool", "Description": "Insert random delays on message                                        enqueue times (enforced to have                                        random delays if RubySystem                                        randomization flag is True)"}, "ordered": {"Default": "False", "Type": "Bool", "Description": "Whether the buffer is ordered"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SimpleMemobj": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SecondChanceRP": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SerialDevice": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "EtherTapStub": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "port": {"Default": "3500", "Type": "UInt16", "Description": "Port helper should send packets to"}, "dump": {"Default": "Null", "Type": "EtherDump", "Description": "dump object"}, "bufsz": {"Default": "10000", "Type": "Int", "Description": "tap buffer size"}}, "MemDelay": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}}, "SignaturePathPrefetcherV2": {"pattern_table_entries": {"Default": "4096", "Type": "MemorySize", "Description": "Number of entries of the pattern table"}, "signature_table_assoc": {"Default": "2", "Type": "Unsigned", "Description": "Associativity of the signature table"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "global_history_register_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the global history register"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "global_history_register_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the global history register"}, "prefetch_confidence_threshold": {"Default": "0.5", "Type": "Float", "Description": "Minimum confidence to issue prefetches"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "signature_bits": {"Default": "12", "Type": "UInt16", "Description": "Size of the signature, in bits"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "pattern_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the pattern table"}, "signature_table_entries": {"Default": "1024", "Type": "MemorySize", "Description": "Number of entries of the signature table"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "signature_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the signature table"}, "signature_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the signature table"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "strides_per_pattern_entry": {"Default": "4", "Type": "Unsigned", "Description": "Number of strides stored in each pattern entry"}, "num_counter_bits": {"Default": "3", "Type": "UInt8", "Description": "Number of bits of the saturating counters"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "global_history_register_entries": {"Default": "8", "Type": "MemorySize", "Description": "Number of entries of global history register"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "lookahead_confidence_threshold": {"Default": "0.75", "Type": "Float", "Description": "Minimum confidence to continue exploring lookahead entries"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "signature_shift": {"Default": "3", "Type": "UInt8", "Description": "Number of bits to shift when calculating a new signature"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "pattern_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the pattern table"}, "pattern_table_assoc": {"Default": "1", "Type": "Unsigned", "Description": "Associativity of the pattern table"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}}, "MemFootprintProbe": {"manager": {"Default": "Parent.any", "Type": "SimObject", "Description": "Probe manager(s) to instrument"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System pointer to get cache line and mem size"}, "page_size": {"Default": "4096", "Type": "Unsigned", "Description": "Page size for page-level footprint"}, "probe_name": {"Default": "PktRequest", "Type": "String", "Description": "Memory request probe to use"}}, "StackDistProbe": {"log_hist_bins": {"Default": "32", "Type": "Unsigned", "Description": "Bins in logarithmic histograms"}, "disable_log_hists": {"Default": "False", "Type": "Bool", "Description": "Disable logarithmic histograms"}, "linear_hist_bins": {"Default": "16", "Type": "Unsigned", "Description": "Bins in linear histograms"}, "verify": {"Default": "False", "Type": "Bool", "Description": "Verify behaviuor with reference implementation"}, "line_size": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Cache line size in bytes (must be larger or equal to the system's line size)"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System to use when determining system cache line size"}, "disable_linear_hists": {"Default": "False", "Type": "Bool", "Description": "Disable linear histograms"}, "manager": {"Default": "Parent.any", "Type": "SimObject", "Description": "Probe manager(s) to instrument"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "probe_name": {"Default": "PktRequest", "Type": "String", "Description": "Memory request probe to use"}}, "X86IntelMPAddrSpaceMapping": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "length": {"Default": "0", "Type": "UInt64", "Description": "length of mapping in bytes"}, "address_type": {"Default": "IOAddress", "Type": "X86IntelMPAddressType", "Description": "address type used to access bus"}, "bus_id": {"Default": "0", "Type": "UInt8", "Description": "id of the bus the address space is mapped to"}, "address": {"Default": "0", "Type": "Addr", "Description": "starting address of the mapping"}}, "BaseMemProbe": {"manager": {"Default": "Parent.any", "Type": "SimObject", "Description": "Probe manager(s) to instrument"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "probe_name": {"Default": "PktRequest", "Type": "String", "Description": "Memory request probe to use"}}, "CoherentXBar": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "point_of_coherency": {"Default": "False", "Type": "Bool", "Description": "Consider this crossbar the point of coherency"}, "snoop_filter": {"Default": "Null", "Type": "SnoopFilter", "Description": "Selected snoop filter"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "max_routing_table_size": {"Default": "512", "Type": "Int", "Description": "Max. routing table size"}, "forward_latency": {"Default": null, "Type": "Cycles", "Description": "Forward latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System that the crossbar belongs to."}, "max_outstanding_snoops": {"Default": "512", "Type": "Int", "Description": "Max. outstanding snoops allowed"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "point_of_unification": {"Default": "False", "Type": "Bool", "Description": "Consider this crossbar the point of unification"}, "width": {"Default": null, "Type": "Unsigned", "Description": "Datapath width per port (bytes)"}, "use_default_range": {"Default": "False", "Type": "Bool", "Description": "Perform address mapping for the default port"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Response latency"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "snoop_response_latency": {"Default": null, "Type": "Cycles", "Description": "Snoop response latency"}, "frontend_latency": {"Default": null, "Type": "Cycles", "Description": "Frontend latency"}}, "VoltageDomain": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "voltage": {"Default": "1V", "Type": "Voltage", "Description": "Operational voltage(s)"}}, "BaseXBar": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "forward_latency": {"Default": null, "Type": "Cycles", "Description": "Forward latency"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "width": {"Default": null, "Type": "Unsigned", "Description": "Datapath width per port (bytes)"}, "use_default_range": {"Default": "False", "Type": "Bool", "Description": "Perform address mapping for the default port"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Response latency"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "frontend_latency": {"Default": null, "Type": "Cycles", "Description": "Frontend latency"}}, "EtherLink": {"delay": {"Default": "0us", "Type": "Latency", "Description": "packet transmit delay"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "delay_var": {"Default": "0ns", "Type": "Latency", "Description": "packet transmit delay variability"}, "speed": {"Default": "1Gbps", "Type": "NetworkBandwidth", "Description": "link speed"}, "dump": {"Default": "Null", "Type": "EtherDump", "Description": "dump object"}}, "RubyPortProxy": {"support_inst_reqs": {"Default": "True", "Type": "Bool", "Description": "inst cache requests supported"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "no_retry_on_stall": {"Default": "False", "Type": "Bool", "Description": ""}, "support_data_reqs": {"Default": "True", "Type": "Bool", "Description": "data cache requests supported"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "using_ruby_tester": {"Default": "False", "Type": "Bool", "Description": ""}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "version": {"Default": "0", "Type": "Int", "Description": ""}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "is_cpu_sequencer": {"Default": "True", "Type": "Bool", "Description": "connected to a cpu"}, "ruby_system": {"Default": "Parent.any", "Type": "RubySystem", "Description": ""}}, "Cache": {"replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy"}, "clusivity": {"Default": "mostly_incl", "Type": "Clusivity", "Description": "Clusivity with upstream cache"}, "prefetcher": {"Default": "Null", "Type": "BasePrefetcher", "Description": "Prefetcher attached to cache"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "write_buffers": {"Default": "8", "Type": "Unsigned", "Description": "Number of write buffers"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Latency for the return path on a miss"}, "write_allocator": {"Default": "Null", "Type": "WriteAllocator", "Description": "Write allocator"}, "size": {"Default": null, "Type": "MemorySize", "Description": "Capacity"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "max_miss_count": {"Default": "0", "Type": "Counter", "Description": "Number of misses to handle before calling exit"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "mshrs": {"Default": null, "Type": "Unsigned", "Description": "Number of MSHRs (max outstanding requests)"}, "writeback_clean": {"Default": "False", "Type": "Bool", "Description": "Writeback clean lines"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "tags": {"Default": "BaseSetAssoc", "Type": "BaseTags", "Description": "Tag store"}, "tgts_per_mshr": {"Default": null, "Type": "Unsigned", "Description": "Max number of accesses per MSHR"}, "demand_mshr_reserve": {"Default": "1", "Type": "Unsigned", "Description": "MSHRs reserved for demand access"}, "warmup_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of tags to be touched to warm up the cache"}, "addr_ranges": {"Default": "[<m5.params.AddrRange object at 0x7f8f007d6210>]", "Type": "AddrRange", "Description": "Address range for the CPU-side port (to allow striping)"}, "is_read_only": {"Default": "False", "Type": "Bool", "Description": "Is this cache read only (e.g. inst)"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "prefetch_on_access": {"Default": "False", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "data_latency": {"Default": null, "Type": "Cycles", "Description": "Data access latency"}, "tag_latency": {"Default": null, "Type": "Cycles", "Description": "Tag lookup latency"}, "compressor": {"Default": "Null", "Type": "BaseCacheCompressor", "Description": "Cache compressor."}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "sequential_access": {"Default": "False", "Type": "Bool", "Description": "Whether to access tags and data sequentially"}, "assoc": {"Default": null, "Type": "Unsigned", "Description": "Associativity"}}, "FUDesc": {"count": {"Default": null, "Type": "Int", "Description": "number of these FU's available"}, "opList": {"Default": null, "Type": "OpDesc", "Description": "operation classes for this FU type"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "BloomFilterMultiBitSel": {"skip_bits": {"Default": "2", "Type": "Int", "Description": "Offset from block number"}, "is_parallel": {"Default": "False", "Type": "Bool", "Description": "Whether hashing is done in parallel"}, "num_bits": {"Default": "1", "Type": "Int", "Description": "Number of bits in a filter entry"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "offset_bits": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits in a cache line offset"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Value at which an entry is considered as set"}, "num_hashes": {"Default": "4", "Type": "Int", "Description": "Number of hashes"}, "size": {"Default": "4096", "Type": "Int", "Description": "Number of entries in the filter"}}, "TAGE_SC_L_TAGE_64KB": {"tagTableCounterBits": {"Default": "3", "Type": "Unsigned", "Description": "Number of tag table counter bits"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "tagTableUBits": {"Default": "2", "Type": "Unsigned", "Description": "Number of tag table u bits"}, "numUseAltOnNa": {"Default": "1", "Type": "Unsigned", "Description": "Number of USE_ALT_ON_NA counters"}, "tagTableTagWidths": {"Default": "[0, 9, 9, 10, 10, 11, 11, 12]", "Type": "Unsigned", "Description": "Tag size in TAGE tag tables"}, "logRatioBiModalHystEntries": {"Default": "2", "Type": "Unsigned", "Description": "Log num of prediction entries for a shared hysteresis bit for the Bimodal"}, "maxNumAlloc": {"Default": "1", "Type": "Unsigned", "Description": "Max number of TAGE entries allocted on mispredict"}, "noSkip": {"Default": "[]", "Type": "Bool", "Description": "Vector of enabled TAGE tables"}, "shortTagsTageFactor": {"Default": null, "Type": "Unsigned", "Description": "Factor for calculating the total number of short tags TAGE entries"}, "longTagsTageFactor": {"Default": null, "Type": "Unsigned", "Description": "Factor for calculating the total number of long tags TAGE entries"}, "shortTagsSize": {"Default": "8", "Type": "Unsigned", "Description": "Size of the short tags"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "histBufferSize": {"Default": "2097152", "Type": "Unsigned", "Description": "A large number to track all branch histories(2MEntries default)"}, "minHist": {"Default": "5", "Type": "Unsigned", "Description": "Minimum history size of TAGE"}, "initialTCounterValue": {"Default": "131072", "Type": "Int", "Description": "Initial value of tCounter"}, "speculativeHistUpdate": {"Default": "True", "Type": "Bool", "Description": "Use speculative update for histories"}, "nHistoryTables": {"Default": "7", "Type": "Unsigned", "Description": "Number of history tables"}, "logUResetPeriod": {"Default": "18", "Type": "Unsigned", "Description": "Log period in number of branches to reset TAGE useful counters"}, "longTagsSize": {"Default": null, "Type": "Unsigned", "Description": "Size of the long tags"}, "logTagTableSize": {"Default": null, "Type": "Unsigned", "Description": "Log size of each tag table"}, "logTagTableSizes": {"Default": "[13, 9, 9, 9, 9, 9, 9, 9]", "Type": "Int", "Description": "Log2 of TAGE table sizes"}, "maxHist": {"Default": "130", "Type": "Unsigned", "Description": "Maximum history size of TAGE"}, "truncatePathHist": {"Default": "True", "Type": "Bool", "Description": "Truncate the path history to its configured size"}, "firstLongTagTable": {"Default": null, "Type": "Unsigned", "Description": "First table with long tags"}, "instShiftAmt": {"Default": "Parent.instShiftAmt", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "useAltOnNaBits": {"Default": "4", "Type": "Unsigned", "Description": "Size of the USE_ALT_ON_NA counter(s)"}, "pathHistBits": {"Default": "16", "Type": "Unsigned", "Description": "Path history size"}}, "PS2Device": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "TreePLRURP": {"num_leaves": {"Default": "Parent.assoc", "Type": "Int", "Description": "Number of leaves in each tree"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "EtherDevice": {"VendorID": {"Default": null, "Type": "UInt16", "Description": "Vendor ID"}, "MSIXMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI-X Message Control"}, "HeaderType": {"Default": "0", "Type": "UInt8", "Description": "PCI Header Type"}, "PMCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "InterruptPin": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Pin"}, "MSIXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "PXCAPLinkCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Control"}, "Revision": {"Default": "0", "Type": "UInt8", "Description": "Device"}, "LegacyIOBase": {"Default": "0", "Type": "Addr", "Description": "Base Address for Legacy IO"}, "pio_latency": {"Default": "30ns", "Type": "Latency", "Description": "Programmed IO latency"}, "PXCAPLinkCap": {"Default": "0", "Type": "UInt32", "Description": "PCIe Link Capabilities"}, "CapabilityPtr": {"Default": "0", "Type": "UInt8", "Description": "Capability List Pointer offset"}, "MSIXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSIXCAP in PCI Config space"}, "PXCAPDevCapabilities": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities"}, "MSIXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifices this the MSI-X Capability"}, "BAR3Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 3 Size"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "PXCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCIe Capabilities"}, "SubsystemID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem ID"}, "PXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the PCIe Capability"}, "BAR4": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 4"}, "BAR1": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 1"}, "BAR0": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 0"}, "BAR3": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 3"}, "BAR2": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 2"}, "BAR5": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 5"}, "PXCAPDevStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Status"}, "BAR2Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 2 Size"}, "MSICAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "ExpansionROM": {"Default": "0", "Type": "UInt32", "Description": "Expansion ROM Base Address"}, "MSICAPMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Control"}, "BAR5Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 5 Size"}, "CardbusCIS": {"Default": "0", "Type": "UInt32", "Description": "Cardbus Card Information Structure"}, "MSIXPbaOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X PBA Offset and PBA BIR"}, "MSICAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSICAP in PCI Config space"}, "MaximumLatency": {"Default": "0", "Type": "UInt8", "Description": "Maximum Latency"}, "ssid": {"Default": "0", "Type": "Unsigned", "Description": "Substream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "BAR2LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR2 is hardwired legacy IO"}, "LatencyTimer": {"Default": "0", "Type": "UInt8", "Description": "PCI Latency Timer"}, "BAR4LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR4 is hardwired legacy IO"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "PXCAPLinkStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Status"}, "PXCAPDevCap2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities 2"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "PXCAPDevCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Control"}, "MSICAPMaskBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Interrupt Mask Bits"}, "host": {"Default": "Parent.any", "Type": "PciHost", "Description": "PCI host"}, "Command": {"Default": "0", "Type": "UInt16", "Description": "Command"}, "SubClassCode": {"Default": "0", "Type": "UInt8", "Description": "Sub-Class Code"}, "pci_func": {"Default": null, "Type": "Int", "Description": "PCI function code"}, "BAR5LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR5 is hardwired legacy IO"}, "MSICAPMsgData": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Data"}, "BIST": {"Default": "0", "Type": "UInt8", "Description": "Built In Self Test"}, "PMCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Capabilities Register"}, "pci_bus": {"Default": null, "Type": "Int", "Description": "PCI bus"}, "InterruptLine": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Line"}, "MSICAPMsgAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Address"}, "BAR3LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR3 is hardwired legacy IO"}, "MinimumGrant": {"Default": "0", "Type": "UInt8", "Description": "Minimum Grant"}, "Status": {"Default": "0", "Type": "UInt16", "Description": "Status"}, "BAR0Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 0 Size"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "PXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "PXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PXCAP in PCI Config space"}, "DeviceID": {"Default": null, "Type": "UInt16", "Description": "Device ID"}, "BAR4Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 4 Size"}, "PMCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the Power Management capability"}, "config_latency": {"Default": "20ns", "Type": "Latency", "Description": "Config read or write latency"}, "BAR1Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 1 Size"}, "pci_dev": {"Default": null, "Type": "Int", "Description": "PCI device number"}, "PMCAPCtrlStatus": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Control and Status"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "SubsystemVendorID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem Vendor ID"}, "PMCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PMCAP in PCI Config space"}, "sid": {"Default": "0", "Type": "Unsigned", "Description": "Stream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "PXCAPDevCtrl2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Control 2"}, "MSICAPPendingBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Pending Bits"}, "MSIXTableOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X Table Offset and Table BIR"}, "MSICAPMsgUpperAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Upper Address"}, "MSICAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the MSI Capability"}, "BAR0LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR0 is hardwired legacy IO"}, "ProgIF": {"Default": "0", "Type": "UInt8", "Description": "Programming Interface"}, "BAR1LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR1 is hardwired legacy IO"}, "CacheLineSize": {"Default": "0", "Type": "UInt8", "Description": "System Cacheline Size"}, "ClassCode": {"Default": "0", "Type": "UInt8", "Description": "Class Code"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}}, "ThermalCapacitor": {"capacitance": {"Default": "1.0", "Type": "Float", "Description": "Thermal capacitance, expressed in Joules per Kelvin"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "IdeDisk": {"delay": {"Default": "1us", "Type": "Latency", "Description": "Fixed disk delay in microseconds"}, "driveID": {"Default": "master", "Type": "IdeID", "Description": "Drive ID"}, "image": {"Default": null, "Type": "DiskImage", "Description": "Disk image"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "Base32Delta8": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "X86ACPIXSDT": {"creator_revision": {"Default": "0", "Type": "UInt32", "Description": "revision number for the creator of the table"}, "oem_table_id": {"Default": "", "Type": "String", "Description": "oem table ID"}, "creator_id": {"Default": "", "Type": "String", "Description": "string identifying the generator of the table"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "entries": {"Default": "[]", "Type": "X86ACPISysDescTable", "Description": "system description tables"}, "oem_id": {"Default": "", "Type": "String", "Description": "string identifying the oem"}, "oem_revision": {"Default": "0", "Type": "UInt32", "Description": "oem revision number for the table"}}, "AbstractMemory": {"in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero"}}, "DirectedGenerator": {"num_cpus": {"Default": null, "Type": "Int", "Description": "num of cpus"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}}, "RedirectPath": {"app_path": {"Default": "/", "Type": "String", "Description": "filesystem path from an app's perspective"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "host_paths": {"Default": "['/']", "Type": "String", "Description": "file path on host filesystem"}}, "VirtIOBlock": {"subsystem": {"Default": "0", "Type": "UInt8", "Description": "VirtIO subsystem ID"}, "image": {"Default": null, "Type": "DiskImage", "Description": "Disk image"}, "queueSize": {"Default": "128", "Type": "Unsigned", "Description": "Output queue size (pages)"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}}, "X86NativeTrace": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "BasicPioDevice": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "PowerModelState": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "X86IntelMPBaseConfigEntry": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "Base64Delta16": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "SectorTags": {"tag_latency": {"Default": "Parent.tag_latency", "Type": "Cycles", "Description": "The tag lookup latency for this cache"}, "replacement_policy": {"Default": "Parent.replacement_policy", "Type": "BaseReplacementPolicy", "Description": "Replacement policy"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "size": {"Default": "Parent.size", "Type": "MemorySize", "Description": "capacity in bytes"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "warmup_percentage": {"Default": "Parent.warmup_percentage", "Type": "Percent", "Description": "Percentage of tags to be touched to warm up the cache"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "sequential_access": {"Default": "Parent.sequential_access", "Type": "Bool", "Description": "Whether to access tags and data sequentially"}, "assoc": {"Default": "Parent.assoc", "Type": "Int", "Description": "associativity"}, "indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "entry_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Indexing entry size in bytes"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "block size in bytes"}, "num_blocks_per_sector": {"Default": "1", "Type": "Int", "Description": "Number of sub-sectors per sector"}}, "VirtIO9PBase": {"subsystem": {"Default": "0", "Type": "UInt8", "Description": "VirtIO subsystem ID"}, "tag": {"Default": "gem5", "Type": "String", "Description": "Mount tag"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "queueSize": {"Default": "32", "Type": "Unsigned", "Description": "Output queue size (pages)"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}}, "RubyNetwork": {"p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "int_links": {"Default": null, "Type": "BasicIntLink", "Description": "Links between internal nodes"}, "routers": {"Default": null, "Type": "BasicRouter", "Description": "Network routers"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "ext_links": {"Default": null, "Type": "BasicExtLink", "Description": "Links to external nodes"}, "number_of_virtual_networks": {"Default": null, "Type": "Unsigned", "Description": "Number of virtual networks used by the coherence protocol in use.  The on-chip network assumes the protocol numbers vnets starting from 0.  Therefore, the number of virtual networks should be one more than the highest numbered vnet in use."}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "netifs": {"Default": null, "Type": "ClockedObject", "Description": "Network Interfaces"}, "control_msg_size": {"Default": "8", "Type": "Int", "Description": ""}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "topology": {"Default": "Not Specified", "Type": "String", "Description": "the name of the imported topology module"}, "ruby_system": {"Default": null, "Type": "RubySystem", "Description": ""}}, "SystemC_ScObject": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "PciDevice": {"VendorID": {"Default": null, "Type": "UInt16", "Description": "Vendor ID"}, "MSIXMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI-X Message Control"}, "HeaderType": {"Default": "0", "Type": "UInt8", "Description": "PCI Header Type"}, "PMCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "InterruptPin": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Pin"}, "MSIXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "PXCAPLinkCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Control"}, "Revision": {"Default": "0", "Type": "UInt8", "Description": "Device"}, "LegacyIOBase": {"Default": "0", "Type": "Addr", "Description": "Base Address for Legacy IO"}, "pio_latency": {"Default": "30ns", "Type": "Latency", "Description": "Programmed IO latency"}, "PXCAPLinkCap": {"Default": "0", "Type": "UInt32", "Description": "PCIe Link Capabilities"}, "CapabilityPtr": {"Default": "0", "Type": "UInt8", "Description": "Capability List Pointer offset"}, "MSIXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSIXCAP in PCI Config space"}, "PXCAPDevCapabilities": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities"}, "MSIXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifices this the MSI-X Capability"}, "BAR3Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 3 Size"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "PXCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCIe Capabilities"}, "SubsystemID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem ID"}, "PXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the PCIe Capability"}, "BAR4": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 4"}, "BAR1": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 1"}, "BAR0": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 0"}, "BAR3": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 3"}, "BAR2": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 2"}, "BAR5": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 5"}, "PXCAPDevStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Status"}, "BAR2Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 2 Size"}, "MSICAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "ExpansionROM": {"Default": "0", "Type": "UInt32", "Description": "Expansion ROM Base Address"}, "MSICAPMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Control"}, "BAR5Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 5 Size"}, "CardbusCIS": {"Default": "0", "Type": "UInt32", "Description": "Cardbus Card Information Structure"}, "MSIXPbaOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X PBA Offset and PBA BIR"}, "MSICAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSICAP in PCI Config space"}, "MaximumLatency": {"Default": "0", "Type": "UInt8", "Description": "Maximum Latency"}, "ssid": {"Default": "0", "Type": "Unsigned", "Description": "Substream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "BAR2LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR2 is hardwired legacy IO"}, "LatencyTimer": {"Default": "0", "Type": "UInt8", "Description": "PCI Latency Timer"}, "BAR4LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR4 is hardwired legacy IO"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "PXCAPLinkStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Status"}, "PXCAPDevCap2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities 2"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "PXCAPDevCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Control"}, "MSICAPMaskBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Interrupt Mask Bits"}, "host": {"Default": "Parent.any", "Type": "PciHost", "Description": "PCI host"}, "Command": {"Default": "0", "Type": "UInt16", "Description": "Command"}, "SubClassCode": {"Default": "0", "Type": "UInt8", "Description": "Sub-Class Code"}, "pci_func": {"Default": null, "Type": "Int", "Description": "PCI function code"}, "BAR5LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR5 is hardwired legacy IO"}, "MSICAPMsgData": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Data"}, "BIST": {"Default": "0", "Type": "UInt8", "Description": "Built In Self Test"}, "PMCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Capabilities Register"}, "pci_bus": {"Default": null, "Type": "Int", "Description": "PCI bus"}, "InterruptLine": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Line"}, "MSICAPMsgAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Address"}, "BAR3LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR3 is hardwired legacy IO"}, "MinimumGrant": {"Default": "0", "Type": "UInt8", "Description": "Minimum Grant"}, "Status": {"Default": "0", "Type": "UInt16", "Description": "Status"}, "BAR0Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 0 Size"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "PXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "PXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PXCAP in PCI Config space"}, "DeviceID": {"Default": null, "Type": "UInt16", "Description": "Device ID"}, "BAR4Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 4 Size"}, "PMCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the Power Management capability"}, "config_latency": {"Default": "20ns", "Type": "Latency", "Description": "Config read or write latency"}, "BAR1Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 1 Size"}, "pci_dev": {"Default": null, "Type": "Int", "Description": "PCI device number"}, "PMCAPCtrlStatus": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Control and Status"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "SubsystemVendorID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem Vendor ID"}, "PMCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PMCAP in PCI Config space"}, "sid": {"Default": "0", "Type": "Unsigned", "Description": "Stream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "PXCAPDevCtrl2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Control 2"}, "MSICAPPendingBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Pending Bits"}, "MSIXTableOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X Table Offset and Table BIR"}, "MSICAPMsgUpperAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Upper Address"}, "MSICAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the MSI Capability"}, "BAR0LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR0 is hardwired legacy IO"}, "ProgIF": {"Default": "0", "Type": "UInt8", "Description": "Programming Interface"}, "BAR1LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR1 is hardwired legacy IO"}, "CacheLineSize": {"Default": "0", "Type": "UInt8", "Description": "System Cacheline Size"}, "ClassCode": {"Default": "0", "Type": "UInt8", "Description": "Class Code"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}}, "IrregularStreamBufferPrefetcher": {"default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "training_unit_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the training unit"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "prefetch_candidates_per_entry": {"Default": "16", "Type": "Unsigned", "Description": "Number of prefetch candidates stored in a SP-AMC entry"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "address_map_cache_assoc": {"Default": "128", "Type": "Unsigned", "Description": "Associativity of the PS/SP AMCs"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "training_unit_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the training unit"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "address_map_cache_entries": {"Default": "128", "Type": "MemorySize", "Description": "Number of entries of the PS/SP AMCs"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "num_counter_bits": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits of the confidence counter"}, "degree": {"Default": "4", "Type": "Unsigned", "Description": "Number of prefetches to generate"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "training_unit_entries": {"Default": "128", "Type": "MemorySize", "Description": "Number of entries of the training unit"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "chunk_size": {"Default": "256", "Type": "Unsigned", "Description": "Maximum number of addresses in a temporal stream"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "training_unit_assoc": {"Default": "128", "Type": "Unsigned", "Description": "Associativity of the training unit"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "sp_address_map_cache_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the Structural-to-Physical Address Mao Cache"}, "ps_address_map_cache_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the Physical-to-Structural Address Map Cache"}, "sp_address_map_cache_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the Structural-to-Physical Address Map Cache"}, "ps_address_map_cache_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the Physical-to-Structural Address Map Cache"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}}, "TimingExprLet": {"expr": {"Default": null, "Type": "TimingExpr", "Description": "body expression"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "defns": {"Default": null, "Type": "TimingExpr", "Description": "expressions for bindings"}}, "BloomFilterPerfect": {"threshold": {"Default": "1", "Type": "Int", "Description": "Value at which an entry is considered as set"}, "num_bits": {"Default": "1", "Type": "Int", "Description": "Number of bits in a filter entry"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "offset_bits": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits in a cache line offset"}, "size": {"Default": "4096", "Type": "Int", "Description": "Number of entries in the filter"}}, "SimpleCache": {"latency": {"Default": "1", "Type": "Cycles", "Description": "Cycles taken on a hit or to resolve a miss"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "The system this cache is part of"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "size": {"Default": "16kB", "Type": "MemorySize", "Description": "The size of the cache"}}, "VirtIO9PSocket": {"subsystem": {"Default": "0", "Type": "UInt8", "Description": "VirtIO subsystem ID"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "server": {"Default": "127.0.0.1", "Type": "String", "Description": "9P server address or host name"}, "tag": {"Default": "gem5", "Type": "String", "Description": "Mount tag"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "queueSize": {"Default": "32", "Type": "Unsigned", "Description": "Output queue size (pages)"}, "port": {"Default": "564", "Type": "String", "Description": "9P server port"}}, "BaseSimpleCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "branchPred": {"Default": "Null", "Type": "BranchPredictor", "Description": "Branch Predictor"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "DVFSHandler": {"transition_latency": {"Default": "100us", "Type": "Latency", "Description": "fixed latency for perf level migration"}, "domains": {"Default": "[]", "Type": "SrcClockDomain", "Description": "list of domains"}, "enable": {"Default": "False", "Type": "Bool", "Description": "Enable/Disable the handler"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "sys_clk_domain": {"Default": "Parent.clk_domain", "Type": "SrcClockDomain", "Description": "Clk domain in which the handler is instantiated"}}, "SlimAMPMPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "dcpt": {"Default": "SlimDeltaCorrelatingPredictionTables", "Type": "DeltaCorrelatingPredictionTables", "Description": "Delta Correlating Prediction Tables object"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "ampm": {"Default": "SlimAccessMapPatternMatching", "Type": "AccessMapPatternMatching", "Description": "Access Map Pattern Matching object"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}}, "AMPMPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "ampm": {"Default": "AccessMapPatternMatching", "Type": "AccessMapPatternMatching", "Description": "Access Map Pattern Matching object"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}}, "TAGEBase": {"tagTableCounterBits": {"Default": "3", "Type": "Unsigned", "Description": "Number of tag table counter bits"}, "maxHist": {"Default": "130", "Type": "Unsigned", "Description": "Maximum history size of TAGE"}, "maxNumAlloc": {"Default": "1", "Type": "Unsigned", "Description": "Max number of TAGE entries allocted on mispredict"}, "minHist": {"Default": "5", "Type": "Unsigned", "Description": "Minimum history size of TAGE"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "noSkip": {"Default": "[]", "Type": "Bool", "Description": "Vector of enabled TAGE tables"}, "initialTCounterValue": {"Default": "131072", "Type": "Int", "Description": "Initial value of tCounter"}, "instShiftAmt": {"Default": "Parent.instShiftAmt", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "speculativeHistUpdate": {"Default": "True", "Type": "Bool", "Description": "Use speculative update for histories"}, "tagTableUBits": {"Default": "2", "Type": "Unsigned", "Description": "Number of tag table u bits"}, "nHistoryTables": {"Default": "7", "Type": "Unsigned", "Description": "Number of history tables"}, "logUResetPeriod": {"Default": "18", "Type": "Unsigned", "Description": "Log period in number of branches to reset TAGE useful counters"}, "numUseAltOnNa": {"Default": "1", "Type": "Unsigned", "Description": "Number of USE_ALT_ON_NA counters"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "useAltOnNaBits": {"Default": "4", "Type": "Unsigned", "Description": "Size of the USE_ALT_ON_NA counter(s)"}, "histBufferSize": {"Default": "2097152", "Type": "Unsigned", "Description": "A large number to track all branch histories(2MEntries default)"}, "logRatioBiModalHystEntries": {"Default": "2", "Type": "Unsigned", "Description": "Log num of prediction entries for a shared hysteresis bit for the Bimodal"}, "logTagTableSizes": {"Default": "[13, 9, 9, 9, 9, 9, 9, 9]", "Type": "Int", "Description": "Log2 of TAGE table sizes"}, "tagTableTagWidths": {"Default": "[0, 9, 9, 10, 10, 11, 11, 12]", "Type": "Unsigned", "Description": "Tag size in TAGE tag tables"}, "pathHistBits": {"Default": "16", "Type": "Unsigned", "Description": "Path history size"}}, "DiskImage": {"read_only": {"Default": "False", "Type": "Bool", "Description": "read only image"}, "image_file": {"Default": null, "Type": "String", "Description": "disk image file"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SimpleIntLink": {"src_node": {"Default": null, "Type": "BasicRouter", "Description": "Router on src end"}, "weight": {"Default": "1", "Type": "Int", "Description": "used to restrict routing in shortest path analysis"}, "latency": {"Default": "1", "Type": "Cycles", "Description": "latency"}, "dst_inport": {"Default": "", "Type": "String", "Description": "Inport direction at dst router"}, "link_id": {"Default": null, "Type": "Int", "Description": "ID in relation to other links"}, "dst_node": {"Default": null, "Type": "BasicRouter", "Description": "Router on dst end"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "src_outport": {"Default": "", "Type": "String", "Description": "Outport direction at src router"}, "bandwidth_factor": {"Default": null, "Type": "Int", "Description": "generic bandwidth factor, usually in bytes"}}, "TAGE_SC_L_8KB_StatisticalCorrector": {"updateThresholdWidth": {"Default": "12", "Type": "Unsigned", "Description": "Number of bits for the update threshold counter"}, "iWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the IMLI history GEHL entries"}, "im": {"Default": "[8]", "Type": "Int", "Description": "IMLI history GEHL lengths"}, "logLnb": {"Default": null, "Type": "Unsigned", "Description": "Log number of first local history GEHL entries"}, "gm": {"Default": "[6, 3]", "Type": "Int", "Description": "Global branch GEHL lengths"}, "inb": {"Default": "1", "Type": "Unsigned", "Description": "Num IMLI GEHL lenghts"}, "lnb": {"Default": null, "Type": "Unsigned", "Description": "Num first local history GEHL lenghts"}, "bwWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the global backward branch GEHL entries"}, "logBias": {"Default": null, "Type": "Unsigned", "Description": "Log size of Bias tables"}, "lm": {"Default": null, "Type": "Int", "Description": "First local history GEHL lengths"}, "lWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the first local history GEHL entries"}, "numEntriesFirstLocalHistories": {"Default": null, "Type": "Unsigned", "Description": "Number of entries for first local histories"}, "bwnb": {"Default": null, "Type": "Unsigned", "Description": "Num global backward branch GEHL lengths"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "logGnb": {"Default": "7", "Type": "Unsigned", "Description": "Log number of global branch GEHL entries"}, "extraWeightsWidth": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits for the extra weights"}, "scCountersWidth": {"Default": "6", "Type": "Unsigned", "Description": "Statistical corrector counters width"}, "logSizeUp": {"Default": "6", "Type": "Unsigned", "Description": "Log size of update threshold counters tables"}, "bwm": {"Default": null, "Type": "Int", "Description": "Global backward branch GEHL lengths"}, "chooserConfWidth": {"Default": "7", "Type": "Unsigned", "Description": "Number of bits for the chooser counters"}, "gnb": {"Default": "2", "Type": "Unsigned", "Description": "Num global branch GEHL lengths"}, "logBwnb": {"Default": null, "Type": "Unsigned", "Description": "Log num of global backward branch GEHL entries"}, "pUpdateThresholdWidth": {"Default": "8", "Type": "Unsigned", "Description": "Number of bits for the pUpdate threshold counters"}, "initialUpdateThresholdValue": {"Default": "0", "Type": "Int", "Description": "Initial pUpdate threshold counter value"}, "logInb": {"Default": null, "Type": "Unsigned", "Description": "Log number of IMLI GEHL entries"}}, "QoSTurnaroundPolicyIdeal": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "PS2Keyboard": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "vnc": {"Default": "Parent.any", "Type": "VncInput", "Description": "VNC server providing keyboard input"}}, "PerfectCompressor": {"max_compression_ratio": {"Default": "2", "Type": "Int", "Description": "Maximum compression ratio allowed"}, "decompression_latency": {"Default": "1", "Type": "Cycles", "Description": "Number of cycles to perform data decompression"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "compression_latency": {"Default": "1", "Type": "Cycles", "Description": "Number of cycles to perform data compression"}, "size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}}, "BOPPrefetcher": {"default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "delay_queue_enable": {"Default": "True", "Type": "Bool", "Description": "Enable the delay queue"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "delay_queue_cycles": {"Default": "60", "Type": "Cycles", "Description": "Cycles to delay a write in the left RR table from the delay                 queue"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "bad_score": {"Default": "10", "Type": "Unsigned", "Description": "Score at which the HWP is disabled"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "delay_queue_size": {"Default": "15", "Type": "Unsigned", "Description": "Number of entries in the delay queue"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "round_max": {"Default": "100", "Type": "Unsigned", "Description": "Max. round to update the best offset"}, "rr_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of entries of each RR bank"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "tag_bits": {"Default": "12", "Type": "Unsigned", "Description": "Bits used to store the tag"}, "negative_offsets_enable": {"Default": "True", "Type": "Bool", "Description": "Initialize the offsets list also with negative values                 (i.e. the table will have half of the entries with positive                 offsets and the other half with negative ones)"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "offset_list_size": {"Default": "46", "Type": "Unsigned", "Description": "Number of entries in the offsets list"}, "score_max": {"Default": "31", "Type": "Unsigned", "Description": "Max. score to update the best offset"}}, "X86IntelMPFloatingPointer": {"imcr_present": {"Default": "True", "Type": "Bool", "Description": "whether the IMCR register is present in the APIC"}, "spec_rev": {"Default": "4", "Type": "UInt8", "Description": "minor revision of the MP spec supported"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_config": {"Default": "0", "Type": "UInt8", "Description": "which default configuration to use"}}, "X86ACPIRSDP": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "rsdt": {"Default": "Null", "Type": "X86ACPIRSDT", "Description": "root system description table"}, "revision": {"Default": "2", "Type": "UInt8", "Description": "revision of ACPI being used, zero indexed"}, "xsdt": {"Default": "X86ACPIXSDT", "Type": "X86ACPIXSDT", "Description": "extended system description table"}, "oem_id": {"Default": "", "Type": "String", "Description": "string identifying the oem"}}, "CreditLink": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "link_latency": {"Default": "Parent.latency", "Type": "Cycles", "Description": "link latency"}, "virt_nets": {"Default": "Parent.number_of_virtual_networks", "Type": "Int", "Description": "number of virtual networks"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "link_id": {"Default": "Parent.link_id", "Type": "Int", "Description": "link id"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "vcs_per_vnet": {"Default": "Parent.vcs_per_vnet", "Type": "Int", "Description": "virtual channels per virtual network"}}, "TimingExpr": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "KvmVM": {"coalescedMMIO": {"Default": "[]", "Type": "AddrRange", "Description": "memory ranges for coalesced MMIO"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "RubyCache": {"size": {"Default": null, "Type": "MemorySize", "Description": "capacity in bytes"}, "tagArrayBanks": {"Default": "1", "Type": "Int", "Description": "Number of banks for the tag array"}, "replacement_policy": {"Default": "TreePLRURP", "Type": "BaseReplacementPolicy", "Description": ""}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dataArrayBanks": {"Default": "1", "Type": "Int", "Description": "Number of banks for the data array"}, "tagAccessLatency": {"Default": "1", "Type": "Cycles", "Description": "cycles for a tag array access"}, "is_icache": {"Default": "False", "Type": "Bool", "Description": "is instruction only cache"}, "assoc": {"Default": null, "Type": "Int", "Description": ""}, "start_index_bit": {"Default": "6", "Type": "Int", "Description": "index start, default 6 for 64-byte line"}, "block_size": {"Default": "0B", "Type": "MemorySize", "Description": "block size in bytes. 0 means default RubyBlockSize"}, "dataAccessLatency": {"Default": "1", "Type": "Cycles", "Description": "cycles for a data array access"}, "resourceStalls": {"Default": "False", "Type": "Bool", "Description": "stall if there is a resource failure"}, "ruby_system": {"Default": "Parent.any", "Type": "RubySystem", "Description": ""}}, "BiModeBP": {"choiceCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits of choice counters"}, "globalCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits per counter"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "choicePredictorSize": {"Default": "8192", "Type": "Unsigned", "Description": "Size of choice predictor"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}, "globalPredictorSize": {"Default": "8192", "Type": "Unsigned", "Description": "Size of global predictor"}}, "HMCController": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "forward_latency": {"Default": null, "Type": "Cycles", "Description": "Forward latency"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "width": {"Default": null, "Type": "Unsigned", "Description": "Datapath width per port (bytes)"}, "use_default_range": {"Default": "False", "Type": "Bool", "Description": "Perform address mapping for the default port"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Response latency"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "frontend_latency": {"Default": null, "Type": "Cycles", "Description": "Frontend latency"}}, "ExeTracer": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "RubyTester": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "num_cpus": {"Default": null, "Type": "Int", "Description": "number of cpus / RubyPorts"}, "deadlock_threshold": {"Default": "50000", "Type": "Int", "Description": "how often to check for deadlock"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "check_flush": {"Default": "False", "Type": "Bool", "Description": "check cache flushing"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "wakeup_frequency": {"Default": "10", "Type": "Int", "Description": "number of cycles between wakeups"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "checks_to_complete": {"Default": "100", "Type": "Int", "Description": "checks to complete"}}, "SignaturePathPrefetcher": {"pattern_table_entries": {"Default": "4096", "Type": "MemorySize", "Description": "Number of entries of the pattern table"}, "signature_table_assoc": {"Default": "2", "Type": "Unsigned", "Description": "Associativity of the signature table"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "prefetch_confidence_threshold": {"Default": "0.5", "Type": "Float", "Description": "Minimum confidence to issue prefetches"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "signature_bits": {"Default": "12", "Type": "UInt16", "Description": "Size of the signature, in bits"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "pattern_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the pattern table"}, "signature_table_entries": {"Default": "1024", "Type": "MemorySize", "Description": "Number of entries of the signature table"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "signature_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the signature table"}, "signature_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the signature table"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "strides_per_pattern_entry": {"Default": "4", "Type": "Unsigned", "Description": "Number of strides stored in each pattern entry"}, "num_counter_bits": {"Default": "3", "Type": "UInt8", "Description": "Number of bits of the saturating counters"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "lookahead_confidence_threshold": {"Default": "0.75", "Type": "Float", "Description": "Minimum confidence to continue exploring lookahead entries"}, "signature_shift": {"Default": "3", "Type": "UInt8", "Description": "Number of bits to shift when calculating a new signature"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "pattern_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the pattern table"}, "pattern_table_assoc": {"Default": "1", "Type": "Unsigned", "Description": "Associativity of the pattern table"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}}, "RangeAddrMapper": {"original_ranges": {"Default": null, "Type": "AddrRange", "Description": "Ranges of memory that should me remapped"}, "remapped_ranges": {"Default": null, "Type": "AddrRange", "Description": "Ranges of memory that are being mapped to"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SouthBridge": {"io_apic": {"Default": "I82094AA", "Type": "I82094AA", "Description": "I/O APIC"}, "pic1": {"Default": "I8259", "Type": "I8259", "Description": "Master PIC"}, "pic2": {"Default": "I8259", "Type": "I8259", "Description": "Slave PIC"}, "platform": {"Default": "Parent.any", "Type": "Platform", "Description": "Platform this device is part of"}, "dma1": {"Default": "I8237", "Type": "I8237", "Description": "The first dma controller"}, "speaker": {"Default": "PcSpeaker", "Type": "PcSpeaker", "Description": "PC speaker"}, "keyboard": {"Default": "I8042", "Type": "I8042", "Description": "The keyboard controller"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "pit": {"Default": "I8254", "Type": "I8254", "Description": "Programmable interval timer"}, "cmos": {"Default": "Cmos", "Type": "Cmos", "Description": "CMOS memory and real time clock device"}}, "Platform": {"intrctrl": {"Default": "Parent.any", "Type": "IntrControl", "Description": "interrupt controller"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "EtherBus": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "speed": {"Default": "100Mbps", "Type": "NetworkBandwidth", "Description": "bus speed in bits per second"}, "dump": {"Default": "Null", "Type": "EtherDump", "Description": "dump object"}, "loopback": {"Default": "True", "Type": "Bool", "Description": "send packet back to the sending interface"}}, "X86TLB": {"walker": {"Default": "X86PagetableWalker", "Type": "X86PagetableWalker", "Description": "page table walker"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "size": {"Default": "64", "Type": "Unsigned", "Description": "TLB size"}}, "SimpleObject": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "BaseIndexingPolicy": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "entry_size": {"Default": "Parent.entry_size", "Type": "Int", "Description": "entry size in bytes"}, "assoc": {"Default": "Parent.assoc", "Type": "Int", "Description": "associativity"}, "size": {"Default": "Parent.size", "Type": "MemorySize", "Description": "capacity in bytes"}}, "RubyController": {"default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "transitions_per_cycle": {"Default": "32", "Type": "Int", "Description": "no. of  SLICC state machine transitions per cycle"}, "recycle_latency": {"Default": "10", "Type": "Cycles", "Description": ""}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object parameter"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "addr_ranges": {"Default": "[<m5.params.AddrRange object at 0x7f8f007d6210>]", "Type": "AddrRange", "Description": "Address range this controller responds to"}, "version": {"Default": null, "Type": "Int", "Description": ""}, "cluster_id": {"Default": "0", "Type": "UInt32", "Description": "Id of this controller's cluster"}, "buffer_size": {"Default": "0", "Type": "UInt32", "Description": "max buffer size 0 means infinite"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "mandatory_queue_latency": {"Default": "1", "Type": "Cycles", "Description": "Default latency for requests added to the mandatory queue on top-level controllers"}, "number_of_TBEs": {"Default": "256", "Type": "Int", "Description": ""}, "ruby_system": {"Default": null, "Type": "RubySystem", "Description": ""}}, "FaultModel": {"temperature_weights_database": {"Default": "[71, 1, 72, 2, 73, 3, 74, 4, 75, 5, 76, 5, 77, 6, 78, 7, 79, 8, 80, 10, 81, 11, 82, 12, 83, 12, 84, 13, 85, 14, 86, 16, 87, 17, 88, 18, 89, 19, 90, 20, 91, 22, 92, 24, 93, 26, 94, 27, 95, 29, 96, 30, 97, 32, 98, 35, 99, 37, 100, 39, 101, 42, 102, 45, 103, 47, 104, 50, 105, 53, 106, 56, 107, 61, 108, 65, 109, 70, 110, 74, 111, 78, 112, 82, 113, 89, 114, 95, 115, 100, 116, 106, 117, 115, 118, 122, 119, 130, 120, 139, 121, 147, 122, 156, 123, 169, 124, 178, 125, 190, -1]", "Type": "Int", "Description": ""}, "baseline_fault_vector_database": {"Default": "[5, 40, 0.080892, 0.109175, 0.018864, 0.130408, 0.059724, 0.077571, 0.03483, 0.08343, 0.0675, 0.1215, 5, 39, 0.06264, 0.0891, 0.016821, 0.10962, 0.051462, 0.06021, 0.0297, 0.07614, 0.0621, 0.1161, 5, 38, 0.05049, 0.07695, 0.015782, 0.09153, 0.04455, 0.04617, 0.02592, 0.0702, 0.057294, 0.1107, 5, 37, 0.04212, 0.06777, 0.014191, 0.08289, 0.040986, 0.0378, 0.02376, 0.06588, 0.053568, 0.10449, 5, 36, 0.03591, 0.06102, 0.013211, 0.0756, 0.0351, 0.03024, 0.02106, 0.06156, 0.049815, 0.10071, 5, 35, 0.03213, 0.05481, 0.011964, 0.07155, 0.03186, 0.02673, 0.01971, 0.05751, 0.047169, 0.09423, 5, 34, 0.02889, 0.05103, 0.011054, 0.0675, 0.03051, 0.02345, 0.01863, 0.054, 0.0459, 0.08829, 5, 33, 0.02646, 0.04725, 0.01016, 0.06264, 0.028971, 0.0216, 0.01728, 0.04941, 0.042903, 0.08208, 5, 32, 0.0243, 0.04293, 0.009312, 0.05778, 0.027, 0.01971, 0.01647, 0.04536, 0.04131, 0.0756, 5, 31, 0.02241, 0.03726, 0.00891, 0.05454, 0.024732, 0.018171, 0.01566, 0.04347, 0.039447, 0.07074, 5, 30, 0.02187, 0.03213, 0.008162, 0.05022, 0.023625, 0.016762, 0.01377, 0.03915, 0.037557, 0.06588, 5, 29, 0.02079, 0.02808, 0.007657, 0.04266, 0.020061, 0.016043, 0.01269, 0.03672, 0.035451, 0.06237, 5, 28, 0.01944, 0.02565, 0.007123, 0.0378, 0.0189, 0.015363, 0.01188, 0.03348, 0.0324, 0.05778, 5, 27, 0.018473, 0.02376, 0.006737, 0.03483, 0.018036, 0.014153, 0.011232, 0.03024, 0.030645, 0.05589, 5, 26, 0.01755, 0.02133, 0.00644, 0.03213, 0.016497, 0.013511, 0.010031, 0.027621, 0.028242, 0.05103, 5, 25, 0.016462, 0.02052, 0.00621, 0.02889, 0.015822, 0.013095, 0.009442, 0.0216, 0.026379, 0.04617, 5, 24, 0.01593, 0.01836, 0.00594, 0.02673, 0.015047, 0.012377, 0.008918, 0.01836, 0.023193, 0.0378, 5, 23, 0.01539, 0.017931, 0.005594, 0.025488, 0.013365, 0.012037, 0.008775, 0.01512, 0.018657, 0.03159, 5, 22, 0.014804, 0.017167, 0.005338, 0.023976, 0.012258, 0.011734, 0.008087, 0.0135, 0.015444, 0.02619, 5, 21, 0.01418, 0.016548, 0.004995, 0.022194, 0.011807, 0.011073, 0.007236, 0.01107, 0.0135, 0.02187, 5, 20, 0.013743, 0.016176, 0.004613, 0.020414, 0.01107, 0.010415, 0.00622, 0.010415, 0.0108, 0.019077, 5, 19, 0.011877, 0.015412, 0.003861, 0.016659, 0.008235, 0.00864, 0.0054, 0.00972, 0.008532, 0.01377, 5, 18, 0.011097, 0.01431, 0.003483, 0.014526, 0.006912, 0.00756, 0.00378, 0.00864, 0.006885, 0.01026, 5, 17, 0.010419, 0.011939, 0.0027, 0.011394, 0.0054, 0.006318, 0.003038, 0.0081, 0.0054, 0.00945, 5, 16, 0.009887, 0.00972, 0.002395, 0.010152, 0.004023, 0.0054, 0.002743, 0.00702, 0.00459, 0.00837, 5, 15, 0.009617, 0.007825, 0.002079, 0.008289, 0.00378, 0.004806, 0.002236, 0.00648, 0.003996, 0.008127, 5, 14, 0.00871, 0.00682, 0.001817, 0.007749, 0.00324, 0.004185, 0.00176, 0.0054, 0.002538, 0.006615, 5, 13, 0.008116, 0.006566, 0.001566, 0.006426, 0.002741, 0.003564, 0.001299, 0.00459, 0.001917, 0.005994, 5, 12, 0.007908, 0.006151, 0.00135, 0.0054, 0.002471, 0.003132, 0.000794, 0.00405, 0.001323, 0.00594, 5, 11, 0.00769, 0.005627, 0.001094, 0.005076, 0.002363, 0.002052, 0.000567, 0.00351, 0.001188, 0.00486, 5, 10, 0.00756, 0.005038, 0.000805, 0.004536, 0.001985, 0.00054, 0.0, 0.00243, 0.000999, 0.00324, 5, 9, 0.007314, 0.004193, 0.00054, 0.003834, 0.001715, 0.0, 0.0, 0.00216, 0.000945, 0.0027, 5, 8, 0.00675, 0.00324, 0.0, 0.00324, 0.001323, 0.0, 0.0, 0.00135, 0.000837, 0.002646, 5, 7, 0.006461, 0.0027, 0.0, 0.0027, 0.001215, 0.0, 0.0, 0.0, 0.00081, 0.001809, 5, 6, 0.00624, 0.001796, 0.0, 0.002052, 0.001013, 0.0, 0.0, 0.0, 0.000756, 0.00162, 5, 5, 0.00543, 0.000675, 0.0, 0.000864, 0.000864, 0.0, 0.0, 0.0, 0.000729, 0.001593, 5, 4, 0.00378, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.00108, 5, 3, 0.00135, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.00054, 5, 2, 0.00054, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.00027, 5, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 4, 40, 0.079484, 0.106785, 0.018198, 0.122699, 0.057538, 0.076974, 0.034813, 0.079276, 0.061426, 0.112509, 4, 39, 0.062146, 0.088671, 0.016205, 0.108082, 0.050454, 0.059905, 0.0296, 0.075465, 0.057362, 0.106596, 4, 38, 0.050047, 0.076478, 0.014924, 0.090994, 0.043475, 0.045808, 0.025794, 0.06922, 0.054351, 0.101993, 4, 37, 0.041712, 0.067272, 0.013551, 0.082516, 0.040026, 0.03739, 0.02358, 0.064897, 0.051395, 0.097511, 4, 36, 0.035384, 0.060487, 0.012434, 0.075287, 0.034229, 0.029784, 0.020859, 0.060167, 0.048222, 0.094055, 4, 35, 0.031455, 0.054259, 0.01129, 0.071141, 0.031259, 0.026055, 0.01956, 0.055478, 0.045887, 0.088965, 4, 34, 0.028307, 0.050427, 0.010342, 0.067048, 0.029835, 0.022525, 0.018495, 0.052523, 0.044253, 0.083727, 4, 33, 0.025847, 0.046687, 0.009384, 0.062196, 0.028, 0.020646, 0.017102, 0.048735, 0.041837, 0.079286, 4, 32, 0.023688, 0.042449, 0.008645, 0.057303, 0.02607, 0.018765, 0.016315, 0.045001, 0.040163, 0.073143, 4, 31, 0.021905, 0.036781, 0.008235, 0.054011, 0.0242, 0.017496, 0.015528, 0.042795, 0.038273, 0.068675, 4, 30, 0.021195, 0.031563, 0.007456, 0.049545, 0.022757, 0.016081, 0.013646, 0.038817, 0.03641, 0.063086, 4, 29, 0.020115, 0.027494, 0.006992, 0.042302, 0.019517, 0.015096, 0.012562, 0.035562, 0.034223, 0.059954, 4, 28, 0.018889, 0.02504, 0.006472, 0.037295, 0.018383, 0.01454, 0.01176, 0.032949, 0.032022, 0.055782, 4, 27, 0.01763, 0.02315, 0.006055, 0.034262, 0.017183, 0.013759, 0.010949, 0.029876, 0.030294, 0.053339, 4, 26, 0.016875, 0.020762, 0.005743, 0.031664, 0.016002, 0.013123, 0.00974, 0.026487, 0.027824, 0.048681, 4, 25, 0.01593, 0.01966, 0.005516, 0.028215, 0.015147, 0.01242, 0.009311, 0.020643, 0.025988, 0.043443, 4, 24, 0.015425, 0.01779, 0.005211, 0.02619, 0.01453, 0.011838, 0.008783, 0.017314, 0.022518, 0.035681, 4, 23, 0.014947, 0.017314, 0.004878, 0.024813, 0.012897, 0.011507, 0.008451, 0.014445, 0.017982, 0.029673, 4, 22, 0.01443, 0.016278, 0.00461, 0.023077, 0.011945, 0.011148, 0.007918, 0.012825, 0.015107, 0.023814, 4, 21, 0.013643, 0.015699, 0.00432, 0.021686, 0.011598, 0.010383, 0.007113, 0.010395, 0.013176, 0.019197, 4, 20, 0.013023, 0.015244, 0.003995, 0.019155, 0.010935, 0.009227, 0.005914, 0.009227, 0.010665, 0.016234, 4, 19, 0.011185, 0.014467, 0.003186, 0.015718, 0.007822, 0.007965, 0.005273, 0.008374, 0.008262, 0.012623, 4, 18, 0.010399, 0.013419, 0.002808, 0.013696, 0.006681, 0.006885, 0.003579, 0.007579, 0.006197, 0.009315, 4, 17, 0.009773, 0.011089, 0.002025, 0.010882, 0.005054, 0.005881, 0.002928, 0.007101, 0.004914, 0.0081, 4, 16, 0.009054, 0.009054, 0.001743, 0.009477, 0.003799, 0.005081, 0.002365, 0.006345, 0.003942, 0.007061, 4, 15, 0.008575, 0.006882, 0.001404, 0.007792, 0.003449, 0.004131, 0.001793, 0.005327, 0.002903, 0.006264, 4, 14, 0.008069, 0.005655, 0.001169, 0.00692, 0.002808, 0.00351, 0.001277, 0.004307, 0.001782, 0.005184, 4, 13, 0.007668, 0.005173, 0.000986, 0.005751, 0.002336, 0.002889, 0.000919, 0.003609, 0.001283, 0.004631, 4, 12, 0.007403, 0.004563, 0.000675, 0.004852, 0.002066, 0.002457, 0.000532, 0.003083, 0.000662, 0.004374, 4, 11, 0.007152, 0.004127, 0.000547, 0.004401, 0.001937, 0.001377, 0.000284, 0.002473, 0.000594, 0.003456, 4, 10, 0.006885, 0.00353, 0.000402, 0.00392, 0.001613, 0.000405, 0.0, 0.001755, 0.0005, 0.002565, 4, 9, 0.006746, 0.00292, 0.00027, 0.003159, 0.001404, 0.0, 0.0, 0.001485, 0.000473, 0.002025, 4, 8, 0.006257, 0.00229, 0.0, 0.002565, 0.001107, 0.0, 0.0, 0.000675, 0.000419, 0.001971, 4, 7, 0.005931, 0.001825, 0.0, 0.002025, 0.000999, 0.0, 0.0, 0.0, 0.000405, 0.001134, 4, 6, 0.005585, 0.001199, 0.0, 0.001463, 0.000844, 0.0, 0.0, 0.0, 0.000378, 0.000945, 4, 5, 0.004967, 0.000545, 0.0, 0.000637, 0.000695, 0.0, 0.0, 0.0, 0.000405, 0.000864, 4, 4, 0.003105, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.00054, 4, 3, 0.000888, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.00027, 4, 2, 0.00027, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.000135, 4, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 40, 0.078075, 0.104396, 0.017531, 0.114991, 0.055352, 0.076378, 0.034795, 0.075122, 0.055352, 0.103518, 3, 39, 0.061652, 0.088241, 0.01559, 0.106545, 0.049445, 0.0596, 0.0295, 0.07479, 0.052623, 0.097092, 3, 38, 0.049604, 0.076005, 0.014067, 0.090458, 0.042401, 0.045446, 0.025669, 0.06824, 0.051408, 0.093285, 3, 37, 0.041305, 0.066774, 0.012911, 0.082142, 0.039066, 0.036979, 0.023401, 0.063914, 0.049221, 0.090531, 3, 36, 0.034857, 0.059954, 0.011656, 0.074974, 0.033359, 0.029327, 0.020658, 0.058774, 0.046629, 0.087399, 3, 35, 0.03078, 0.053708, 0.010616, 0.070732, 0.030659, 0.02538, 0.01941, 0.053447, 0.044604, 0.0837, 3, 34, 0.027724, 0.049823, 0.009631, 0.066596, 0.02916, 0.0216, 0.01836, 0.051046, 0.042606, 0.079164, 3, 33, 0.025234, 0.046124, 0.008608, 0.061752, 0.02703, 0.019691, 0.016924, 0.04806, 0.04077, 0.076491, 3, 32, 0.023077, 0.041969, 0.007979, 0.056827, 0.02514, 0.01782, 0.01616, 0.044642, 0.039015, 0.070686, 3, 31, 0.0214, 0.036302, 0.00756, 0.053482, 0.023668, 0.016821, 0.015395, 0.04212, 0.037098, 0.066609, 3, 30, 0.02052, 0.030996, 0.00675, 0.04887, 0.021889, 0.015401, 0.013522, 0.038483, 0.035262, 0.060291, 3, 29, 0.01944, 0.026908, 0.006326, 0.041945, 0.018973, 0.014148, 0.012434, 0.034403, 0.032994, 0.057537, 3, 28, 0.018338, 0.02443, 0.005821, 0.03679, 0.017866, 0.013716, 0.01164, 0.032419, 0.031644, 0.053784, 3, 27, 0.016786, 0.02254, 0.005373, 0.033693, 0.01633, 0.013365, 0.010665, 0.029511, 0.029943, 0.050787, 3, 26, 0.0162, 0.020193, 0.005046, 0.031199, 0.015506, 0.012736, 0.00945, 0.025353, 0.027405, 0.046332, 3, 25, 0.015398, 0.0188, 0.004822, 0.02754, 0.014472, 0.011745, 0.00918, 0.019686, 0.025596, 0.040716, 3, 24, 0.01492, 0.017221, 0.004482, 0.02565, 0.014013, 0.0113, 0.008648, 0.016268, 0.021843, 0.033561, 3, 23, 0.014504, 0.016697, 0.004161, 0.024138, 0.012428, 0.010978, 0.008127, 0.01377, 0.017307, 0.027756, 3, 22, 0.014056, 0.01539, 0.003883, 0.022178, 0.011632, 0.010562, 0.007749, 0.01215, 0.014769, 0.021438, 3, 21, 0.013106, 0.01485, 0.003645, 0.021179, 0.011389, 0.009693, 0.00699, 0.00972, 0.012852, 0.016524, 3, 20, 0.012304, 0.014313, 0.003378, 0.017896, 0.0108, 0.008039, 0.005608, 0.008039, 0.01053, 0.013392, 3, 19, 0.010492, 0.013522, 0.002511, 0.014777, 0.007409, 0.00729, 0.005146, 0.007028, 0.007992, 0.011475, 3, 18, 0.009701, 0.012528, 0.002133, 0.012866, 0.00645, 0.00621, 0.003378, 0.006518, 0.005508, 0.00837, 3, 17, 0.009126, 0.010238, 0.00135, 0.010371, 0.004709, 0.005443, 0.002819, 0.006102, 0.004428, 0.00675, 3, 16, 0.008222, 0.008389, 0.001091, 0.008802, 0.003575, 0.004763, 0.001987, 0.00567, 0.003294, 0.005751, 3, 15, 0.007533, 0.00594, 0.000729, 0.007295, 0.003119, 0.003456, 0.00135, 0.004174, 0.001809, 0.004401, 3, 14, 0.007428, 0.00449, 0.000521, 0.006091, 0.002376, 0.002835, 0.000794, 0.003213, 0.001026, 0.003753, 3, 13, 0.00722, 0.00378, 0.000405, 0.005076, 0.001931, 0.002214, 0.00054, 0.002627, 0.000648, 0.003267, 3, 12, 0.006899, 0.002975, 0.0, 0.004304, 0.001661, 0.001782, 0.00027, 0.002117, 0.0, 0.002808, 3, 11, 0.006615, 0.002627, 0.0, 0.003726, 0.001512, 0.000702, 0.0, 0.001436, 0.0, 0.002052, 3, 10, 0.00621, 0.002022, 0.0, 0.003305, 0.001242, 0.00027, 0.0, 0.00108, 0.0, 0.00189, 3, 9, 0.006178, 0.001647, 0.0, 0.002484, 0.001094, 0.0, 0.0, 0.00081, 0.0, 0.00135, 3, 8, 0.005765, 0.001339, 0.0, 0.00189, 0.000891, 0.0, 0.0, 0.0, 0.0, 0.001296, 3, 7, 0.0054, 0.00095, 0.0, 0.00135, 0.000783, 0.0, 0.0, 0.0, 0.0, 0.000459, 3, 6, 0.00493, 0.000602, 0.0, 0.000875, 0.000675, 0.0, 0.0, 0.0, 0.0, 0.00027, 3, 5, 0.004504, 0.000416, 0.0, 0.00041, 0.000527, 0.0, 0.0, 0.0, 8.1e-05, 0.000135, 3, 4, 0.00243, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 3, 0.000427, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 2, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 3, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 2, 40, 0.077418, 0.103451, 0.016828, 0.109064, 0.054341, 0.075962, 0.034795, 0.075122, 0.051976, 0.081459, 2, 39, 0.06072, 0.087215, 0.014756, 0.103532, 0.048041, 0.059297, 0.029376, 0.074115, 0.050193, 0.077382, 2, 38, 0.048859, 0.074947, 0.013362, 0.08918, 0.041598, 0.045021, 0.025537, 0.066803, 0.048722, 0.074655, 2, 37, 0.040158, 0.065781, 0.012126, 0.080282, 0.038175, 0.036686, 0.023178, 0.062884, 0.047088, 0.07263, 2, 36, 0.033881, 0.058774, 0.011001, 0.072895, 0.032542, 0.028434, 0.020461, 0.057424, 0.045225, 0.069728, 2, 35, 0.030294, 0.052831, 0.0098, 0.069422, 0.029587, 0.024311, 0.019232, 0.052294, 0.043254, 0.067311, 2, 34, 0.026957, 0.048824, 0.008847, 0.065224, 0.028054, 0.020655, 0.018095, 0.049876, 0.041553, 0.064112, 2, 33, 0.024349, 0.045159, 0.007976, 0.060371, 0.026226, 0.018652, 0.016776, 0.047385, 0.039704, 0.061695, 2, 32, 0.022078, 0.040951, 0.007202, 0.05533, 0.024365, 0.017145, 0.016065, 0.043944, 0.037719, 0.057699, 2, 31, 0.020733, 0.035223, 0.006791, 0.052327, 0.02285, 0.01579, 0.015233, 0.041124, 0.035964, 0.05481, 2, 30, 0.019626, 0.029984, 0.006021, 0.046551, 0.021086, 0.014673, 0.013133, 0.037757, 0.034007, 0.049923, 2, 29, 0.018765, 0.025923, 0.005677, 0.039731, 0.018291, 0.013707, 0.011973, 0.033543, 0.031847, 0.047048, 2, 28, 0.017539, 0.023491, 0.005192, 0.03518, 0.017033, 0.013349, 0.011092, 0.031296, 0.02997, 0.04424, 2, 27, 0.01627, 0.021488, 0.004753, 0.032258, 0.015628, 0.012909, 0.010419, 0.028179, 0.028202, 0.041756, 2, 26, 0.015525, 0.019557, 0.00439, 0.029942, 0.014652, 0.012207, 0.009339, 0.024975, 0.025745, 0.037679, 2, 25, 0.014638, 0.018036, 0.004146, 0.026314, 0.013797, 0.011314, 0.009099, 0.018864, 0.023517, 0.032832, 2, 24, 0.014075, 0.016575, 0.003788, 0.024444, 0.013045, 0.01078, 0.008541, 0.015587, 0.01971, 0.028013, 2, 23, 0.013597, 0.015638, 0.00343, 0.02297, 0.011632, 0.010471, 0.008031, 0.012675, 0.015296, 0.023004, 2, 22, 0.012968, 0.014715, 0.003089, 0.021096, 0.01099, 0.009929, 0.007642, 0.010846, 0.012825, 0.017253, 2, 21, 0.012088, 0.014175, 0.002884, 0.020046, 0.010148, 0.009032, 0.006813, 0.008261, 0.010449, 0.0135, 2, 20, 0.010976, 0.013381, 0.002693, 0.016732, 0.009381, 0.007742, 0.0054, 0.006437, 0.0081, 0.010841, 2, 19, 0.009566, 0.012631, 0.001836, 0.013686, 0.007125, 0.006782, 0.003923, 0.005431, 0.005589, 0.008613, 2, 18, 0.008982, 0.011349, 0.001458, 0.011744, 0.005708, 0.005742, 0.002724, 0.004884, 0.003618, 0.006764, 2, 17, 0.008273, 0.009439, 0.000845, 0.009291, 0.00425, 0.004857, 0.002327, 0.004469, 0.002673, 0.004847, 2, 16, 0.007679, 0.007704, 0.000545, 0.007737, 0.003394, 0.003988, 0.001534, 0.004045, 0.001742, 0.003834, 2, 15, 0.007236, 0.005265, 0.000365, 0.006442, 0.002565, 0.003089, 0.000675, 0.003023, 0.000959, 0.002808, 2, 14, 0.00709, 0.003787, 0.000261, 0.00499, 0.001802, 0.0024, 0.000397, 0.002249, 0.000608, 0.002457, 2, 13, 0.006877, 0.003029, 0.000203, 0.004076, 0.001404, 0.001835, 0.00027, 0.001814, 0.000324, 0.002012, 2, 12, 0.006575, 0.002311, 0.0, 0.003502, 0.001249, 0.001458, 0.000135, 0.001436, 0.0, 0.00185, 2, 11, 0.006314, 0.001836, 0.0, 0.003051, 0.001114, 0.000597, 0.0, 0.000841, 0.0, 0.00135, 2, 10, 0.005971, 0.001434, 0.0, 0.00257, 0.000945, 0.00023, 0.0, 0.00054, 0.0, 0.001215, 2, 9, 0.005627, 0.001172, 0.0, 0.001809, 0.000783, 1.9e-05, 0.0, 0.000405, 0.0, 0.000675, 2, 8, 0.005144, 0.00094, 0.0, 0.001276, 0.000668, 3.8e-05, 0.0, 0.0, 0.0, 0.000648, 2, 7, 0.004686, 0.000622, 0.0, 0.00089, 0.000581, 9e-06, 0.0, 0.0, 0.0, 0.00023, 2, 6, 0.004247, 0.000428, 0.0, 0.000541, 0.000473, 1.9e-05, 0.0, 0.0, 0.0, 0.000135, 2, 5, 0.003857, 0.000269, 0.0, 0.00032, 0.000419, 0.0, 0.0, 0.0, 4.1e-05, 6.8e-05, 2, 4, 0.001459, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 2, 3, 0.000213, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 2, 2, 1.1e-05, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 2, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 40, 0.076761, 0.102506, 0.016124, 0.103138, 0.05333, 0.075546, 0.034795, 0.075122, 0.0486, 0.0594, 1, 39, 0.059789, 0.086189, 0.013921, 0.100518, 0.046637, 0.058995, 0.029252, 0.07344, 0.047763, 0.057672, 1, 38, 0.048114, 0.073888, 0.012658, 0.087901, 0.040794, 0.044596, 0.025404, 0.065367, 0.046035, 0.056025, 1, 37, 0.039012, 0.064789, 0.01134, 0.078422, 0.037284, 0.036393, 0.022955, 0.061854, 0.044955, 0.054729, 1, 36, 0.032905, 0.057594, 0.010346, 0.070816, 0.031725, 0.02754, 0.020264, 0.056074, 0.043821, 0.052056, 1, 35, 0.029808, 0.051953, 0.008983, 0.068113, 0.028515, 0.023242, 0.019054, 0.051141, 0.041904, 0.050922, 1, 34, 0.02619, 0.047825, 0.008062, 0.063852, 0.026949, 0.01971, 0.017831, 0.048705, 0.0405, 0.049059, 1, 33, 0.023463, 0.044194, 0.007344, 0.05899, 0.025423, 0.017612, 0.016629, 0.04671, 0.038637, 0.046899, 1, 32, 0.021079, 0.039933, 0.006426, 0.053833, 0.02359, 0.01647, 0.015971, 0.043246, 0.036423, 0.044712, 1, 31, 0.020066, 0.034144, 0.006021, 0.051173, 0.022032, 0.014758, 0.015071, 0.040127, 0.03483, 0.043011, 1, 30, 0.018733, 0.028971, 0.005292, 0.044231, 0.020282, 0.013946, 0.012744, 0.037031, 0.032751, 0.039555, 1, 29, 0.01809, 0.024937, 0.005027, 0.037517, 0.017609, 0.013265, 0.011513, 0.032684, 0.030699, 0.036558, 1, 28, 0.01674, 0.022553, 0.004563, 0.033569, 0.0162, 0.012982, 0.010544, 0.030173, 0.028296, 0.034695, 1, 27, 0.015755, 0.020436, 0.004134, 0.030823, 0.014926, 0.012452, 0.010174, 0.026846, 0.02646, 0.032724, 1, 26, 0.01485, 0.018922, 0.003734, 0.028685, 0.013797, 0.011678, 0.009229, 0.024597, 0.024084, 0.029025, 1, 25, 0.013878, 0.017272, 0.00347, 0.025088, 0.013122, 0.010884, 0.009018, 0.018041, 0.021438, 0.024948, 1, 24, 0.01323, 0.01593, 0.003094, 0.023239, 0.012077, 0.01026, 0.008435, 0.014907, 0.017577, 0.022464, 1, 23, 0.01269, 0.01458, 0.0027, 0.021803, 0.010835, 0.009963, 0.007935, 0.01158, 0.013284, 0.018252, 1, 22, 0.01188, 0.01404, 0.002295, 0.020015, 0.010349, 0.009296, 0.007536, 0.009542, 0.010881, 0.013068, 1, 21, 0.01107, 0.0135, 0.002122, 0.018914, 0.008907, 0.00837, 0.006637, 0.006801, 0.008046, 0.010476, 1, 20, 0.009647, 0.01245, 0.002009, 0.015568, 0.007962, 0.007444, 0.005192, 0.004836, 0.00567, 0.008289, 1, 19, 0.00864, 0.01174, 0.001161, 0.012596, 0.006842, 0.006275, 0.0027, 0.003834, 0.003186, 0.005751, 1, 18, 0.008262, 0.010171, 0.000783, 0.010622, 0.004965, 0.005273, 0.002071, 0.003251, 0.001728, 0.005157, 1, 17, 0.00742, 0.00864, 0.00034, 0.008211, 0.003791, 0.004271, 0.001836, 0.002835, 0.000918, 0.002943, 1, 16, 0.007136, 0.00702, 0.0, 0.006672, 0.003213, 0.003213, 0.00108, 0.002419, 0.000189, 0.001917, 1, 15, 0.006939, 0.00459, 0.0, 0.005589, 0.002012, 0.002722, 0.0, 0.001871, 0.000108, 0.001215, 1, 14, 0.006753, 0.003083, 0.0, 0.003888, 0.001229, 0.001966, 0.0, 0.001285, 0.000189, 0.001161, 1, 13, 0.006534, 0.002279, 0.0, 0.003075, 0.000878, 0.001455, 0.0, 0.001002, 0.0, 0.000756, 1, 12, 0.006251, 0.001647, 0.0, 0.0027, 0.000837, 0.001134, 0.0, 0.000756, 0.0, 0.000891, 1, 11, 0.006013, 0.001045, 0.0, 0.002376, 0.000716, 0.000491, 0.0, 0.000246, 0.0, 0.000648, 1, 10, 0.005732, 0.000845, 0.0, 0.001836, 0.000648, 0.000189, 0.0, 0.0, 0.0, 0.00054, 1, 9, 0.005076, 0.000697, 0.0, 0.001134, 0.000473, 3.8e-05, 0.0, 0.0, 0.0, 0.0, 1, 8, 0.004523, 0.00054, 0.0, 0.000662, 0.000446, 7.6e-05, 0.0, 0.0, 0.0, 0.0, 1, 7, 0.003972, 0.000294, 0.0, 0.000429, 0.000378, 1.9e-05, 0.0, 0.0, 0.0, 0.0, 1, 6, 0.003564, 0.000254, 0.0, 0.000208, 0.00027, 3.8e-05, 0.0, 0.0, 0.0, 0.0, 1, 5, 0.00321, 0.000122, 0.0, 0.00023, 0.000311, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 4, 0.000489, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 3, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 2, 2.2e-05, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1, 1, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -1]", "Type": "Float", "Description": ""}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "ElasticTrace": {"traceVirtAddr": {"Default": "False", "Type": "Bool", "Description": "Set to true if virtual addresses are to be traced."}, "instFetchTraceFile": {"Default": null, "Type": "String", "Description": "Protobuf trace file name for instruction fetch tracing"}, "manager": {"Default": "Parent.any", "Type": "SimObject", "Description": "ProbeManager"}, "dataDepTraceFile": {"Default": null, "Type": "String", "Description": "Protobuf trace file name for data dependency tracing"}, "startTraceInst": {"Default": "0", "Type": "UInt64", "Description": "The number of committed instructions after which to start tracing. Default zero means start tracing from first committed instruction."}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "depWindowSize": {"Default": null, "Type": "Unsigned", "Description": "Instruction window size used for recording and processing data dependencies"}}, "GoodbyeObject": {"buffer_size": {"Default": "1kB", "Type": "MemorySize", "Description": "Size of buffer to fill with goodbye"}, "write_bandwidth": {"Default": "100MB/s", "Type": "MemoryBandwidth", "Description": "Bandwidth to fill the buffer"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "BloomFilterMulti": {"num_bits": {"Default": "1", "Type": "Int", "Description": "Number of bits in a filter entry"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "filters": {"Default": "[<m5.objects.BloomFilters.BloomFilterBlock object at 0x7f8f001d6450>, <m5.objects.BloomFilters.BloomFilterBlock object at 0x7f8f001d6590>]", "Type": "BloomFilterBase", "Description": "Sub-filters to be combined"}, "offset_bits": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits in a cache line offset"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Value at which an entry is considered as set"}, "size": {"Default": "4096", "Type": "Int", "Description": "Number of entries in the filter"}}, "MRURP": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SystemC_Kernel": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "MPP_TAGE_8KB": {"tagTableCounterBits": {"Default": "3", "Type": "Unsigned", "Description": "Number of tag table counter bits"}, "maxHist": {"Default": "130", "Type": "Unsigned", "Description": "Maximum history size of TAGE"}, "maxNumAlloc": {"Default": "1", "Type": "Unsigned", "Description": "Max number of TAGE entries allocted on mispredict"}, "minHist": {"Default": "5", "Type": "Unsigned", "Description": "Minimum history size of TAGE"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "noSkip": {"Default": "[]", "Type": "Bool", "Description": "Vector of enabled TAGE tables"}, "initialTCounterValue": {"Default": "131072", "Type": "Int", "Description": "Initial value of tCounter"}, "instShiftAmt": {"Default": "Parent.instShiftAmt", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "speculativeHistUpdate": {"Default": "True", "Type": "Bool", "Description": "Use speculative update for histories"}, "tagTableUBits": {"Default": "2", "Type": "Unsigned", "Description": "Number of tag table u bits"}, "tunedHistoryLengths": {"Default": "[0, 5, 12, 15, 21, 31, 43, 64, 93, 137, 200, 292, 424, 612, 877, 1241]", "Type": "Unsigned", "Description": "Tuned history lengths"}, "nHistoryTables": {"Default": "7", "Type": "Unsigned", "Description": "Number of history tables"}, "logUResetPeriod": {"Default": "18", "Type": "Unsigned", "Description": "Log period in number of branches to reset TAGE useful counters"}, "numUseAltOnNa": {"Default": "1", "Type": "Unsigned", "Description": "Number of USE_ALT_ON_NA counters"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "useAltOnNaBits": {"Default": "4", "Type": "Unsigned", "Description": "Size of the USE_ALT_ON_NA counter(s)"}, "histBufferSize": {"Default": "2097152", "Type": "Unsigned", "Description": "A large number to track all branch histories(2MEntries default)"}, "logRatioBiModalHystEntries": {"Default": "2", "Type": "Unsigned", "Description": "Log num of prediction entries for a shared hysteresis bit for the Bimodal"}, "logTagTableSizes": {"Default": "[13, 9, 9, 9, 9, 9, 9, 9]", "Type": "Int", "Description": "Log2 of TAGE table sizes"}, "tagTableTagWidths": {"Default": "[0, 9, 9, 10, 10, 11, 11, 12]", "Type": "Unsigned", "Description": "Tag size in TAGE tag tables"}, "pathHistBits": {"Default": "16", "Type": "Unsigned", "Description": "Path history size"}}, "X86LocalApic": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "int_latency": {"Default": "1ns", "Type": "Latency", "Description": "Latency for an interrupt to propagate through this device."}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "clk_domain": {"Default": "DerivedClockDomain", "Type": "DerivedClockDomain", "Description": "The clock for the local APIC. Should not be modified."}}, "Uart8250": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "platform": {"Default": "Parent.any", "Type": "Platform", "Description": "Platform this device is part of."}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "device": {"Default": "Parent.any", "Type": "SerialDevice", "Description": "The terminal"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "MPP_TAGE": {"tagTableCounterBits": {"Default": "3", "Type": "Unsigned", "Description": "Number of tag table counter bits"}, "maxHist": {"Default": "130", "Type": "Unsigned", "Description": "Maximum history size of TAGE"}, "maxNumAlloc": {"Default": "1", "Type": "Unsigned", "Description": "Max number of TAGE entries allocted on mispredict"}, "minHist": {"Default": "5", "Type": "Unsigned", "Description": "Minimum history size of TAGE"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "noSkip": {"Default": "[]", "Type": "Bool", "Description": "Vector of enabled TAGE tables"}, "initialTCounterValue": {"Default": "131072", "Type": "Int", "Description": "Initial value of tCounter"}, "instShiftAmt": {"Default": "Parent.instShiftAmt", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "speculativeHistUpdate": {"Default": "True", "Type": "Bool", "Description": "Use speculative update for histories"}, "tagTableUBits": {"Default": "2", "Type": "Unsigned", "Description": "Number of tag table u bits"}, "tunedHistoryLengths": {"Default": "[0, 5, 12, 15, 21, 31, 43, 64, 93, 137, 200, 292, 424, 612, 877, 1241]", "Type": "Unsigned", "Description": "Tuned history lengths"}, "nHistoryTables": {"Default": "7", "Type": "Unsigned", "Description": "Number of history tables"}, "logUResetPeriod": {"Default": "18", "Type": "Unsigned", "Description": "Log period in number of branches to reset TAGE useful counters"}, "numUseAltOnNa": {"Default": "1", "Type": "Unsigned", "Description": "Number of USE_ALT_ON_NA counters"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "useAltOnNaBits": {"Default": "4", "Type": "Unsigned", "Description": "Size of the USE_ALT_ON_NA counter(s)"}, "histBufferSize": {"Default": "2097152", "Type": "Unsigned", "Description": "A large number to track all branch histories(2MEntries default)"}, "logRatioBiModalHystEntries": {"Default": "2", "Type": "Unsigned", "Description": "Log num of prediction entries for a shared hysteresis bit for the Bimodal"}, "logTagTableSizes": {"Default": "[13, 9, 9, 9, 9, 9, 9, 9]", "Type": "Int", "Description": "Log2 of TAGE table sizes"}, "tagTableTagWidths": {"Default": "[0, 9, 9, 10, 10, 11, 11, 12]", "Type": "Unsigned", "Description": "Tag size in TAGE tag tables"}, "pathHistBits": {"Default": "16", "Type": "Unsigned", "Description": "Path history size"}}, "SBOOEPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "latency_buffer_size": {"Default": "32", "Type": "Int", "Description": "Entries in the latency buffer"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "sandbox_entries": {"Default": "1024", "Type": "Int", "Description": "Size of the address buffer"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "score_threshold_pct": {"Default": "25", "Type": "Percent", "Description": "Min. threshold to issue a         prefetch. The value is the percentage of sandbox entries to use"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "sequential_prefetchers": {"Default": "9", "Type": "Int", "Description": "Number of sequential prefetchers"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}}, "MemCheckerMonitor": {"warn_only": {"Default": "False", "Type": "Bool", "Description": "Warn about violations only"}, "memchecker": {"Default": null, "Type": "MemChecker", "Description": "Instance shared with other monitors"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "LFURP": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "MPP_StatisticalCorrector": {"updateThresholdWidth": {"Default": "12", "Type": "Unsigned", "Description": "Number of bits for the update threshold counter"}, "iWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the IMLI history GEHL entries"}, "im": {"Default": "[8]", "Type": "Int", "Description": "IMLI history GEHL lengths"}, "logLnb": {"Default": null, "Type": "Unsigned", "Description": "Log number of first local history GEHL entries"}, "gm": {"Default": "[27, 22, 17, 14]", "Type": "Int", "Description": "Global branch GEHL lengths"}, "inb": {"Default": "1", "Type": "Unsigned", "Description": "Num IMLI GEHL lenghts"}, "lnb": {"Default": null, "Type": "Unsigned", "Description": "Num first local history GEHL lenghts"}, "bwWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the global backward branch GEHL entries"}, "logBias": {"Default": null, "Type": "Unsigned", "Description": "Log size of Bias tables"}, "lm": {"Default": null, "Type": "Int", "Description": "First local history GEHL lengths"}, "bwm": {"Default": null, "Type": "Int", "Description": "Global backward branch GEHL lengths"}, "numEntriesFirstLocalHistories": {"Default": null, "Type": "Unsigned", "Description": "Number of entries for first local histories"}, "bwnb": {"Default": null, "Type": "Unsigned", "Description": "Num global backward branch GEHL lengths"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "logGnb": {"Default": "10", "Type": "Unsigned", "Description": "Log number of global branch GEHL entries"}, "pm": {"Default": "[16, 11, 6, 3]", "Type": "Int", "Description": "Variation global branch GEHL lengths"}, "extraWeightsWidth": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits for the extra weights"}, "scCountersWidth": {"Default": "6", "Type": "Unsigned", "Description": "Statistical corrector counters width"}, "logSizeUp": {"Default": "6", "Type": "Unsigned", "Description": "Log size of update threshold counters tables"}, "pnb": {"Default": "4", "Type": "Unsigned", "Description": "Num variation global branch GEHL lengths"}, "lWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the first local history GEHL entries"}, "chooserConfWidth": {"Default": "7", "Type": "Unsigned", "Description": "Number of bits for the chooser counters"}, "gnb": {"Default": "4", "Type": "Unsigned", "Description": "Num global branch GEHL lengths"}, "logBwnb": {"Default": null, "Type": "Unsigned", "Description": "Log num of global backward branch GEHL entries"}, "pUpdateThresholdWidth": {"Default": "8", "Type": "Unsigned", "Description": "Number of bits for the pUpdate threshold counters"}, "initialUpdateThresholdValue": {"Default": "0", "Type": "Int", "Description": "Initial pUpdate threshold counter value"}, "logInb": {"Default": null, "Type": "Unsigned", "Description": "Log number of IMLI GEHL entries"}, "logPnb": {"Default": "9", "Type": "Unsigned", "Description": "Log number of variation global branch GEHL entries"}}, "BloomFilterBlock": {"masks_lsbs": {"Default": "[<m5.proxy.AttrProxy object at 0x7f8f001ca990>, <m5.proxy.AttrProxy object at 0x7f8f001ca9d0>]", "Type": "Unsigned", "Description": "Position of the LSB of each mask"}, "num_bits": {"Default": "1", "Type": "Int", "Description": "Number of bits in a filter entry"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "offset_bits": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits in a cache line offset"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Value at which an entry is considered as set"}, "masks_sizes": {"Default": "[<m5.proxy.AttrProxy object at 0x7f8f001caa50>, <m5.proxy.AttrProxy object at 0x7f8f001caa90>]", "Type": "Unsigned", "Description": "Size, in number of bits, of each mask"}, "size": {"Default": "4096", "Type": "Int", "Description": "Number of entries in the filter"}}, "RubyPort": {"support_inst_reqs": {"Default": "True", "Type": "Bool", "Description": "inst cache requests supported"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "no_retry_on_stall": {"Default": "False", "Type": "Bool", "Description": ""}, "support_data_reqs": {"Default": "True", "Type": "Bool", "Description": "data cache requests supported"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "using_ruby_tester": {"Default": "False", "Type": "Bool", "Description": ""}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "version": {"Default": "0", "Type": "Int", "Description": ""}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "is_cpu_sequencer": {"Default": "True", "Type": "Bool", "Description": "connected to a cpu"}, "ruby_system": {"Default": "Parent.any", "Type": "RubySystem", "Description": ""}}, "ThermalReference": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "temperature": {"Default": "25.0", "Type": "Float", "Description": "Operational temperature in Celsius"}}, "X86ISA": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "AddrMapper": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "X86IntelMPIOIntAssignment": {"polarity": {"Default": "ConformPolarity", "Type": "X86IntelMPPolarity", "Description": "polarity"}, "dest_io_apic_id": {"Default": "0", "Type": "UInt8", "Description": "id of the IO APIC the interrupt is going to"}, "interrupt_type": {"Default": "INT", "Type": "X86IntelMPInterruptType", "Description": "type of interrupt"}, "trigger": {"Default": "ConformTrigger", "Type": "X86IntelMPTriggerMode", "Description": "trigger mode"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "source_bus_id": {"Default": "0", "Type": "UInt8", "Description": "id of the bus from which the interrupt signal comes"}, "dest_io_apic_intin": {"Default": "0", "Type": "UInt8", "Description": "the INTIN pin on the IO APIC the interrupt is connected to"}, "source_bus_irq": {"Default": "0", "Type": "UInt8", "Description": "which interrupt signal from the source bus"}}, "GarnetNetworkInterface": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "virt_nets": {"Default": "Parent.number_of_virtual_networks", "Type": "UInt32", "Description": "number of virtual networks"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "garnet_deadlock_threshold": {"Default": "Parent.garnet_deadlock_threshold", "Type": "UInt32", "Description": "network-level deadlock threshold"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "vcs_per_vnet": {"Default": "Parent.vcs_per_vnet", "Type": "UInt32", "Description": "virtual channels per virtual network"}, "id": {"Default": null, "Type": "UInt32", "Description": "ID in relation to other network interfaces"}}, "RubyWireBuffer": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "ruby_system": {"Default": "Parent.any", "Type": "RubySystem", "Description": ""}}, "System": {"kernel": {"Default": "", "Type": "String", "Description": "file that contains the kernel code"}, "mmap_using_noreserve": {"Default": "False", "Type": "Bool", "Description": "mmap the backing store without reserving swap"}, "kernel_addr_check": {"Default": "True", "Type": "Bool", "Description": "whether to address check on kernel (disable for baremetal)"}, "redirect_paths": {"Default": "[]", "Type": "RedirectPath", "Description": "Path redirections"}, "symbolfile": {"Default": "", "Type": "String", "Description": "file to get the symbols from"}, "cache_line_size": {"Default": "64", "Type": "Unsigned", "Description": "Cache line size in bytes"}, "thermal_components": {"Default": "[]", "Type": "SimObject", "Description": "A collection of all thermal components in the system."}, "thermal_model": {"Default": "Null", "Type": "ThermalModel", "Description": "Thermal model"}, "load_offset": {"Default": "0", "Type": "UInt64", "Description": "Address to offset loading binaries with"}, "work_end_ckpt_count": {"Default": "0", "Type": "Counter", "Description": "create checkpoint when work items end count value is reached"}, "memories": {"Default": "Self.all", "Type": "AbstractMemory", "Description": "All memories in the system"}, "work_begin_ckpt_count": {"Default": "0", "Type": "Counter", "Description": "create checkpoint when work items begin count value is reached"}, "mem_ranges": {"Default": "[]", "Type": "AddrRange", "Description": "Ranges that constitute main memory"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "work_begin_cpu_id_exit": {"Default": "-1", "Type": "Int", "Description": "work started on specific id, now exit simulation"}, "m5ops_base": {"Default": "4294901760", "Type": "Addr", "Description": "Base of the 64KiB PA range used for memory-mapped m5ops. Set to 0 to disable."}, "work_end_exit_count": {"Default": "0", "Type": "Counter", "Description": "exit simulation when work items end count value is reached"}, "kernel_extras_addrs": {"Default": "[]", "Type": "Addr", "Description": "Load addresses for additional object files"}, "kvm_vm": {"Default": "Null", "Type": "KvmVM", "Description": "KVM VM (i.e., shared memory domain)"}, "boot_osflags": {"Default": "a", "Type": "String", "Description": "boot flags to pass to the kernel"}, "readfile": {"Default": "", "Type": "String", "Description": "file to read startup script from"}, "work_cpus_ckpt_count": {"Default": "0", "Type": "Counter", "Description": "create checkpoint when active cpu count value is reached"}, "work_begin_exit_count": {"Default": "0", "Type": "Counter", "Description": "exit simulation when work items begin count value is reached"}, "mem_mode": {"Default": "atomic", "Type": "MemoryMode", "Description": "The mode the memory system is in"}, "init_param": {"Default": "0", "Type": "UInt64", "Description": "numerical value to pass into simulator"}, "kernel_extras": {"Default": "[]", "Type": "String", "Description": "Additional object files to load"}, "load_addr_mask": {"Default": "18446744073709551615", "Type": "UInt64", "Description": "Address to mask loading binaries with, if 0, system auto-calculates the mask to be the most restrictive, otherwise it obeys a custom mask."}, "multi_thread": {"Default": "False", "Type": "Bool", "Description": "Supports multi-threaded CPUs? Impacts Thread/Context IDs"}, "num_work_ids": {"Default": "16", "Type": "Int", "Description": "Number of distinct work item types"}, "work_item_id": {"Default": "-1", "Type": "Int", "Description": "specific work item id"}, "exit_on_work_items": {"Default": "False", "Type": "Bool", "Description": "Exit from the simulation loop when encountering work item annotations."}}, "X86System": {"kernel": {"Default": "", "Type": "String", "Description": "file that contains the kernel code"}, "mmap_using_noreserve": {"Default": "False", "Type": "Bool", "Description": "mmap the backing store without reserving swap"}, "kernel_addr_check": {"Default": "True", "Type": "Bool", "Description": "whether to address check on kernel (disable for baremetal)"}, "redirect_paths": {"Default": "[]", "Type": "RedirectPath", "Description": "Path redirections"}, "symbolfile": {"Default": "", "Type": "String", "Description": "file to get the symbols from"}, "kvm_vm": {"Default": "Null", "Type": "KvmVM", "Description": "KVM VM (i.e., shared memory domain)"}, "thermal_components": {"Default": "[]", "Type": "SimObject", "Description": "A collection of all thermal components in the system."}, "thermal_model": {"Default": "Null", "Type": "ThermalModel", "Description": "Thermal model"}, "intel_mp_table": {"Default": "X86IntelMPConfigTable", "Type": "X86IntelMPConfigTable", "Description": "intel mp spec configuration table"}, "load_offset": {"Default": "0", "Type": "UInt64", "Description": "Address to offset loading binaries with"}, "boot_osflags": {"Default": "a", "Type": "String", "Description": "boot flags to pass to the kernel"}, "work_end_ckpt_count": {"Default": "0", "Type": "Counter", "Description": "create checkpoint when work items end count value is reached"}, "memories": {"Default": "Self.all", "Type": "AbstractMemory", "Description": "All memories in the system"}, "acpi_description_table_pointer": {"Default": "X86ACPIRSDP", "Type": "X86ACPIRSDP", "Description": "ACPI root description pointer structure"}, "mem_ranges": {"Default": "[]", "Type": "AddrRange", "Description": "Ranges that constitute main memory"}, "smbios_table": {"Default": "X86SMBiosSMBiosTable", "Type": "X86SMBiosSMBiosTable", "Description": "table of smbios/dmi information"}, "work_begin_cpu_id_exit": {"Default": "-1", "Type": "Int", "Description": "work started on specific id, now exit simulation"}, "m5ops_base": {"Default": "4294901760", "Type": "Addr", "Description": "Base of the 64KiB PA range used for memory-mapped m5ops. Set to 0 to disable."}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "work_end_exit_count": {"Default": "0", "Type": "Counter", "Description": "exit simulation when work items end count value is reached"}, "kernel_extras_addrs": {"Default": "[]", "Type": "Addr", "Description": "Load addresses for additional object files"}, "cache_line_size": {"Default": "64", "Type": "Unsigned", "Description": "Cache line size in bytes"}, "intel_mp_pointer": {"Default": "X86IntelMPFloatingPointer", "Type": "X86IntelMPFloatingPointer", "Description": "intel mp spec floating pointer structure"}, "readfile": {"Default": "", "Type": "String", "Description": "file to read startup script from"}, "work_cpus_ckpt_count": {"Default": "0", "Type": "Counter", "Description": "create checkpoint when active cpu count value is reached"}, "work_begin_exit_count": {"Default": "0", "Type": "Counter", "Description": "exit simulation when work items begin count value is reached"}, "mem_mode": {"Default": "atomic", "Type": "MemoryMode", "Description": "The mode the memory system is in"}, "init_param": {"Default": "0", "Type": "UInt64", "Description": "numerical value to pass into simulator"}, "kernel_extras": {"Default": "[]", "Type": "String", "Description": "Additional object files to load"}, "load_addr_mask": {"Default": "18446744073709551615", "Type": "UInt64", "Description": "Address to mask loading binaries with, if 0, system auto-calculates the mask to be the most restrictive, otherwise it obeys a custom mask."}, "multi_thread": {"Default": "False", "Type": "Bool", "Description": "Supports multi-threaded CPUs? Impacts Thread/Context IDs"}, "work_begin_ckpt_count": {"Default": "0", "Type": "Counter", "Description": "create checkpoint when work items begin count value is reached"}, "num_work_ids": {"Default": "16", "Type": "Int", "Description": "Number of distinct work item types"}, "work_item_id": {"Default": "-1", "Type": "Int", "Description": "specific work item id"}, "exit_on_work_items": {"Default": "False", "Type": "Bool", "Description": "Exit from the simulation loop when encountering work item annotations."}}, "GarnetSyntheticTraffic": {"single_dest": {"Default": "-1", "Type": "Int", "Description": "Send only to this dest.                                  Default depends on traffic_type"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "block_offset": {"Default": "6", "Type": "Int", "Description": "block offset in bits"}, "single_sender": {"Default": "-1", "Type": "Int", "Description": "Send only from this node.                                    By default every node sends"}, "num_packets_max": {"Default": "-1", "Type": "Int", "Description": "Max number of packets to send.                         Default is to keep sending till simulation ends"}, "num_dest": {"Default": "1", "Type": "Int", "Description": "Number of Destinations"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "inj_vnet": {"Default": "-1", "Type": "Int", "Description": "Vnet to inject in.                               0 and 1 are 1-flit, 2 is 5-flit.                                 Default is to inject in all three vnets"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "precision": {"Default": "3", "Type": "Int", "Description": "Number of digits of precision                               after decimal point"}, "memory_size": {"Default": "65536", "Type": "Int", "Description": "memory size"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "traffic_type": {"Default": "uniform_random", "Type": "String", "Description": "Traffic type"}, "sim_cycles": {"Default": "1000", "Type": "Int", "Description": "Number of simulation cycles"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "inj_rate": {"Default": "0.1", "Type": "Float", "Description": "Packet injection rate"}, "response_limit": {"Default": "5000000", "Type": "Cycles", "Description": "Cycles before exiting                                             due to lack of progress"}}, "LoopPredictor": {"restrictAllocation": {"Default": "False", "Type": "Bool", "Description": "Restrict the allocation conditions"}, "loopTableConfidenceBits": {"Default": "2", "Type": "Unsigned", "Description": "Number of confidence bits per loop entry"}, "useDirectionBit": {"Default": "False", "Type": "Bool", "Description": "Use direction info"}, "loopTableTagBits": {"Default": "14", "Type": "Unsigned", "Description": "Number of tag bits per loop entry"}, "logSizeLoopPred": {"Default": "8", "Type": "Unsigned", "Description": "Log size of the loop predictor"}, "optionalAgeReset": {"Default": "True", "Type": "Bool", "Description": "Reset age bits optionally in some cases"}, "initialLoopIter": {"Default": "1", "Type": "Unsigned", "Description": "Initial iteration number"}, "logLoopTableAssoc": {"Default": "2", "Type": "Unsigned", "Description": "Log loop predictor associativity"}, "loopTableIterBits": {"Default": "14", "Type": "Unsigned", "Description": "Nuber of iteration bits per loop"}, "withLoopBits": {"Default": "7", "Type": "Unsigned", "Description": "Size of the WITHLOOP counter"}, "useHashing": {"Default": "False", "Type": "Bool", "Description": "Use hashing"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "initialLoopAge": {"Default": "255", "Type": "Unsigned", "Description": "Initial age value"}, "loopTableAgeBits": {"Default": "8", "Type": "Unsigned", "Description": "Number of age bits per loop entry"}, "useSpeculation": {"Default": "False", "Type": "Bool", "Description": "Use speculation"}}, "SimpleMemDelay": {"write_req": {"Default": "0t", "Type": "Latency", "Description": "Write request delay"}, "write_resp": {"Default": "0t", "Type": "Latency", "Description": "Write response delay"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "read_resp": {"Default": "0t", "Type": "Latency", "Description": "Read response delay"}, "read_req": {"Default": "0t", "Type": "Latency", "Description": "Read request delay"}}, "TlmToGem5Bridge32": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system"}}, "Gem5ToTlmBridge32": {"addr_ranges": {"Default": "[]", "Type": "AddrRange", "Description": "Addresses served by this port's TLM side"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system"}}, "BasicExtLink": {"latency": {"Default": "1", "Type": "Cycles", "Description": "latency"}, "weight": {"Default": "1", "Type": "Int", "Description": "used to restrict routing in shortest path analysis"}, "ext_node": {"Default": null, "Type": "RubyController", "Description": "External node"}, "link_id": {"Default": null, "Type": "Int", "Description": "ID in relation to other links"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "int_node": {"Default": null, "Type": "BasicRouter", "Description": "ID of internal node"}, "bandwidth_factor": {"Default": null, "Type": "Int", "Description": "generic bandwidth factor, usually in bytes"}}, "TAGE": {"numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "tage": {"Default": "TAGEBase", "Type": "TAGEBase", "Description": "Tage object"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}}, "IndirectPredictor": {"numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SimpleIndirectPredictor": {"indirectSets": {"Default": "256", "Type": "Unsigned", "Description": "Cache sets for indirect predictor"}, "indirectWays": {"Default": "2", "Type": "Unsigned", "Description": "Ways for indirect predictor"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "indirectHashTargets": {"Default": "True", "Type": "Bool", "Description": "Hash path history targets"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "indirectHashGHR": {"Default": "True", "Type": "Bool", "Description": "Hash branch predictor GHR"}, "indirectTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Indirect target cache tag bits"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "indirectGHRBits": {"Default": "13", "Type": "Unsigned", "Description": "Indirect GHR number of bits"}, "indirectPathLength": {"Default": "3", "Type": "Unsigned", "Description": "Previous indirect targets to use for path history"}}, "ThermalModel": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "step": {"Default": "0.01", "Type": "Float", "Description": "Simulation step (in seconds) for thermal simulation"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}}, "FPCD": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "EmulatedDriver": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "filename": {"Default": null, "Type": "String", "Description": "device file name (under /dev)"}}, "TimingSimpleCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "branchPred": {"Default": "Null", "Type": "BranchPredictor", "Description": "Branch Predictor"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "InstTracer": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "NSGigE": {"VendorID": {"Default": null, "Type": "UInt16", "Description": "Vendor ID"}, "MSIXMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI-X Message Control"}, "HeaderType": {"Default": "0", "Type": "UInt8", "Description": "PCI Header Type"}, "PMCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "intr_delay": {"Default": "10us", "Type": "Latency", "Description": "Interrupt propagation delay"}, "MSIXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "PXCAPLinkCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Control"}, "Revision": {"Default": "0", "Type": "UInt8", "Description": "Device"}, "hardware_address": {"Default": "<function NextEthernetAddr at 0x7f8f007d0398>", "Type": "EthernetAddr", "Description": "Ethernet Hardware Address"}, "rx_delay": {"Default": "1us", "Type": "Latency", "Description": "Receive Delay"}, "pio_latency": {"Default": "30ns", "Type": "Latency", "Description": "Programmed IO latency"}, "PXCAPLinkCap": {"Default": "0", "Type": "UInt32", "Description": "PCIe Link Capabilities"}, "CapabilityPtr": {"Default": "0", "Type": "UInt8", "Description": "Capability List Pointer offset"}, "MSIXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSIXCAP in PCI Config space"}, "PXCAPDevCapabilities": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities"}, "MSIXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifices this the MSI-X Capability"}, "BAR3Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 3 Size"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "PXCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCIe Capabilities"}, "tx_thread": {"Default": "False", "Type": "Bool", "Description": "dedicated kernel threads for receive"}, "SubsystemID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem ID"}, "PXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the PCIe Capability"}, "BAR4": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 4"}, "BAR1": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 1"}, "BAR0": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 0"}, "BAR3": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 3"}, "BAR2": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 2"}, "BAR5": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 5"}, "PXCAPDevStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Status"}, "BAR2Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 2 Size"}, "MSICAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "ExpansionROM": {"Default": "0", "Type": "UInt32", "Description": "Expansion ROM Base Address"}, "dma_no_allocate": {"Default": "True", "Type": "Bool", "Description": "Should we allocate cache on read"}, "MSICAPMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Control"}, "BAR5Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 5 Size"}, "Command": {"Default": "0", "Type": "UInt16", "Description": "Command"}, "CardbusCIS": {"Default": "0", "Type": "UInt32", "Description": "Cardbus Card Information Structure"}, "MSIXPbaOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X PBA Offset and PBA BIR"}, "rx_thread": {"Default": "False", "Type": "Bool", "Description": "dedicated kernel thread for transmit"}, "MSICAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSICAP in PCI Config space"}, "MaximumLatency": {"Default": "0", "Type": "UInt8", "Description": "Maximum Latency"}, "ssid": {"Default": "0", "Type": "Unsigned", "Description": "Substream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "dma_desc_free": {"Default": "False", "Type": "Bool", "Description": "DMA of Descriptors is free"}, "rx_filter": {"Default": "True", "Type": "Bool", "Description": "Enable Receive Filter"}, "LatencyTimer": {"Default": "0", "Type": "UInt8", "Description": "PCI Latency Timer"}, "BAR4LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR4 is hardwired legacy IO"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "PXCAPLinkStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Status"}, "PXCAPDevCap2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities 2"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "LegacyIOBase": {"Default": "0", "Type": "Addr", "Description": "Base Address for Legacy IO"}, "PXCAPDevCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Control"}, "MSICAPMaskBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Interrupt Mask Bits"}, "InterruptPin": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Pin"}, "PMCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Capabilities Register"}, "SubClassCode": {"Default": "0", "Type": "UInt8", "Description": "Sub-Class Code"}, "pci_func": {"Default": null, "Type": "Int", "Description": "PCI function code"}, "BAR5LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR5 is hardwired legacy IO"}, "MSICAPMsgData": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Data"}, "BIST": {"Default": "0", "Type": "UInt8", "Description": "Built In Self Test"}, "host": {"Default": "Parent.any", "Type": "PciHost", "Description": "PCI host"}, "PXCAPDevCtrl2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Control 2"}, "tx_delay": {"Default": "1us", "Type": "Latency", "Description": "Transmit Delay"}, "InterruptLine": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Line"}, "MSICAPMsgAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Address"}, "BAR3LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR3 is hardwired legacy IO"}, "MinimumGrant": {"Default": "0", "Type": "UInt8", "Description": "Minimum Grant"}, "Status": {"Default": "0", "Type": "UInt16", "Description": "Status"}, "BAR0Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 0 Size"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "PXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "tx_fifo_size": {"Default": "512kB", "Type": "MemorySize", "Description": "max size of tx fifo"}, "PXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PXCAP in PCI Config space"}, "DeviceID": {"Default": null, "Type": "UInt16", "Description": "Device ID"}, "BAR4Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 4 Size"}, "rss": {"Default": "False", "Type": "Bool", "Description": "Receive Side Scaling"}, "PMCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the Power Management capability"}, "dma_read_delay": {"Default": "0us", "Type": "Latency", "Description": "fixed delay for dma reads"}, "dma_read_factor": {"Default": "0us", "Type": "Latency", "Description": "multiplier for dma reads"}, "config_latency": {"Default": "20ns", "Type": "Latency", "Description": "Config read or write latency"}, "BAR1Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 1 Size"}, "dma_write_factor": {"Default": "0us", "Type": "Latency", "Description": "multiplier for dma writes"}, "pci_dev": {"Default": null, "Type": "Int", "Description": "PCI device number"}, "PMCAPCtrlStatus": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Control and Status"}, "dma_data_free": {"Default": "False", "Type": "Bool", "Description": "DMA of Data is free"}, "dma_write_delay": {"Default": "0us", "Type": "Latency", "Description": "fixed delay for dma writes"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "SubsystemVendorID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem Vendor ID"}, "PMCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PMCAP in PCI Config space"}, "sid": {"Default": "0", "Type": "Unsigned", "Description": "Stream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "MSICAPPendingBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Pending Bits"}, "MSIXTableOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X Table Offset and Table BIR"}, "MSICAPMsgUpperAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Upper Address"}, "MSICAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the MSI Capability"}, "BAR0LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR0 is hardwired legacy IO"}, "ProgIF": {"Default": "0", "Type": "UInt8", "Description": "Programming Interface"}, "BAR1LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR1 is hardwired legacy IO"}, "CacheLineSize": {"Default": "0", "Type": "UInt8", "Description": "System Cacheline Size"}, "BAR2LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR2 is hardwired legacy IO"}, "ClassCode": {"Default": "0", "Type": "UInt8", "Description": "Class Code"}, "pci_bus": {"Default": null, "Type": "Int", "Description": "PCI bus"}, "rx_fifo_size": {"Default": "512kB", "Type": "MemorySize", "Description": "max size of rx fifo"}}, "SerialLink": {"delay": {"Default": "0ns", "Type": "Latency", "Description": "The latency of this serial_link"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "req_size": {"Default": "16", "Type": "Unsigned", "Description": "The number of requests to buffer"}, "num_lanes": {"Default": "1", "Type": "Unsigned", "Description": "Number of parallel lanes inside the seriallink. (aka. lane width)"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "ranges": {"Default": "[<m5.params.AddrRange object at 0x7f8f007d6210>]", "Type": "AddrRange", "Description": "Address ranges to pass through the serial_link"}, "link_speed": {"Default": "1", "Type": "UInt64", "Description": "Gb/s Speed of each parallel lane inside theserial link. (aka. lane speed)"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "resp_size": {"Default": "16", "Type": "Unsigned", "Description": "The number of responses to buffer"}}, "VncInput": {"frame_capture": {"Default": "False", "Type": "Bool", "Description": "capture changed frames to files"}, "img_format": {"Default": "Auto", "Type": "ImageFormat", "Description": "Format of the dumped Framebuffer"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "PowerModel": {"subsystem": {"Default": "Parent.any", "Type": "SubSystem", "Description": "subsystem"}, "ambient_temp": {"Default": "25.0", "Type": "Float", "Description": "Ambient temperature"}, "pm_type": {"Default": "All", "Type": "PMType", "Description": "Type of power model"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "pm": {"Default": "[]", "Type": "PowerModelState", "Description": "List of per-state power models."}}, "IntelTrace": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "PyTrafficGen": {"max_outstanding_reqs": {"Default": "0", "Type": "Int", "Description": "Maximum number of outstanding requests"}, "stream_gen": {"Default": "none", "Type": "StreamGenType", "Description": "Generator for adding Stream and/or Substream ID's to requests"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "sids": {"Default": "[]", "Type": "Unsigned", "Description": "StreamIDs to use"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this generator is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "ssids": {"Default": "[]", "Type": "Unsigned", "Description": "SubstreamIDs to use"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "progress_check": {"Default": "1ms", "Type": "Latency", "Description": "Time before exiting due to lack of progress"}, "elastic_req": {"Default": "False", "Type": "Bool", "Description": "Slow down requests in case of backpressure"}}, "LRURP": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SrcClockDomain": {"init_perf_level": {"Default": "0", "Type": "UInt32", "Description": "Initial performance level"}, "voltage_domain": {"Default": null, "Type": "VoltageDomain", "Description": "Voltage domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "domain_id": {"Default": "-1", "Type": "Int32", "Description": "domain id"}, "clock": {"Default": null, "Type": "Clock", "Description": "Clock period"}}, "NoncoherentCache": {"replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy"}, "clusivity": {"Default": "mostly_incl", "Type": "Clusivity", "Description": "Clusivity with upstream cache"}, "prefetcher": {"Default": "Null", "Type": "BasePrefetcher", "Description": "Prefetcher attached to cache"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "write_buffers": {"Default": "8", "Type": "Unsigned", "Description": "Number of write buffers"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Latency for the return path on a miss"}, "write_allocator": {"Default": "Null", "Type": "WriteAllocator", "Description": "Write allocator"}, "size": {"Default": null, "Type": "MemorySize", "Description": "Capacity"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "max_miss_count": {"Default": "0", "Type": "Counter", "Description": "Number of misses to handle before calling exit"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "mshrs": {"Default": null, "Type": "Unsigned", "Description": "Number of MSHRs (max outstanding requests)"}, "writeback_clean": {"Default": "False", "Type": "Bool", "Description": "Writeback clean lines"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "tags": {"Default": "BaseSetAssoc", "Type": "BaseTags", "Description": "Tag store"}, "tgts_per_mshr": {"Default": null, "Type": "Unsigned", "Description": "Max number of accesses per MSHR"}, "demand_mshr_reserve": {"Default": "1", "Type": "Unsigned", "Description": "MSHRs reserved for demand access"}, "warmup_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of tags to be touched to warm up the cache"}, "addr_ranges": {"Default": "[<m5.params.AddrRange object at 0x7f8f007d6210>]", "Type": "AddrRange", "Description": "Address range for the CPU-side port (to allow striping)"}, "is_read_only": {"Default": "False", "Type": "Bool", "Description": "Is this cache read only (e.g. inst)"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "prefetch_on_access": {"Default": "False", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "data_latency": {"Default": null, "Type": "Cycles", "Description": "Data access latency"}, "tag_latency": {"Default": null, "Type": "Cycles", "Description": "Tag lookup latency"}, "compressor": {"Default": "Null", "Type": "BaseCacheCompressor", "Description": "Cache compressor."}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "sequential_access": {"Default": "False", "Type": "Bool", "Description": "Whether to access tags and data sequentially"}, "assoc": {"Default": null, "Type": "Unsigned", "Description": "Associativity"}}, "TlmToGem5BridgeBase": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system"}}, "Process": {"uid": {"Default": "100", "Type": "Int", "Description": "user id"}, "pid": {"Default": "100", "Type": "Int", "Description": "process id"}, "kvmInSE": {"Default": "false", "Type": "Bool", "Description": "initialize the process for KvmCPU in SE"}, "executable": {"Default": "", "Type": "String", "Description": "executable (overrides cmd[0] if set)"}, "drivers": {"Default": "[]", "Type": "EmulatedDriver", "Description": "Available emulated drivers"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system process will run on"}, "gid": {"Default": "100", "Type": "Int", "Description": "group id"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "env": {"Default": "[]", "Type": "String", "Description": "environment settings"}, "maxStackSize": {"Default": "64MB", "Type": "MemorySize", "Description": "maximum size of the stack"}, "ppid": {"Default": "0", "Type": "Int", "Description": "parent process id"}, "cwd": {"Default": "/home/parallels/gem5", "Type": "String", "Description": "current working directory"}, "pgid": {"Default": "100", "Type": "Int", "Description": "process group id"}, "simpoint": {"Default": "0", "Type": "UInt64", "Description": "simulation point at which to start simulation"}, "euid": {"Default": "100", "Type": "Int", "Description": "effective user id"}, "input": {"Default": "cin", "Type": "String", "Description": "filename for stdin"}, "cmd": {"Default": null, "Type": "String", "Description": "command line (executable plus arguments)"}, "errout": {"Default": "cerr", "Type": "String", "Description": "filename for stderr"}, "useArchPT": {"Default": "false", "Type": "Bool", "Description": "maintain an in-memory version of the page                            table in an architecture-specific format"}, "egid": {"Default": "100", "Type": "Int", "Description": "effective group id"}, "release": {"Default": "5.1.0", "Type": "String", "Description": "Linux kernel uname release"}, "output": {"Default": "cout", "Type": "String", "Description": "filename for stdout"}}, "QoSTurnaroundPolicy": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "RubySequencer": {"support_inst_reqs": {"Default": "True", "Type": "Bool", "Description": "inst cache requests supported"}, "icache": {"Default": null, "Type": "RubyCache", "Description": ""}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "garnet_standalone": {"Default": "False", "Type": "Bool", "Description": ""}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "max_outstanding_requests": {"Default": "16", "Type": "Int", "Description": "max requests (incl. prefetches) outstanding"}, "support_data_reqs": {"Default": "True", "Type": "Bool", "Description": "data cache requests supported"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "deadlock_threshold": {"Default": "500000", "Type": "Cycles", "Description": "max outstanding cycles for a request before deadlock/livelock declared"}, "using_ruby_tester": {"Default": "False", "Type": "Bool", "Description": ""}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "coreid": {"Default": "99", "Type": "Int", "Description": "CorePair core id"}, "no_retry_on_stall": {"Default": "False", "Type": "Bool", "Description": ""}, "version": {"Default": "0", "Type": "Int", "Description": ""}, "dcache": {"Default": null, "Type": "RubyCache", "Description": ""}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "is_cpu_sequencer": {"Default": "True", "Type": "Bool", "Description": "connected to a cpu"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "ruby_system": {"Default": "Parent.any", "Type": "RubySystem", "Description": ""}}, "SetAssociative": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "entry_size": {"Default": "Parent.entry_size", "Type": "Int", "Description": "entry size in bytes"}, "assoc": {"Default": "Parent.assoc", "Type": "Int", "Description": "associativity"}, "size": {"Default": "Parent.size", "Type": "MemorySize", "Description": "capacity in bytes"}}, "QoSPolicy": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "BaseInterrupts": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "Cmos": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "time": {"Default": "01/01/2012", "Type": "Time", "Description": "System time to use ('Now' for actual time)"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "X86IntelMPLocalIntAssignment": {"polarity": {"Default": "ConformPolarity", "Type": "X86IntelMPPolarity", "Description": "polarity"}, "interrupt_type": {"Default": "INT", "Type": "X86IntelMPInterruptType", "Description": "type of interrupt"}, "dest_local_apic_id": {"Default": "0", "Type": "UInt8", "Description": "id of the local APIC the interrupt is going to"}, "trigger": {"Default": "ConformTrigger", "Type": "X86IntelMPTriggerMode", "Description": "trigger mode"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "source_bus_id": {"Default": "0", "Type": "UInt8", "Description": "id of the bus from which the interrupt signal comes"}, "dest_local_apic_intin": {"Default": "0", "Type": "UInt8", "Description": "the INTIN pin on the local APIC the interrupt is connected to"}, "source_bus_irq": {"Default": "0", "Type": "UInt8", "Description": "which interrupt signal from the source bus"}}, "X86SMBiosBiosInformation": {"rom_size": {"Default": "0", "Type": "UInt8", "Description": "rom size"}, "vendor": {"Default": "", "Type": "String", "Description": "vendor name string"}, "characteristics": {"Default": "[]", "Type": "Characteristic", "Description": "bios characteristic bit vector"}, "release_date": {"Default": "06/08/2008", "Type": "String", "Description": "release date"}, "emb_cont_firmware_major": {"Default": "0", "Type": "UInt8", "Description": "embedded controller firmware major version number"}, "major": {"Default": "0", "Type": "UInt8", "Description": "major version number"}, "emb_cont_firmware_minor": {"Default": "0", "Type": "UInt8", "Description": "embedded controller firmware minor version number"}, "version": {"Default": "", "Type": "String", "Description": "version string"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "characteristic_ext_bytes": {"Default": "[]", "Type": "ExtCharacteristic", "Description": "extended bios characteristic bit vector"}, "starting_addr_segment": {"Default": "0", "Type": "UInt16", "Description": "segment location of bios starting address"}, "minor": {"Default": "0", "Type": "UInt8", "Description": "minor version number"}}, "PciHost": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}}, "ProbeListenerObject": {"manager": {"Default": "Parent.any", "Type": "SimObject", "Description": "ProbeManager"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "CompressedTags": {"max_compression_ratio": {"Default": "2", "Type": "Int", "Description": "Maximum number of compressed blocks per tag."}, "tag_latency": {"Default": "Parent.tag_latency", "Type": "Cycles", "Description": "The tag lookup latency for this cache"}, "replacement_policy": {"Default": "Parent.replacement_policy", "Type": "BaseReplacementPolicy", "Description": "Replacement policy"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "size": {"Default": "Parent.size", "Type": "MemorySize", "Description": "capacity in bytes"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "warmup_percentage": {"Default": "Parent.warmup_percentage", "Type": "Percent", "Description": "Percentage of tags to be touched to warm up the cache"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "sequential_access": {"Default": "Parent.sequential_access", "Type": "Bool", "Description": "Whether to access tags and data sequentially"}, "assoc": {"Default": "Parent.assoc", "Type": "Int", "Description": "associativity"}, "indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "entry_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Indexing entry size in bytes"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "block size in bytes"}, "num_blocks_per_sector": {"Default": "1", "Type": "Int", "Description": "Number of sub-sectors per sector"}}, "QueuedPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}}, "VirtIODummyDevice": {"subsystem": {"Default": "0", "Type": "UInt8", "Description": "VirtIO subsystem ID"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}}, "MultiperspectivePerceptronTAGE": {"initial_theta": {"Default": "10", "Type": "Int", "Description": "Initial theta"}, "record_mask": {"Default": "191", "Type": "Int", "Description": "Which histories are updated with filtered branch outcomes"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "tuneonly": {"Default": "True", "Type": "Bool", "Description": "If true, only count mispredictions of low-confidence branches"}, "n_sign_bits": {"Default": "2", "Type": "Int", "Description": "Number of sign bits per magnitude"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Threshold for deciding low/high confidence"}, "block_size": {"Default": "21", "Type": "Int", "Description": "number of ghist bits in a 'block'; this is the width of an initial hash of ghist"}, "speed": {"Default": "9", "Type": "Int", "Description": "Adaptive theta learning speed"}, "tunebits": {"Default": "24", "Type": "Int", "Description": "Number of bits in misprediction counters"}, "pcshift": {"Default": "-10", "Type": "Int", "Description": "Shift for hashing PC"}, "decay": {"Default": "0", "Type": "Int", "Description": "Whether and how often to decay a random weight"}, "statistical_corrector": {"Default": null, "Type": "StatisticalCorrector", "Description": "Statistical Corrector"}, "local_history_length": {"Default": "11", "Type": "Int", "Description": "Length in bits of each history entry"}, "bias0": {"Default": "-5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-zero local history"}, "bias1": {"Default": "5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-one local history"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "pcbit": {"Default": "2", "Type": "Int", "Description": "Bit from the PC to use for hashing global history"}, "hash_taken": {"Default": "False", "Type": "Bool", "Description": "Hash the taken/not taken value with a PC bit"}, "fudge": {"Default": "0.245", "Type": "Float", "Description": "Fudge factor to multiply by perceptron output"}, "loop_predictor": {"Default": null, "Type": "LoopPredictor", "Description": "Loop predictor"}, "num_local_histories": {"Default": null, "Type": "Int", "Description": "Number of local history entries"}, "initial_ghist_length": {"Default": "1", "Type": "Int", "Description": "Initial GHist length value"}, "recencypos_mask": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the recency position"}, "tage": {"Default": null, "Type": "TAGEBase", "Description": "Tage object"}, "speculative_update": {"Default": "False", "Type": "Bool", "Description": "Use speculative update for histories"}, "hshift": {"Default": "-6", "Type": "Int", "Description": "How much to shift initial feauture hash before XORing with PC bits"}, "nbest": {"Default": "20", "Type": "Int", "Description": "Use this many of the top performing tables on a low-confidence branch"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}, "budgetbits": {"Default": null, "Type": "Int", "Description": "Hardware budget in bits"}, "biasmostly0": {"Default": "-1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-zero local history"}, "biasmostly1": {"Default": "1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-one local history"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "imli_mask1": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the first IMLI counter"}, "num_filter_entries": {"Default": null, "Type": "Int", "Description": "Number of filter entries"}, "imli_mask4": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the fourth IMLI counter"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "ignore_path_size": {"Default": "False", "Type": "Bool", "Description": "Ignore the path storage"}, "extra_rounds": {"Default": "1", "Type": "Int", "Description": "Number of extra rounds of training a single weight on a low-confidence prediction"}}, "BranchPredictor": {"indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}}, "DeltaCorrelatingPredictionTables": {"table_entries": {"Default": "128", "Type": "MemorySize", "Description": "Number of entries in the table"}, "table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the table"}, "deltas_per_entry": {"Default": "20", "Type": "Unsigned", "Description": "Number of deltas stored in each table entry"}, "delta_mask_bits": {"Default": "8", "Type": "Unsigned", "Description": "Lower bits to mask when comparing deltas"}, "delta_bits": {"Default": "12", "Type": "Unsigned", "Description": "Bits per delta"}, "table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the table"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "table_assoc": {"Default": "128", "Type": "Unsigned", "Description": "Associativity of the table"}}, "CowDiskImage": {"read_only": {"Default": "False", "Type": "Bool", "Description": "read only image"}, "table_size": {"Default": "65536", "Type": "Int", "Description": "initial table size"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "image_file": {"Default": null, "Type": "String", "Description": "disk image file"}, "child": {"Default": "RawDiskImage", "Type": "DiskImage", "Description": "child image"}}, "SimpleDisk": {"disk": {"Default": null, "Type": "DiskImage", "Description": "Disk Image"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System Pointer"}}, "PS2Mouse": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "DmaDevice": {"ssid": {"Default": "0", "Type": "Unsigned", "Description": "Substream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "sid": {"Default": "0", "Type": "Unsigned", "Description": "Stream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}}, "MemObject": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}}, "TournamentBP": {"choiceCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits of choice counters"}, "globalCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits per counter"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "choicePredictorSize": {"Default": "8192", "Type": "Unsigned", "Description": "Size of choice predictor"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "localCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits per counter"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "localHistoryTableSize": {"Default": "2048", "Type": "Unsigned", "Description": "size of local history table"}, "localPredictorSize": {"Default": "2048", "Type": "Unsigned", "Description": "Size of local predictor"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}, "globalPredictorSize": {"Default": "8192", "Type": "Unsigned", "Description": "Size of global predictor"}}, "BasicRouter": {"router_id": {"Default": null, "Type": "Int", "Description": "ID in relation to other routers"}, "latency": {"Default": "1", "Type": "Cycles", "Description": "number of cycles inside router"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}}, "BaseCacheCompressor": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "BloomFilterH3": {"skip_bits": {"Default": "2", "Type": "Int", "Description": "Offset from block number"}, "is_parallel": {"Default": "False", "Type": "Bool", "Description": "Whether hashing is done in parallel"}, "num_bits": {"Default": "1", "Type": "Int", "Description": "Number of bits in a filter entry"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "offset_bits": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits in a cache line offset"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Value at which an entry is considered as set"}, "num_hashes": {"Default": "4", "Type": "Int", "Description": "Number of hashes"}, "size": {"Default": "4096", "Type": "Int", "Description": "Number of entries in the filter"}}, "TimingExprSrcReg": {"index": {"Default": null, "Type": "Unsigned", "Description": "index into inst src regs"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "MPP_LoopPredictor": {"restrictAllocation": {"Default": "False", "Type": "Bool", "Description": "Restrict the allocation conditions"}, "loopTableConfidenceBits": {"Default": "2", "Type": "Unsigned", "Description": "Number of confidence bits per loop entry"}, "useDirectionBit": {"Default": "False", "Type": "Bool", "Description": "Use direction info"}, "loopTableTagBits": {"Default": "14", "Type": "Unsigned", "Description": "Number of tag bits per loop entry"}, "logSizeLoopPred": {"Default": "8", "Type": "Unsigned", "Description": "Log size of the loop predictor"}, "optionalAgeReset": {"Default": "True", "Type": "Bool", "Description": "Reset age bits optionally in some cases"}, "initialLoopIter": {"Default": "1", "Type": "Unsigned", "Description": "Initial iteration number"}, "logLoopTableAssoc": {"Default": "2", "Type": "Unsigned", "Description": "Log loop predictor associativity"}, "loopTableIterBits": {"Default": "14", "Type": "Unsigned", "Description": "Nuber of iteration bits per loop"}, "withLoopBits": {"Default": "7", "Type": "Unsigned", "Description": "Size of the WITHLOOP counter"}, "useHashing": {"Default": "False", "Type": "Bool", "Description": "Use hashing"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "initialLoopAge": {"Default": "255", "Type": "Unsigned", "Description": "Initial age value"}, "loopTableAgeBits": {"Default": "8", "Type": "Unsigned", "Description": "Number of age bits per loop entry"}, "useSpeculation": {"Default": "False", "Type": "Bool", "Description": "Use speculation"}}, "Base16Delta8": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "DerivedClockDomain": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "clk_domain": {"Default": null, "Type": "ClockDomain", "Description": "Parent clock domain"}, "clk_divider": {"Default": "1", "Type": "Unsigned", "Description": "Frequency divider"}}, "X86SMBiosSMBiosStructure": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "X86IntelMPConfigTable": {"oem_table_addr": {"Default": "0", "Type": "UInt32", "Description": "pointer to the optional oem configuration table"}, "product_id": {"Default": "", "Type": "String", "Description": "product family"}, "ext_entries": {"Default": "[]", "Type": "X86IntelMPExtConfigEntry", "Description": "extended configuration table entries"}, "spec_rev": {"Default": "4", "Type": "UInt8", "Description": "minor revision of the MP spec supported"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "base_entries": {"Default": "[]", "Type": "X86IntelMPBaseConfigEntry", "Description": "base configuration table entries"}, "oem_id": {"Default": "", "Type": "String", "Description": "system manufacturer"}, "local_apic": {"Default": "4276092928", "Type": "UInt32", "Description": "address of the local APIC"}, "oem_table_size": {"Default": "0", "Type": "UInt16", "Description": "size of the oem configuration table"}}, "DMA_Controller": {"clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "mandatoryQueue": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "recycle_latency": {"Default": "10", "Type": "Cycles", "Description": ""}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object parameter"}, "version": {"Default": null, "Type": "Int", "Description": ""}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "cluster_id": {"Default": "0", "Type": "UInt32", "Description": "Id of this controller's cluster"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "number_of_TBEs": {"Default": "256", "Type": "Int", "Description": ""}, "dma_sequencer": {"Default": null, "Type": "DMASequencer", "Description": ""}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "responseFromDir": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "transitions_per_cycle": {"Default": "32", "Type": "Int", "Description": "no. of  SLICC state machine transitions per cycle"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "addr_ranges": {"Default": "[<m5.params.AddrRange object at 0x7f8f007d6210>]", "Type": "AddrRange", "Description": "Address range this controller responds to"}, "buffer_size": {"Default": "0", "Type": "UInt32", "Description": "max buffer size 0 means infinite"}, "ruby_system": {"Default": null, "Type": "RubySystem", "Description": ""}, "requestToDir": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "request_latency": {"Default": "6", "Type": "Cycles", "Description": ""}, "mandatory_queue_latency": {"Default": "1", "Type": "Cycles", "Description": "Default latency for requests added to the mandatory queue on top-level controllers"}}, "WriteAllocator": {"no_allocate_limit": {"Default": "12", "Type": "Unsigned", "Description": "Consecutive lines written before skipping allocation"}, "coalesce_limit": {"Default": "2", "Type": "Unsigned", "Description": "Consecutive lines written before delaying for coalescing"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "block size in bytes"}, "delay_threshold": {"Default": "8", "Type": "Unsigned", "Description": "Number of delay quanta imposed on an MSHR with write requests to allow for write coalescing"}}, "EtherSwitch": {"dump": {"Default": "Null", "Type": "EtherDump", "Description": "dump object"}, "fabric_speed": {"Default": "10Gbps", "Type": "NetworkBandwidth", "Description": "switch fabric speed in bits per second"}, "delay_var": {"Default": "0ns", "Type": "Latency", "Description": "packet transmit delay variability"}, "output_buffer_size": {"Default": "1MB", "Type": "MemorySize", "Description": "size of output port buffers"}, "delay": {"Default": "0us", "Type": "Latency", "Description": "packet transmit delay"}, "time_to_live": {"Default": "10ms", "Type": "Latency", "Description": "time to live of MAC address maping"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "GarnetRouter": {"router_id": {"Default": null, "Type": "Int", "Description": "ID in relation to other routers"}, "latency": {"Default": "1", "Type": "Cycles", "Description": "number of cycles inside router"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "virt_nets": {"Default": "Parent.number_of_virtual_networks", "Type": "UInt32", "Description": "number of virtual networks"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "vcs_per_vnet": {"Default": "Parent.vcs_per_vnet", "Type": "UInt32", "Description": "virtual channels per virtual network"}}, "DMASequencer": {"support_inst_reqs": {"Default": "True", "Type": "Bool", "Description": "inst cache requests supported"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "max_outstanding_requests": {"Default": "64", "Type": "Int", "Description": "max outstanding requests"}, "support_data_reqs": {"Default": "True", "Type": "Bool", "Description": "data cache requests supported"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "using_ruby_tester": {"Default": "False", "Type": "Bool", "Description": ""}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "no_retry_on_stall": {"Default": "False", "Type": "Bool", "Description": ""}, "version": {"Default": "0", "Type": "Int", "Description": ""}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "is_cpu_sequencer": {"Default": "True", "Type": "Bool", "Description": "connected to a cpu"}, "ruby_system": {"Default": "Parent.any", "Type": "RubySystem", "Description": ""}}, "BadDevice": {"devicename": {"Default": null, "Type": "String", "Description": "Name of device to error on"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "VirtIO9PProxy": {"subsystem": {"Default": "0", "Type": "UInt8", "Description": "VirtIO subsystem ID"}, "tag": {"Default": "gem5", "Type": "String", "Description": "Mount tag"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "queueSize": {"Default": "32", "Type": "Unsigned", "Description": "Output queue size (pages)"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}}, "ThermalDomain": {"initial_temperature": {"Default": "25.0", "Type": "Float", "Description": "Initial temperature"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "RepeatedQwordsCompressor": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "VncServer": {"frame_capture": {"Default": "False", "Type": "Bool", "Description": "capture changed frames to files"}, "img_format": {"Default": "Auto", "Type": "ImageFormat", "Description": "Format of the dumped Framebuffer"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "number": {"Default": "0", "Type": "Int", "Description": "vnc client number"}, "port": {"Default": "5900", "Type": "TcpPort", "Description": "listen port"}}, "X86IntelMPBusHierarchy": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "parent_bus": {"Default": "0", "Type": "UInt8", "Description": "bus id of this busses parent"}, "bus_id": {"Default": "0", "Type": "UInt8", "Description": "id of the bus being described"}, "subtractive_decode": {"Default": "False", "Type": "Bool", "Description": "whether this bus contains all addresses not used by its children"}}, "MultiperspectivePerceptron64KB": {"initial_theta": {"Default": "10", "Type": "Int", "Description": "Initial theta"}, "record_mask": {"Default": "191", "Type": "Int", "Description": "Which histories are updated with filtered branch outcomes"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "tuneonly": {"Default": "True", "Type": "Bool", "Description": "If true, only count mispredictions of low-confidence branches"}, "n_sign_bits": {"Default": "2", "Type": "Int", "Description": "Number of sign bits per magnitude"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Threshold for deciding low/high confidence"}, "block_size": {"Default": "21", "Type": "Int", "Description": "number of ghist bits in a 'block'; this is the width of an initial hash of ghist"}, "speed": {"Default": "9", "Type": "Int", "Description": "Adaptive theta learning speed"}, "tunebits": {"Default": "24", "Type": "Int", "Description": "Number of bits in misprediction counters"}, "num_local_histories": {"Default": null, "Type": "Int", "Description": "Number of local history entries"}, "decay": {"Default": "0", "Type": "Int", "Description": "Whether and how often to decay a random weight"}, "local_history_length": {"Default": "11", "Type": "Int", "Description": "Length in bits of each history entry"}, "bias0": {"Default": "-5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-zero local history"}, "bias1": {"Default": "5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-one local history"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "pcbit": {"Default": "2", "Type": "Int", "Description": "Bit from the PC to use for hashing global history"}, "hash_taken": {"Default": "False", "Type": "Bool", "Description": "Hash the taken/not taken value with a PC bit"}, "fudge": {"Default": "0.245", "Type": "Float", "Description": "Fudge factor to multiply by perceptron output"}, "pcshift": {"Default": "-10", "Type": "Int", "Description": "Shift for hashing PC"}, "initial_ghist_length": {"Default": "1", "Type": "Int", "Description": "Initial GHist length value"}, "recencypos_mask": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the recency position"}, "speculative_update": {"Default": "False", "Type": "Bool", "Description": "Use speculative update for histories"}, "hshift": {"Default": "-6", "Type": "Int", "Description": "How much to shift initial feauture hash before XORing with PC bits"}, "nbest": {"Default": "20", "Type": "Int", "Description": "Use this many of the top performing tables on a low-confidence branch"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}, "budgetbits": {"Default": null, "Type": "Int", "Description": "Hardware budget in bits"}, "biasmostly0": {"Default": "-1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-zero local history"}, "biasmostly1": {"Default": "1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-one local history"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "imli_mask1": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the first IMLI counter"}, "num_filter_entries": {"Default": null, "Type": "Int", "Description": "Number of filter entries"}, "imli_mask4": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the fourth IMLI counter"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "ignore_path_size": {"Default": "False", "Type": "Bool", "Description": "Ignore the path storage"}, "extra_rounds": {"Default": "1", "Type": "Int", "Description": "Number of extra rounds of training a single weight on a low-confidence prediction"}}, "BaseCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "VirtIO9PDiod": {"diod": {"Default": "diod", "Type": "String", "Description": "Path to diod, optionally in PATH"}, "subsystem": {"Default": "0", "Type": "UInt8", "Description": "VirtIO subsystem ID"}, "socketPath": {"Default": null, "Type": "String", "Description": "Unused socket to diod"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "tag": {"Default": "gem5", "Type": "String", "Description": "Mount tag"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "queueSize": {"Default": "32", "Type": "Unsigned", "Description": "Output queue size (pages)"}, "root": {"Default": null, "Type": "String", "Description": "Path to export through diod"}}, "FALRU": {"tag_latency": {"Default": "Parent.tag_latency", "Type": "Cycles", "Description": "The tag lookup latency for this cache"}, "min_tracked_cache_size": {"Default": "128kB", "Type": "MemorySize", "Description": "Minimum cache size for which we track statistics"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "warmup_percentage": {"Default": "Parent.warmup_percentage", "Type": "Percent", "Description": "Percentage of tags to be touched to warm up the cache"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "sequential_access": {"Default": "Parent.sequential_access", "Type": "Bool", "Description": "Whether to access tags and data sequentially"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "entry_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Indexing entry size in bytes"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "block size in bytes"}, "size": {"Default": "Parent.size", "Type": "MemorySize", "Description": "capacity in bytes"}}, "TAGE_SC_L_8KB": {"loop_predictor": {"Default": "LoopPredictor", "Type": "LoopPredictor", "Description": "Loop predictor"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "tage": {"Default": "TAGEBase", "Type": "TAGEBase", "Description": "Tage object"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "statistical_corrector": {"Default": null, "Type": "StatisticalCorrector", "Description": "Statistical Corrector"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}}, "DCPTPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "dcpt": {"Default": "DeltaCorrelatingPredictionTables", "Type": "DeltaCorrelatingPredictionTables", "Description": "Delta Correlating Prediction Tables object"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}}, "ThermalNode": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "Sinic": {"VendorID": {"Default": null, "Type": "UInt16", "Description": "Vendor ID"}, "MSIXMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI-X Message Control"}, "HeaderType": {"Default": "0", "Type": "UInt8", "Description": "PCI Header Type"}, "PMCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "intr_delay": {"Default": "10us", "Type": "Latency", "Description": "Interrupt propagation delay"}, "MSIXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "PXCAPLinkCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Control"}, "Revision": {"Default": "0", "Type": "UInt8", "Description": "Device"}, "zero_copy_threshold": {"Default": "256", "Type": "UInt32", "Description": "Only zero copy above this threshold"}, "rx_delay": {"Default": "1us", "Type": "Latency", "Description": "Receive Delay"}, "rx_fifo_low_mark": {"Default": "128kB", "Type": "MemorySize", "Description": "rx fifo low threshold"}, "pio_latency": {"Default": "30ns", "Type": "Latency", "Description": "Programmed IO latency"}, "PXCAPLinkCap": {"Default": "0", "Type": "UInt32", "Description": "PCIe Link Capabilities"}, "CapabilityPtr": {"Default": "0", "Type": "UInt8", "Description": "Capability List Pointer offset"}, "MSIXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSIXCAP in PCI Config space"}, "PXCAPDevCapabilities": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities"}, "MSIXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifices this the MSI-X Capability"}, "BAR3Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 3 Size"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "rx_max_intr": {"Default": "10", "Type": "UInt32", "Description": "max rx packets per interrupt"}, "tx_max_copy": {"Default": "16kB", "Type": "MemorySize", "Description": "tx max copy"}, "PXCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCIe Capabilities"}, "tx_thread": {"Default": "False", "Type": "Bool", "Description": "dedicated kernel threads for receive"}, "SubsystemID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem ID"}, "PXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the PCIe Capability"}, "PXCAPDevStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Status"}, "BAR1": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 1"}, "BAR0": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 0"}, "BAR3": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 3"}, "BAR2": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 2"}, "BAR5": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 5"}, "BAR4": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 4"}, "BAR2Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 2 Size"}, "MSICAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "ExpansionROM": {"Default": "0", "Type": "UInt32", "Description": "Expansion ROM Base Address"}, "virtual_addr": {"Default": "False", "Type": "Bool", "Description": "Virtual addressing"}, "MSICAPMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Control"}, "BAR5Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 5 Size"}, "Command": {"Default": "0", "Type": "UInt16", "Description": "Command"}, "CardbusCIS": {"Default": "0", "Type": "UInt32", "Description": "Cardbus Card Information Structure"}, "MSIXPbaOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X PBA Offset and PBA BIR"}, "rx_thread": {"Default": "False", "Type": "Bool", "Description": "dedicated kernel thread for transmit"}, "MSICAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSICAP in PCI Config space"}, "MaximumLatency": {"Default": "0", "Type": "UInt8", "Description": "Maximum Latency"}, "ssid": {"Default": "0", "Type": "Unsigned", "Description": "Substream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "BAR2LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR2 is hardwired legacy IO"}, "rx_filter": {"Default": "True", "Type": "Bool", "Description": "Enable Receive Filter"}, "rx_max_copy": {"Default": "1514B", "Type": "MemorySize", "Description": "rx max copy"}, "LatencyTimer": {"Default": "0", "Type": "UInt8", "Description": "PCI Latency Timer"}, "BAR4LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR4 is hardwired legacy IO"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "PXCAPLinkStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Status"}, "PXCAPDevCap2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities 2"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "hardware_address": {"Default": "<function NextEthernetAddr at 0x7f8f007d0398>", "Type": "EthernetAddr", "Description": "Ethernet Hardware Address"}, "LegacyIOBase": {"Default": "0", "Type": "Addr", "Description": "Base Address for Legacy IO"}, "PXCAPDevCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Control"}, "MSICAPMaskBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Interrupt Mask Bits"}, "InterruptPin": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Pin"}, "PMCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Capabilities Register"}, "SubClassCode": {"Default": "0", "Type": "UInt8", "Description": "Sub-Class Code"}, "pci_func": {"Default": null, "Type": "Int", "Description": "PCI function code"}, "BAR5LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR5 is hardwired legacy IO"}, "MSICAPMsgData": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Data"}, "BIST": {"Default": "0", "Type": "UInt8", "Description": "Built In Self Test"}, "host": {"Default": "Parent.any", "Type": "PciHost", "Description": "PCI host"}, "PXCAPDevCtrl2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Control 2"}, "tx_delay": {"Default": "1us", "Type": "Latency", "Description": "Transmit Delay"}, "InterruptLine": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Line"}, "zero_copy_size": {"Default": "64", "Type": "UInt32", "Description": "Bytes to copy if below threshold"}, "MSICAPMsgAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Address"}, "BAR3LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR3 is hardwired legacy IO"}, "MinimumGrant": {"Default": "0", "Type": "UInt8", "Description": "Minimum Grant"}, "Status": {"Default": "0", "Type": "UInt16", "Description": "Status"}, "BAR0Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 0 Size"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "PXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "tx_fifo_size": {"Default": "512kB", "Type": "MemorySize", "Description": "max size of tx fifo"}, "zero_copy": {"Default": "False", "Type": "Bool", "Description": "Zero copy receive"}, "PXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PXCAP in PCI Config space"}, "DeviceID": {"Default": null, "Type": "UInt16", "Description": "Device ID"}, "BAR4Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 4 Size"}, "rss": {"Default": "False", "Type": "Bool", "Description": "Receive Side Scaling"}, "PMCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the Power Management capability"}, "dma_read_delay": {"Default": "0us", "Type": "Latency", "Description": "fixed delay for dma reads"}, "dma_read_factor": {"Default": "0us", "Type": "Latency", "Description": "multiplier for dma reads"}, "config_latency": {"Default": "20ns", "Type": "Latency", "Description": "Config read or write latency"}, "BAR1Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 1 Size"}, "dma_write_factor": {"Default": "0us", "Type": "Latency", "Description": "multiplier for dma writes"}, "pci_dev": {"Default": null, "Type": "Int", "Description": "PCI device number"}, "tx_fifo_high_mark": {"Default": "384kB", "Type": "MemorySize", "Description": "tx fifo high threshold"}, "PMCAPCtrlStatus": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Control and Status"}, "virtual_count": {"Default": "1", "Type": "UInt32", "Description": "Virtualized SINIC"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "SubsystemVendorID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem Vendor ID"}, "PMCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PMCAP in PCI Config space"}, "sid": {"Default": "0", "Type": "Unsigned", "Description": "Stream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "tx_fifo_threshold": {"Default": "128kB", "Type": "MemorySize", "Description": "tx fifo low threshold"}, "MSICAPPendingBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Pending Bits"}, "MSIXTableOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X Table Offset and Table BIR"}, "MSICAPMsgUpperAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Upper Address"}, "MSICAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the MSI Capability"}, "rx_fifo_threshold": {"Default": "384kB", "Type": "MemorySize", "Description": "rx fifo high threshold"}, "BAR0LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR0 is hardwired legacy IO"}, "delay_copy": {"Default": "False", "Type": "Bool", "Description": "Delayed copy transmit"}, "ProgIF": {"Default": "0", "Type": "UInt8", "Description": "Programming Interface"}, "BAR1LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR1 is hardwired legacy IO"}, "CacheLineSize": {"Default": "0", "Type": "UInt8", "Description": "System Cacheline Size"}, "ClassCode": {"Default": "0", "Type": "UInt8", "Description": "Class Code"}, "pci_bus": {"Default": null, "Type": "Int", "Description": "PCI bus"}, "rx_fifo_size": {"Default": "512kB", "Type": "MemorySize", "Description": "max size of rx fifo"}, "dma_write_delay": {"Default": "0us", "Type": "Latency", "Description": "fixed delay for dma writes"}}, "X86IntelMPIOAPIC": {"enable": {"Default": "True", "Type": "Bool", "Description": "if this APIC is usable"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "id": {"Default": "0", "Type": "UInt8", "Description": "id of this APIC"}, "version": {"Default": "0", "Type": "UInt8", "Description": "bits 0-7 of the version register"}, "address": {"Default": "4273995776", "Type": "UInt32", "Description": "address of this APIC"}}, "BaseTrafficGen": {"max_outstanding_reqs": {"Default": "0", "Type": "Int", "Description": "Maximum number of outstanding requests"}, "stream_gen": {"Default": "none", "Type": "StreamGenType", "Description": "Generator for adding Stream and/or Substream ID's to requests"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "sids": {"Default": "[]", "Type": "Unsigned", "Description": "StreamIDs to use"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this generator is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "ssids": {"Default": "[]", "Type": "Unsigned", "Description": "SubstreamIDs to use"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "progress_check": {"Default": "1ms", "Type": "Latency", "Description": "Time before exiting due to lack of progress"}, "elastic_req": {"Default": "False", "Type": "Bool", "Description": "Slow down requests in case of backpressure"}}, "RubyDirectedTester": {"generator": {"Default": null, "Type": "DirectedGenerator", "Description": "the request generator"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "requests_to_complete": {"Default": null, "Type": "Int", "Description": "checks to complete"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}}, "TimingExprIf": {"falseExpr": {"Default": null, "Type": "TimingExpr", "Description": "false expression"}, "cond": {"Default": null, "Type": "TimingExpr", "Description": "condition expression"}, "trueExpr": {"Default": null, "Type": "TimingExpr", "Description": "true expression"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "EtherTap": {"tun_clone_device": {"Default": "/dev/net/tun", "Type": "String", "Description": "Path to the tun clone device node"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "tap_device_name": {"Default": "gem5-tap", "Type": "String", "Description": "Tap device name"}, "dump": {"Default": "Null", "Type": "EtherDump", "Description": "dump object"}, "bufsz": {"Default": "10000", "Type": "Int", "Description": "tap buffer size"}}, "Uart": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "platform": {"Default": "Parent.any", "Type": "Platform", "Description": "Platform this device is part of."}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "device": {"Default": "Parent.any", "Type": "SerialDevice", "Description": "The terminal"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "STeMSPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "reconstruction_entries": {"Default": "256", "Type": "Unsigned", "Description": "Number of reconstruction entries"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "active_generation_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the active generation table"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "spatial_region_size": {"Default": "2kB", "Type": "MemorySize", "Description": "Memory covered by a hot zone"}, "pattern_sequence_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the pattern sequence table"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "region_miss_order_buffer_entries": {"Default": "131072", "Type": "Unsigned", "Description": "Number of entries of the Region Miss Order Buffer"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "pattern_sequence_table_assoc": {"Default": "16384", "Type": "Unsigned", "Description": "Associativity of the pattern sequence table"}, "active_generation_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the active generation table"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "pattern_sequence_table_entries": {"Default": "16384", "Type": "MemorySize", "Description": "Number of entries in the pattern sequence table"}, "active_generation_table_entries": {"Default": "64", "Type": "MemorySize", "Description": "Number of entries in the active generation table"}, "active_generation_table_assoc": {"Default": "64", "Type": "Unsigned", "Description": "Associativity of the active generation table"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "pattern_sequence_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the pattern sequence table"}}, "I8042": {"command_port": {"Default": null, "Type": "Addr", "Description": "Command/status port address"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "keyboard": {"Default": "PS2Keyboard", "Type": "PS2Device", "Description": "PS/2 keyboard device"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}, "data_port": {"Default": null, "Type": "Addr", "Description": "Data port address"}, "mouse": {"Default": "PS2Mouse", "Type": "PS2Device", "Description": "PS/2 mouse device"}}, "NonCachingSimpleCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "simulate_data_stalls": {"Default": "False", "Type": "Bool", "Description": "Simulate dcache stall cycles"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "width": {"Default": "1", "Type": "Int", "Description": "CPU width"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "simulate_inst_stalls": {"Default": "False", "Type": "Bool", "Description": "Simulate icache stall cycles"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "branchPred": {"Default": "Null", "Type": "BranchPredictor", "Description": "Branch Predictor"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "IntrControl": {"sys": {"Default": "Parent.any", "Type": "System", "Description": "the system we are part of"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SimPoint": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "manager": {"Default": "Parent.any", "Type": "SimObject", "Description": "ProbeManager"}, "interval": {"Default": "100000000", "Type": "UInt64", "Description": "Interval Size (insts)"}, "profile_file": {"Default": "simpoint.bb.gz", "Type": "String", "Description": "BBV (output) file"}}, "TimingExprReadIntReg": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "reg": {"Default": null, "Type": "TimingExpr", "Description": "register raw index to read"}}, "StatisticalCorrector": {"updateThresholdWidth": {"Default": "12", "Type": "Unsigned", "Description": "Number of bits for the update threshold counter"}, "iWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the IMLI history GEHL entries"}, "im": {"Default": "[8]", "Type": "Int", "Description": "IMLI history GEHL lengths"}, "logLnb": {"Default": null, "Type": "Unsigned", "Description": "Log number of first local history GEHL entries"}, "inb": {"Default": "1", "Type": "Unsigned", "Description": "Num IMLI GEHL lenghts"}, "lnb": {"Default": null, "Type": "Unsigned", "Description": "Num first local history GEHL lenghts"}, "bwWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the global backward branch GEHL entries"}, "logBias": {"Default": null, "Type": "Unsigned", "Description": "Log size of Bias tables"}, "lm": {"Default": null, "Type": "Int", "Description": "First local history GEHL lengths"}, "lWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the first local history GEHL entries"}, "numEntriesFirstLocalHistories": {"Default": null, "Type": "Unsigned", "Description": "Number of entries for first local histories"}, "bwnb": {"Default": null, "Type": "Unsigned", "Description": "Num global backward branch GEHL lengths"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "extraWeightsWidth": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits for the extra weights"}, "scCountersWidth": {"Default": "6", "Type": "Unsigned", "Description": "Statistical corrector counters width"}, "logSizeUp": {"Default": "6", "Type": "Unsigned", "Description": "Log size of update threshold counters tables"}, "bwm": {"Default": null, "Type": "Int", "Description": "Global backward branch GEHL lengths"}, "chooserConfWidth": {"Default": "7", "Type": "Unsigned", "Description": "Number of bits for the chooser counters"}, "logBwnb": {"Default": null, "Type": "Unsigned", "Description": "Log num of global backward branch GEHL entries"}, "pUpdateThresholdWidth": {"Default": "8", "Type": "Unsigned", "Description": "Number of bits for the pUpdate threshold counters"}, "initialUpdateThresholdValue": {"Default": "0", "Type": "Int", "Description": "Initial pUpdate threshold counter value"}, "logInb": {"Default": null, "Type": "Unsigned", "Description": "Log number of IMLI GEHL entries"}}, "PcSpeaker": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}, "i8254": {"Default": null, "Type": "I8254", "Description": "Timer that drives the speaker"}}, "I8237": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "BaseReplacementPolicy": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "QoSMemCtrl": {"qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation"}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table"}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy"}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler"}}, "CopyEngine": {"VendorID": {"Default": null, "Type": "UInt16", "Description": "Vendor ID"}, "MSIXMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI-X Message Control"}, "HeaderType": {"Default": "0", "Type": "UInt8", "Description": "PCI Header Type"}, "PMCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "InterruptPin": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Pin"}, "MSIXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "PXCAPLinkCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Control"}, "Revision": {"Default": "0", "Type": "UInt8", "Description": "Device"}, "LegacyIOBase": {"Default": "0", "Type": "Addr", "Description": "Base Address for Legacy IO"}, "latBeforeBegin": {"Default": "20ns", "Type": "Latency", "Description": "Latency after a DMA command is seen before it's proccessed"}, "pio_latency": {"Default": "30ns", "Type": "Latency", "Description": "Programmed IO latency"}, "PXCAPLinkCap": {"Default": "0", "Type": "UInt32", "Description": "PCIe Link Capabilities"}, "CapabilityPtr": {"Default": "0", "Type": "UInt8", "Description": "Capability List Pointer offset"}, "MSIXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSIXCAP in PCI Config space"}, "PXCAPDevCapabilities": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities"}, "MSIXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifices this the MSI-X Capability"}, "BAR3Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 3 Size"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "PXCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCIe Capabilities"}, "SubsystemID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem ID"}, "PXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the PCIe Capability"}, "PXCAPDevStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Status"}, "BAR1": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 1"}, "BAR0": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 0"}, "BAR3": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 3"}, "BAR2": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 2"}, "BAR5": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 5"}, "BAR4": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 4"}, "BAR2Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 2 Size"}, "MSICAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "ExpansionROM": {"Default": "0", "Type": "UInt32", "Description": "Expansion ROM Base Address"}, "MSICAPMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Control"}, "BAR5Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 5 Size"}, "CardbusCIS": {"Default": "0", "Type": "UInt32", "Description": "Cardbus Card Information Structure"}, "MSIXPbaOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X PBA Offset and PBA BIR"}, "MSICAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSICAP in PCI Config space"}, "MaximumLatency": {"Default": "0", "Type": "UInt8", "Description": "Maximum Latency"}, "ssid": {"Default": "0", "Type": "Unsigned", "Description": "Substream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "BAR2LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR2 is hardwired legacy IO"}, "LatencyTimer": {"Default": "0", "Type": "UInt8", "Description": "PCI Latency Timer"}, "BAR4LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR4 is hardwired legacy IO"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "PXCAPLinkStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Status"}, "PXCAPDevCap2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities 2"}, "latAfterCompletion": {"Default": "20ns", "Type": "Latency", "Description": "Latency after a DMA command is complete before it's reported as such"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "PXCAPDevCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Control"}, "MSICAPMaskBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Interrupt Mask Bits"}, "host": {"Default": "Parent.any", "Type": "PciHost", "Description": "PCI host"}, "Command": {"Default": "0", "Type": "UInt16", "Description": "Command"}, "SubClassCode": {"Default": "0", "Type": "UInt8", "Description": "Sub-Class Code"}, "pci_func": {"Default": null, "Type": "Int", "Description": "PCI function code"}, "BAR5LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR5 is hardwired legacy IO"}, "MSICAPMsgData": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Data"}, "BIST": {"Default": "0", "Type": "UInt8", "Description": "Built In Self Test"}, "PMCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Capabilities Register"}, "pci_bus": {"Default": null, "Type": "Int", "Description": "PCI bus"}, "InterruptLine": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Line"}, "MSICAPMsgAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Address"}, "BAR3LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR3 is hardwired legacy IO"}, "MinimumGrant": {"Default": "0", "Type": "UInt8", "Description": "Minimum Grant"}, "Status": {"Default": "0", "Type": "UInt16", "Description": "Status"}, "XferCap": {"Default": "4kB", "Type": "MemorySize", "Description": "Number of bits of transfer size that are supported"}, "BAR0Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 0 Size"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "ChanCnt": {"Default": "4", "Type": "UInt8", "Description": "Number of DMA channels that exist on device"}, "PXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "PXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PXCAP in PCI Config space"}, "DeviceID": {"Default": null, "Type": "UInt16", "Description": "Device ID"}, "BAR4Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 4 Size"}, "PMCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the Power Management capability"}, "config_latency": {"Default": "20ns", "Type": "Latency", "Description": "Config read or write latency"}, "BAR1Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 1 Size"}, "pci_dev": {"Default": null, "Type": "Int", "Description": "PCI device number"}, "PMCAPCtrlStatus": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Control and Status"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "SubsystemVendorID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem Vendor ID"}, "PMCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PMCAP in PCI Config space"}, "sid": {"Default": "0", "Type": "Unsigned", "Description": "Stream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "PXCAPDevCtrl2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Control 2"}, "MSICAPPendingBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Pending Bits"}, "MSIXTableOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X Table Offset and Table BIR"}, "MSICAPMsgUpperAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Upper Address"}, "MSICAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the MSI Capability"}, "BAR0LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR0 is hardwired legacy IO"}, "ProgIF": {"Default": "0", "Type": "UInt8", "Description": "Programming Interface"}, "BAR1LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR1 is hardwired legacy IO"}, "CacheLineSize": {"Default": "0", "Type": "UInt8", "Description": "System Cacheline Size"}, "ClassCode": {"Default": "0", "Type": "UInt8", "Description": "Class Code"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}}, "TAGE_SC_L_64KB": {"loop_predictor": {"Default": "LoopPredictor", "Type": "LoopPredictor", "Description": "Loop predictor"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "tage": {"Default": "TAGEBase", "Type": "TAGEBase", "Description": "Tage object"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "statistical_corrector": {"Default": null, "Type": "StatisticalCorrector", "Description": "Statistical Corrector"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}}, "MPP_StatisticalCorrector_8KB": {"updateThresholdWidth": {"Default": "12", "Type": "Unsigned", "Description": "Number of bits for the update threshold counter"}, "iWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the IMLI history GEHL entries"}, "im": {"Default": "[8]", "Type": "Int", "Description": "IMLI history GEHL lengths"}, "logLnb": {"Default": null, "Type": "Unsigned", "Description": "Log number of first local history GEHL entries"}, "gm": {"Default": "[27, 22, 17, 14]", "Type": "Int", "Description": "Global branch GEHL lengths"}, "inb": {"Default": "1", "Type": "Unsigned", "Description": "Num IMLI GEHL lenghts"}, "lnb": {"Default": null, "Type": "Unsigned", "Description": "Num first local history GEHL lenghts"}, "bwWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the global backward branch GEHL entries"}, "logBias": {"Default": null, "Type": "Unsigned", "Description": "Log size of Bias tables"}, "lm": {"Default": null, "Type": "Int", "Description": "First local history GEHL lengths"}, "bwm": {"Default": null, "Type": "Int", "Description": "Global backward branch GEHL lengths"}, "numEntriesFirstLocalHistories": {"Default": null, "Type": "Unsigned", "Description": "Number of entries for first local histories"}, "bwnb": {"Default": null, "Type": "Unsigned", "Description": "Num global backward branch GEHL lengths"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "logGnb": {"Default": "10", "Type": "Unsigned", "Description": "Log number of global branch GEHL entries"}, "pm": {"Default": "[16, 11, 6, 3]", "Type": "Int", "Description": "Variation global branch GEHL lengths"}, "extraWeightsWidth": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits for the extra weights"}, "scCountersWidth": {"Default": "6", "Type": "Unsigned", "Description": "Statistical corrector counters width"}, "logSizeUp": {"Default": "6", "Type": "Unsigned", "Description": "Log size of update threshold counters tables"}, "pnb": {"Default": "4", "Type": "Unsigned", "Description": "Num variation global branch GEHL lengths"}, "lWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the first local history GEHL entries"}, "chooserConfWidth": {"Default": "7", "Type": "Unsigned", "Description": "Number of bits for the chooser counters"}, "gnb": {"Default": "4", "Type": "Unsigned", "Description": "Num global branch GEHL lengths"}, "logBwnb": {"Default": null, "Type": "Unsigned", "Description": "Log num of global backward branch GEHL entries"}, "pUpdateThresholdWidth": {"Default": "8", "Type": "Unsigned", "Description": "Number of bits for the pUpdate threshold counters"}, "initialUpdateThresholdValue": {"Default": "0", "Type": "Int", "Description": "Initial pUpdate threshold counter value"}, "logInb": {"Default": null, "Type": "Unsigned", "Description": "Log number of IMLI GEHL entries"}, "logPnb": {"Default": "9", "Type": "Unsigned", "Description": "Log number of variation global branch GEHL entries"}}, "ZeroCompressor": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "BasicIntLink": {"src_node": {"Default": null, "Type": "BasicRouter", "Description": "Router on src end"}, "weight": {"Default": "1", "Type": "Int", "Description": "used to restrict routing in shortest path analysis"}, "latency": {"Default": "1", "Type": "Cycles", "Description": "latency"}, "dst_inport": {"Default": "", "Type": "String", "Description": "Inport direction at dst router"}, "link_id": {"Default": null, "Type": "Int", "Description": "ID in relation to other links"}, "dst_node": {"Default": null, "Type": "BasicRouter", "Description": "Router on dst end"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "src_outport": {"Default": "", "Type": "String", "Description": "Outport direction at src router"}, "bandwidth_factor": {"Default": null, "Type": "Int", "Description": "generic bandwidth factor, usually in bytes"}}, "X86IntelMPBus": {"bus_type": {"Default": "", "Type": "String", "Description": "string that identify the bus type"}, "bus_id": {"Default": "0", "Type": "UInt8", "Description": "bus id assigned by the bios"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "TimingExprRef": {"index": {"Default": null, "Type": "Unsigned", "Description": "expression index"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "X86KvmCPU": {"useXSave": {"Default": "True", "Type": "Bool", "Description": "Use XSave to synchronize FPU/SIMD registers"}, "do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "alwaysSyncTC": {"Default": "False", "Type": "Bool", "Description": "Always sync thread contexts on entry/exit"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "hostFreq": {"Default": "2GHz", "Type": "Clock", "Description": "Host clock frequency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "hostFactor": {"Default": "1.0", "Type": "Float", "Description": "Cycle scale factor"}, "useCoalescedMMIO": {"Default": "False", "Type": "Bool", "Description": "Use coalesced MMIO (EXPERIMENTAL)"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "usePerfOverflow": {"Default": "False", "Type": "Bool", "Description": "Use perf event overflow counters (EXPERIMENTAL)"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "Pc": {"intrctrl": {"Default": "Parent.any", "Type": "IntrControl", "Description": "interrupt controller"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system"}}, "BaseTags": {"tag_latency": {"Default": "Parent.tag_latency", "Type": "Cycles", "Description": "The tag lookup latency for this cache"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "warmup_percentage": {"Default": "Parent.warmup_percentage", "Type": "Percent", "Description": "Percentage of tags to be touched to warm up the cache"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "sequential_access": {"Default": "Parent.sequential_access", "Type": "Bool", "Description": "Whether to access tags and data sequentially"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "entry_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Indexing entry size in bytes"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "block size in bytes"}, "size": {"Default": "Parent.size", "Type": "MemorySize", "Description": "capacity in bytes"}}, "MemChecker": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "RandomRP": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SimpleUart": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "pio_size": {"Default": "4", "Type": "Addr", "Description": "Size of address range"}, "platform": {"Default": "Parent.any", "Type": "Platform", "Description": "Platform this device is part of."}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "end_on_eot": {"Default": "False", "Type": "Bool", "Description": "End the simulation when a EOT is received on the UART"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "device": {"Default": "Parent.any", "Type": "SerialDevice", "Description": "The terminal"}, "big_endian": {"Default": "False", "Type": "Bool", "Description": "Is the device Big Endian?"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "TickedObject": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}}, "Prefetcher": {"unit_filter": {"Default": "8", "Type": "UInt32", "Description": "Number of entries in the unit filter array"}, "num_streams": {"Default": "4", "Type": "UInt32", "Description": "Number of prefetch streams to be allocated"}, "cross_page": {"Default": "False", "Type": "Bool", "Description": "True if prefetched address can be on a\n            page different from the observed address"}, "pf_per_stream": {"Default": "1", "Type": "UInt32", "Description": "Number of prefetches per stream"}, "train_misses": {"Default": "4", "Type": "UInt32", "Description": ""}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "num_startup_pfs": {"Default": "1", "Type": "UInt32", "Description": ""}, "nonunit_filter": {"Default": "8", "Type": "UInt32", "Description": "Number of entries in the non-unit filter array"}}, "GenericPciHost": {"default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "conf_device_bits": {"Default": "8", "Type": "UInt8", "Description": "Number of bits used to as an offset a devices address space"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "conf_base": {"Default": null, "Type": "Addr", "Description": "Config space base address"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "platform": {"Default": "Parent.any", "Type": "Platform", "Description": "Platform to use for interrupts"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "conf_size": {"Default": null, "Type": "Addr", "Description": "Config space base address"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pci_dma_base": {"Default": "0", "Type": "Addr", "Description": "Base address for DMA memory accesses"}, "pci_pio_base": {"Default": "0", "Type": "Addr", "Description": "Base address for PCI IO accesses"}, "pci_mem_base": {"Default": "0", "Type": "Addr", "Description": "Base address for PCI memory accesses"}}, "SnoopFilter": {"max_capacity": {"Default": "8MB", "Type": "MemorySize", "Description": "Maximum capacity of snoop filter"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System that the crossbar belongs to."}, "lookup_latency": {"Default": "1", "Type": "Cycles", "Description": "Lookup latency"}}, "IndirectMemoryPrefetcher": {"shift_values": {"Default": "[2, 3, 4, -3]", "Type": "Int", "Description": "Shift values to evaluate"}, "pt_table_assoc": {"Default": "16", "Type": "Unsigned", "Description": "Associativity of the Prefetch Table"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "ipd_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the Indirect Pattern Detector"}, "ipd_table_entries": {"Default": "4", "Type": "MemorySize", "Description": "Number of entries of the Indirect Pattern Detector"}, "pt_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the pattern table"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "prefetch_threshold": {"Default": "2", "Type": "Unsigned", "Description": "Counter threshold to start the indirect prefetching"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "pt_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the pattern table"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "addr_array_len": {"Default": "4", "Type": "Unsigned", "Description": "Number of misses tracked"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "ipd_table_assoc": {"Default": "4", "Type": "Unsigned", "Description": "Associativity of the Indirect Pattern Detector"}, "stream_counter_threshold": {"Default": "4", "Type": "Unsigned", "Description": "Counter threshold to enable the stream prefetcher"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "streaming_distance": {"Default": "4", "Type": "Unsigned", "Description": "Number of prefetches to generate when using the stream prefetcher"}, "num_indirect_counter_bits": {"Default": "3", "Type": "Unsigned", "Description": "Number of bits of the indirect counter"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "max_prefetch_distance": {"Default": "16", "Type": "Unsigned", "Description": "Maximum prefetch distance"}, "pt_table_entries": {"Default": "16", "Type": "MemorySize", "Description": "Number of entries of the Prefetch Table"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "ipd_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the Indirect Pattern Detector"}}, "PIFPrefetcher": {"latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "history_buffer_size": {"Default": "16", "Type": "Unsigned", "Description": "Entries in the history buffer"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "compactor_entries": {"Default": "2", "Type": "Unsigned", "Description": "Entries in the temp. compactor"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "index_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the index"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "index_assoc": {"Default": "64", "Type": "Unsigned", "Description": "Associativity of the index"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "prec_spatial_region_bits": {"Default": "2", "Type": "Unsigned", "Description": "Number of preceding addresses in the spatial region"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "index_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the index"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "index_entries": {"Default": "64", "Type": "MemorySize", "Description": "Number of entries in the index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "succ_spatial_region_bits": {"Default": "8", "Type": "Unsigned", "Description": "Number of subsequent addresses in the spatial region"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "stream_address_buffer_entries": {"Default": "7", "Type": "Unsigned", "Description": "Entries in the SAB"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}}, "Directory_Controller": {"clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "cluster_id": {"Default": "0", "Type": "UInt32", "Description": "Id of this controller's cluster"}, "responseFromMemory": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "forwardFromDir": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "dmaRequestToDir": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "recycle_latency": {"Default": "10", "Type": "Cycles", "Description": ""}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object parameter"}, "version": {"Default": null, "Type": "Int", "Description": ""}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "directory_latency": {"Default": "12", "Type": "Cycles", "Description": ""}, "number_of_TBEs": {"Default": "256", "Type": "Int", "Description": ""}, "to_memory_controller_latency": {"Default": "1", "Type": "Cycles", "Description": ""}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "responseFromDir": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "transitions_per_cycle": {"Default": "32", "Type": "Int", "Description": "no. of  SLICC state machine transitions per cycle"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "addr_ranges": {"Default": "[<m5.params.AddrRange object at 0x7f8f007d6210>]", "Type": "AddrRange", "Description": "Address range this controller responds to"}, "buffer_size": {"Default": "0", "Type": "UInt32", "Description": "max buffer size 0 means infinite"}, "ruby_system": {"Default": null, "Type": "RubySystem", "Description": ""}, "requestToDir": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "dmaResponseFromDir": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "directory": {"Default": null, "Type": "RubyDirectoryMemory", "Description": ""}, "mandatory_queue_latency": {"Default": "1", "Type": "Cycles", "Description": "Default latency for requests added to the mandatory queue on top-level controllers"}}, "CPack": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "TAGE_SC_L_TAGE_8KB": {"tagTableCounterBits": {"Default": "3", "Type": "Unsigned", "Description": "Number of tag table counter bits"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "tagTableUBits": {"Default": "2", "Type": "Unsigned", "Description": "Number of tag table u bits"}, "numUseAltOnNa": {"Default": "1", "Type": "Unsigned", "Description": "Number of USE_ALT_ON_NA counters"}, "tagTableTagWidths": {"Default": "[0, 9, 9, 10, 10, 11, 11, 12]", "Type": "Unsigned", "Description": "Tag size in TAGE tag tables"}, "logRatioBiModalHystEntries": {"Default": "2", "Type": "Unsigned", "Description": "Log num of prediction entries for a shared hysteresis bit for the Bimodal"}, "maxNumAlloc": {"Default": "1", "Type": "Unsigned", "Description": "Max number of TAGE entries allocted on mispredict"}, "noSkip": {"Default": "[]", "Type": "Bool", "Description": "Vector of enabled TAGE tables"}, "shortTagsTageFactor": {"Default": null, "Type": "Unsigned", "Description": "Factor for calculating the total number of short tags TAGE entries"}, "longTagsTageFactor": {"Default": null, "Type": "Unsigned", "Description": "Factor for calculating the total number of long tags TAGE entries"}, "shortTagsSize": {"Default": "8", "Type": "Unsigned", "Description": "Size of the short tags"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "histBufferSize": {"Default": "2097152", "Type": "Unsigned", "Description": "A large number to track all branch histories(2MEntries default)"}, "minHist": {"Default": "5", "Type": "Unsigned", "Description": "Minimum history size of TAGE"}, "initialTCounterValue": {"Default": "131072", "Type": "Int", "Description": "Initial value of tCounter"}, "speculativeHistUpdate": {"Default": "True", "Type": "Bool", "Description": "Use speculative update for histories"}, "nHistoryTables": {"Default": "7", "Type": "Unsigned", "Description": "Number of history tables"}, "logUResetPeriod": {"Default": "18", "Type": "Unsigned", "Description": "Log period in number of branches to reset TAGE useful counters"}, "longTagsSize": {"Default": null, "Type": "Unsigned", "Description": "Size of the long tags"}, "logTagTableSize": {"Default": null, "Type": "Unsigned", "Description": "Log size of each tag table"}, "logTagTableSizes": {"Default": "[13, 9, 9, 9, 9, 9, 9, 9]", "Type": "Int", "Description": "Log2 of TAGE table sizes"}, "maxHist": {"Default": "130", "Type": "Unsigned", "Description": "Maximum history size of TAGE"}, "truncatePathHist": {"Default": "True", "Type": "Bool", "Description": "Truncate the path history to its configured size"}, "firstLongTagTable": {"Default": null, "Type": "Unsigned", "Description": "First table with long tags"}, "instShiftAmt": {"Default": "Parent.instShiftAmt", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "useAltOnNaBits": {"Default": "4", "Type": "Unsigned", "Description": "Size of the USE_ALT_ON_NA counter(s)"}, "pathHistBits": {"Default": "16", "Type": "Unsigned", "Description": "Path history size"}}, "TaggedPrefetcher": {"max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "degree": {"Default": "2", "Type": "Int", "Description": "Number of prefetches to generate"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}}, "NetworkLink": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "link_latency": {"Default": "Parent.latency", "Type": "Cycles", "Description": "link latency"}, "virt_nets": {"Default": "Parent.number_of_virtual_networks", "Type": "Int", "Description": "number of virtual networks"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "link_id": {"Default": "Parent.link_id", "Type": "Int", "Description": "link id"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "vcs_per_vnet": {"Default": "Parent.vcs_per_vnet", "Type": "Int", "Description": "virtual channels per virtual network"}}, "SeriesRequestGenerator": {"num_series": {"Default": "1", "Type": "UInt32", "Description": "number of different address streams to generate"}, "percent_writes": {"Default": "50", "Type": "Percent", "Description": "percent of access that are writes"}, "addr_increment_size": {"Default": "64", "Type": "Int", "Description": "address increment size"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "num_cpus": {"Default": null, "Type": "Int", "Description": "num of cpus"}}, "MemTest": {"percent_uncacheable": {"Default": "10", "Type": "Percent", "Description": "Percentage uncacheable"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "percent_functional": {"Default": "50", "Type": "Percent", "Description": "Percentage functional accesses"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "max_loads": {"Default": "0", "Type": "Counter", "Description": "Number of loads to execute before exiting"}, "interval": {"Default": "1", "Type": "Cycles", "Description": "Interval between request packets"}, "percent_reads": {"Default": "65", "Type": "Percent", "Description": "Percentage reads"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this tester is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "suppress_func_warnings": {"Default": "False", "Type": "Bool", "Description": "Suppress warnings when functional accesses fail."}, "progress_interval": {"Default": "1000000", "Type": "Counter", "Description": "Progress report interval (in accesses)"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "progress_check": {"Default": "5000000", "Type": "Cycles", "Description": "Cycles before exiting due to lack of progress"}, "size": {"Default": "65536", "Type": "Unsigned", "Description": "Size of memory region to use (bytes)"}}, "VirtIODeviceBase": {"subsystem": {"Default": "0", "Type": "UInt8", "Description": "VirtIO subsystem ID"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}}, "MultiCompressor": {"compressors": {"Default": "[<m5.objects.Compressors.CPack object at 0x7f8f00440c10>, <m5.objects.Compressors.FPCD object at 0x7f8f00440d10>]", "Type": "BaseCacheCompressor", "Description": "Array of compressors"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}}, "TraceCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "sizeROB": {"Default": "40", "Type": "Unsigned", "Description": "Number of entries in the re-order buffer"}, "dataTraceFile": {"Default": "", "Type": "String", "Description": "Data dependency trace file"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "enableEarlyExit": {"Default": "False", "Type": "Bool", "Description": "Exit when any one Trace CPU completes execution"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "sizeStoreBuffer": {"Default": "16", "Type": "Unsigned", "Description": "Number of entries in the store buffer"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "freqMultiplier": {"Default": "1.0", "Type": "Float", "Description": "Multiplier scale the Trace CPU frequency up or down"}, "instTraceFile": {"Default": "", "Type": "String", "Description": "Instruction trace file"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "progressMsgInterval": {"Default": "0", "Type": "Unsigned", "Description": "Interval of committed instructions at which to print a progress msg"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "sizeLoadBuffer": {"Default": "16", "Type": "Unsigned", "Description": "Number of entries in the load buffer"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "EtherTapBase": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "bufsz": {"Default": "10000", "Type": "Int", "Description": "tap buffer size"}, "dump": {"Default": "Null", "Type": "EtherDump", "Description": "dump object"}}, "DummyChecker": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "warnOnlyOnLoadError": {"Default": "True", "Type": "Bool", "Description": "If a load result is incorrect, only print a warning and do not exit"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "updateOnError": {"Default": "False", "Type": "Bool", "Description": "Update the checker with the main CPU's state on an error"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "exitOnError": {"Default": "False", "Type": "Bool", "Description": "Exit on an error"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "Terminal": {"outfile": {"Default": "file", "Type": "TerminalDump", "Description": "Selects if and where the terminal is dumping its output"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "number": {"Default": "0", "Type": "Int", "Description": "terminal number"}, "port": {"Default": "3456", "Type": "TcpPort", "Description": "listen port"}}, "MultiperspectivePerceptron8KB": {"initial_theta": {"Default": "10", "Type": "Int", "Description": "Initial theta"}, "record_mask": {"Default": "191", "Type": "Int", "Description": "Which histories are updated with filtered branch outcomes"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "tuneonly": {"Default": "True", "Type": "Bool", "Description": "If true, only count mispredictions of low-confidence branches"}, "n_sign_bits": {"Default": "2", "Type": "Int", "Description": "Number of sign bits per magnitude"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Threshold for deciding low/high confidence"}, "block_size": {"Default": "21", "Type": "Int", "Description": "number of ghist bits in a 'block'; this is the width of an initial hash of ghist"}, "speed": {"Default": "9", "Type": "Int", "Description": "Adaptive theta learning speed"}, "tunebits": {"Default": "24", "Type": "Int", "Description": "Number of bits in misprediction counters"}, "num_local_histories": {"Default": null, "Type": "Int", "Description": "Number of local history entries"}, "decay": {"Default": "0", "Type": "Int", "Description": "Whether and how often to decay a random weight"}, "local_history_length": {"Default": "11", "Type": "Int", "Description": "Length in bits of each history entry"}, "bias0": {"Default": "-5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-zero local history"}, "bias1": {"Default": "5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-one local history"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "pcbit": {"Default": "2", "Type": "Int", "Description": "Bit from the PC to use for hashing global history"}, "hash_taken": {"Default": "False", "Type": "Bool", "Description": "Hash the taken/not taken value with a PC bit"}, "fudge": {"Default": "0.245", "Type": "Float", "Description": "Fudge factor to multiply by perceptron output"}, "pcshift": {"Default": "-10", "Type": "Int", "Description": "Shift for hashing PC"}, "initial_ghist_length": {"Default": "1", "Type": "Int", "Description": "Initial GHist length value"}, "recencypos_mask": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the recency position"}, "speculative_update": {"Default": "False", "Type": "Bool", "Description": "Use speculative update for histories"}, "hshift": {"Default": "-6", "Type": "Int", "Description": "How much to shift initial feauture hash before XORing with PC bits"}, "nbest": {"Default": "20", "Type": "Int", "Description": "Use this many of the top performing tables on a low-confidence branch"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}, "budgetbits": {"Default": null, "Type": "Int", "Description": "Hardware budget in bits"}, "biasmostly0": {"Default": "-1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-zero local history"}, "biasmostly1": {"Default": "1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-one local history"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "imli_mask1": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the first IMLI counter"}, "num_filter_entries": {"Default": null, "Type": "Int", "Description": "Number of filter entries"}, "imli_mask4": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the fourth IMLI counter"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "ignore_path_size": {"Default": "False", "Type": "Bool", "Description": "Ignore the path storage"}, "extra_rounds": {"Default": "1", "Type": "Int", "Description": "Number of extra rounds of training a single weight on a low-confidence prediction"}}, "QoSMemSinkCtrl": {"qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling"}, "response_latency": {"Default": "20ns", "Type": "Latency", "Description": "Memory response latency"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table"}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest"}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)"}, "request_latency": {"Default": "20ns", "Type": "Latency", "Description": "Memory latency between requests"}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy"}, "memory_packet_size": {"Default": "32B", "Type": "MemorySize", "Description": "Memory packet size"}}, "BasicLink": {"latency": {"Default": "1", "Type": "Cycles", "Description": "latency"}, "link_id": {"Default": null, "Type": "Int", "Description": "ID in relation to other links"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "weight": {"Default": "1", "Type": "Int", "Description": "used to restrict routing in shortest path analysis"}, "bandwidth_factor": {"Default": null, "Type": "Int", "Description": "generic bandwidth factor, usually in bytes"}}, "X86ACPISysDescTable": {"creator_revision": {"Default": "0", "Type": "UInt32", "Description": "revision number for the creator of the table"}, "oem_table_id": {"Default": "", "Type": "String", "Description": "oem table ID"}, "creator_id": {"Default": "", "Type": "String", "Description": "string identifying the generator of the table"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "oem_id": {"Default": "", "Type": "String", "Description": "string identifying the oem"}, "oem_revision": {"Default": "0", "Type": "UInt32", "Description": "oem revision number for the table"}}, "SkewedAssociative": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "entry_size": {"Default": "Parent.entry_size", "Type": "Int", "Description": "entry size in bytes"}, "assoc": {"Default": "Parent.assoc", "Type": "Int", "Description": "associativity"}, "size": {"Default": "Parent.size", "Type": "MemorySize", "Description": "capacity in bytes"}}, "GarnetIntLink": {"src_outport": {"Default": "", "Type": "String", "Description": "Outport direction at src router"}, "weight": {"Default": "1", "Type": "Int", "Description": "used to restrict routing in shortest path analysis"}, "src_node": {"Default": null, "Type": "BasicRouter", "Description": "Router on src end"}, "network_link": {"Default": "NetworkLink", "Type": "NetworkLink", "Description": "forward link"}, "dst_inport": {"Default": "", "Type": "String", "Description": "Inport direction at dst router"}, "link_id": {"Default": null, "Type": "Int", "Description": "ID in relation to other links"}, "dst_node": {"Default": null, "Type": "BasicRouter", "Description": "Router on dst end"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "credit_link": {"Default": "CreditLink", "Type": "CreditLink", "Description": "backward flow-control link"}, "latency": {"Default": "1", "Type": "Cycles", "Description": "latency"}, "bandwidth_factor": {"Default": null, "Type": "Int", "Description": "generic bandwidth factor, usually in bytes"}}, "VirtIOConsole": {"subsystem": {"Default": "0", "Type": "UInt8", "Description": "VirtIO subsystem ID"}, "qTransSize": {"Default": "16", "Type": "Unsigned", "Description": "Transmit queue size (descriptors)"}, "qRecvSize": {"Default": "16", "Type": "Unsigned", "Description": "Receive queue size (descriptors)"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "device": {"Default": null, "Type": "SerialDevice", "Description": "Serial device attached to this device"}}, "TrafficGen": {"max_outstanding_reqs": {"Default": "0", "Type": "Int", "Description": "Maximum number of outstanding requests"}, "config_file": {"Default": null, "Type": "String", "Description": "Configuration file describing the behaviour"}, "stream_gen": {"Default": "none", "Type": "StreamGenType", "Description": "Generator for adding Stream and/or Substream ID's to requests"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "sids": {"Default": "[]", "Type": "Unsigned", "Description": "StreamIDs to use"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this generator is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "ssids": {"Default": "[]", "Type": "Unsigned", "Description": "SubstreamIDs to use"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "progress_check": {"Default": "1ms", "Type": "Latency", "Description": "Time before exiting due to lack of progress"}, "elastic_req": {"Default": "False", "Type": "Bool", "Description": "Slow down requests in case of backpressure"}}, "Base64Delta8": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "BRRIPRP": {"hit_priority": {"Default": "False", "Type": "Bool", "Description": "Prioritize evicting blocks that havent had a hit recently"}, "num_bits": {"Default": "2", "Type": "Int", "Description": "Number of bits per RRPV"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "btp": {"Default": "3", "Type": "Percent", "Description": "Percentage of blocks to be inserted with long RRPV"}}, "StridePrefetcher": {"replacement_policy": {"Default": "RandomRP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy"}, "max_prefetch_requests_with_pending_translation": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches that have a missing translation"}, "queue_squash": {"Default": "True", "Type": "Bool", "Description": "Squash queued prefetch on demand access"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "tag_prefetch": {"Default": "True", "Type": "Bool", "Description": "Tag prefetch with PC of generating access"}, "cache_snoop": {"Default": "False", "Type": "Bool", "Description": "Snoop cache to eliminate redundant request"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "use_master_id": {"Default": "True", "Type": "Bool", "Description": "Use master id based history"}, "degree": {"Default": "4", "Type": "Int", "Description": "Number of prefetches to generate"}, "max_conf": {"Default": "7", "Type": "Int", "Description": "Maximum confidence level"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "queue_filter": {"Default": "True", "Type": "Bool", "Description": "Don't queue redundant prefetches"}, "start_conf": {"Default": "4", "Type": "Int", "Description": "Starting confidence for new entries"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "throttle_control_percentage": {"Default": "0", "Type": "Percent", "Description": "Percentage of requests         that can be throttled depending on the accuracy of the prefetcher."}, "latency": {"Default": "1", "Type": "Int", "Description": "Latency for generated prefetches"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "queue_size": {"Default": "32", "Type": "Int", "Description": "Maximum number of queued prefetches"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "table_assoc": {"Default": "4", "Type": "Int", "Description": "Associativity of PC lookup table"}, "table_sets": {"Default": "16", "Type": "Int", "Description": "Number of sets in PC lookup table"}, "min_conf": {"Default": "0", "Type": "Int", "Description": "Minimum confidence level"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "thresh_conf": {"Default": "4", "Type": "Int", "Description": "Threshold confidence level"}}, "BasePrefetcher": {"use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}}, "TlmToGem5Bridge64": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system"}}, "SimpleMemory": {"latency": {"Default": "30ns", "Type": "Latency", "Description": "Request to response latency"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest"}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "latency_var": {"Default": "0ns", "Type": "Latency", "Description": "Request to response latency variance"}, "bandwidth": {"Default": "12.8GB/s", "Type": "MemoryBandwidth", "Description": "Combined read and write bandwidth"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero"}}, "DistEtherLink": {"dump": {"Default": "Null", "Type": "EtherDump", "Description": "dump object"}, "server_name": {"Default": "localhost", "Type": "String", "Description": "Message server name"}, "speed": {"Default": "1Gbps", "Type": "NetworkBandwidth", "Description": "link speed"}, "sync_start": {"Default": "5200000000000t", "Type": "Latency", "Description": "first dist sync barrier"}, "is_switch": {"Default": "False", "Type": "Bool", "Description": "true if this a link in etherswitch"}, "num_nodes": {"Default": "2", "Type": "UInt32", "Description": "Number of simulate nodes"}, "delay": {"Default": "0us", "Type": "Latency", "Description": "packet transmit delay"}, "dist_sync_on_pseudo_op": {"Default": "False", "Type": "Bool", "Description": "Start sync with pseudo_op"}, "delay_var": {"Default": "0ns", "Type": "Latency", "Description": "packet transmit delay variability"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dist_size": {"Default": "1", "Type": "UInt32", "Description": "Number of gem5 processes (dist run)"}, "server_port": {"Default": "2200", "Type": "UInt32", "Description": "Message server port"}, "dist_rank": {"Default": "0", "Type": "UInt32", "Description": "Rank of this gem5 process (dist run)"}, "sync_repeat": {"Default": "10us", "Type": "Latency", "Description": "dist sync barrier repeat"}}, "BloomFilterBase": {"threshold": {"Default": "1", "Type": "Int", "Description": "Value at which an entry is considered as set"}, "num_bits": {"Default": "1", "Type": "Int", "Description": "Number of bits in a filter entry"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "offset_bits": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits in a cache line offset"}, "size": {"Default": "4096", "Type": "Int", "Description": "Number of entries in the filter"}}, "X86IntelMPExtConfigEntry": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "PciVirtIO": {"VendorID": {"Default": null, "Type": "UInt16", "Description": "Vendor ID"}, "MSIXMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI-X Message Control"}, "HeaderType": {"Default": "0", "Type": "UInt8", "Description": "PCI Header Type"}, "PMCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "InterruptPin": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Pin"}, "MSIXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "PXCAPLinkCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Control"}, "Revision": {"Default": "0", "Type": "UInt8", "Description": "Device"}, "LegacyIOBase": {"Default": "0", "Type": "Addr", "Description": "Base Address for Legacy IO"}, "pio_latency": {"Default": "30ns", "Type": "Latency", "Description": "Programmed IO latency"}, "PXCAPLinkCap": {"Default": "0", "Type": "UInt32", "Description": "PCIe Link Capabilities"}, "CapabilityPtr": {"Default": "0", "Type": "UInt8", "Description": "Capability List Pointer offset"}, "MSIXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSIXCAP in PCI Config space"}, "PXCAPDevCapabilities": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities"}, "MSIXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifices this the MSI-X Capability"}, "BAR3Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 3 Size"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "PXCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCIe Capabilities"}, "SubsystemID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem ID"}, "PXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the PCIe Capability"}, "BAR4": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 4"}, "BAR1": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 1"}, "BAR0": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 0"}, "BAR3": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 3"}, "BAR2": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 2"}, "BAR5": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 5"}, "PXCAPDevStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Status"}, "BAR2Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 2 Size"}, "MSICAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "ExpansionROM": {"Default": "0", "Type": "UInt32", "Description": "Expansion ROM Base Address"}, "MSICAPMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Control"}, "BAR5Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 5 Size"}, "CardbusCIS": {"Default": "0", "Type": "UInt32", "Description": "Cardbus Card Information Structure"}, "MSIXPbaOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X PBA Offset and PBA BIR"}, "MSICAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSICAP in PCI Config space"}, "MaximumLatency": {"Default": "0", "Type": "UInt8", "Description": "Maximum Latency"}, "ssid": {"Default": "0", "Type": "Unsigned", "Description": "Substream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "BAR2LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR2 is hardwired legacy IO"}, "LatencyTimer": {"Default": "0", "Type": "UInt8", "Description": "PCI Latency Timer"}, "BAR4LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR4 is hardwired legacy IO"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "PXCAPLinkStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Status"}, "PXCAPDevCap2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities 2"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "PXCAPDevCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Control"}, "MSICAPMaskBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Interrupt Mask Bits"}, "host": {"Default": "Parent.any", "Type": "PciHost", "Description": "PCI host"}, "Command": {"Default": "0", "Type": "UInt16", "Description": "Command"}, "SubClassCode": {"Default": "0", "Type": "UInt8", "Description": "Sub-Class Code"}, "pci_func": {"Default": null, "Type": "Int", "Description": "PCI function code"}, "BAR5LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR5 is hardwired legacy IO"}, "MSICAPMsgData": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Data"}, "BIST": {"Default": "0", "Type": "UInt8", "Description": "Built In Self Test"}, "PMCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Capabilities Register"}, "pci_bus": {"Default": null, "Type": "Int", "Description": "PCI bus"}, "InterruptLine": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Line"}, "vio": {"Default": "VirtIODummyDevice", "Type": "VirtIODeviceBase", "Description": "VirtIO device"}, "MSICAPMsgAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Address"}, "BAR3LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR3 is hardwired legacy IO"}, "MinimumGrant": {"Default": "0", "Type": "UInt8", "Description": "Minimum Grant"}, "Status": {"Default": "0", "Type": "UInt16", "Description": "Status"}, "BAR0Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 0 Size"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "PXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "PXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PXCAP in PCI Config space"}, "DeviceID": {"Default": null, "Type": "UInt16", "Description": "Device ID"}, "BAR4Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 4 Size"}, "PMCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the Power Management capability"}, "config_latency": {"Default": "20ns", "Type": "Latency", "Description": "Config read or write latency"}, "BAR1Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 1 Size"}, "pci_dev": {"Default": null, "Type": "Int", "Description": "PCI device number"}, "PMCAPCtrlStatus": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Control and Status"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "SubsystemVendorID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem Vendor ID"}, "PMCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PMCAP in PCI Config space"}, "sid": {"Default": "0", "Type": "Unsigned", "Description": "Stream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "PXCAPDevCtrl2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Control 2"}, "MSICAPPendingBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Pending Bits"}, "MSIXTableOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X Table Offset and Table BIR"}, "MSICAPMsgUpperAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Upper Address"}, "MSICAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the MSI Capability"}, "BAR0LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR0 is hardwired legacy IO"}, "ProgIF": {"Default": "0", "Type": "UInt8", "Description": "Programming Interface"}, "BAR1LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR1 is hardwired legacy IO"}, "CacheLineSize": {"Default": "0", "Type": "UInt8", "Description": "System Cacheline Size"}, "ClassCode": {"Default": "0", "Type": "UInt8", "Description": "Class Code"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}}, "BaseKvmCPU": {"pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "alwaysSyncTC": {"Default": "False", "Type": "Bool", "Description": "Always sync thread contexts on entry/exit"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "hostFreq": {"Default": "2GHz", "Type": "Clock", "Description": "Host clock frequency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "hostFactor": {"Default": "1.0", "Type": "Float", "Description": "Cycle scale factor"}, "useCoalescedMMIO": {"Default": "False", "Type": "Bool", "Description": "Use coalesced MMIO (EXPERIMENTAL)"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "usePerfOverflow": {"Default": "False", "Type": "Bool", "Description": "Use perf event overflow counters (EXPERIMENTAL)"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "X86IntelMPCompatAddrSpaceMod": {"range_list": {"Default": "ISACompatible", "Type": "X86IntelMPRangeList", "Description": "which predefined range of addresses to use"}, "add": {"Default": "False", "Type": "Bool", "Description": "if the range should be added to the original mapping"}, "bus_id": {"Default": "0", "Type": "UInt8", "Description": "id of the bus being described"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "DerivO3CPU": {"SQEntries": {"Default": "32", "Type": "Unsigned", "Description": "Number of store queue entries"}, "smtLSQThreshold": {"Default": "100", "Type": "Int", "Description": "SMT LSQ Threshold Sharing Parameter"}, "fetchTrapLatency": {"Default": "1", "Type": "Cycles", "Description": "Fetch trap latency"}, "iewToRenameDelay": {"Default": "1", "Type": "Cycles", "Description": "Issue/Execute/Writeback to rename delay"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "fetchWidth": {"Default": "8", "Type": "Unsigned", "Description": "Fetch width"}, "smtFetchPolicy": {"Default": "SingleThread", "Type": "FetchPolicy", "Description": "SMT Fetch policy"}, "fetchToDecodeDelay": {"Default": "1", "Type": "Cycles", "Description": "Fetch to decode delay"}, "renameToDecodeDelay": {"Default": "1", "Type": "Cycles", "Description": "Rename to decode delay"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "commitToFetchDelay": {"Default": "1", "Type": "Cycles", "Description": "Commit to fetch delay"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "decodeWidth": {"Default": "8", "Type": "Unsigned", "Description": "Decode width"}, "needsTSO": {"Default": "True", "Type": "Bool", "Description": "Enable TSO Memory model"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "smtIQThreshold": {"Default": "100", "Type": "Int", "Description": "SMT IQ Threshold Sharing Parameter"}, "SSITSize": {"Default": "1024", "Type": "Unsigned", "Description": "Store set ID table size"}, "activity": {"Default": "0", "Type": "Unsigned", "Description": "Initial count"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}, "decodeToFetchDelay": {"Default": "1", "Type": "Cycles", "Description": "Decode to fetch delay"}, "renameWidth": {"Default": "8", "Type": "Unsigned", "Description": "Rename width"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "squashWidth": {"Default": "8", "Type": "Unsigned", "Description": "Squash width"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "backComSize": {"Default": "5", "Type": "Unsigned", "Description": "Time buffer size for backwards communication"}, "decodeToRenameDelay": {"Default": "1", "Type": "Cycles", "Description": "Decode to rename delay"}, "store_set_clear_period": {"Default": "250000", "Type": "Unsigned", "Description": "Number of load/store insts before the dep predictor should be invalidated"}, "numPhysIntRegs": {"Default": "256", "Type": "Unsigned", "Description": "Number of physical integer registers"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "fuPool": {"Default": "DefaultFUPool", "Type": "FUPool", "Description": "Functional Unit pool"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "renameToFetchDelay": {"Default": "1", "Type": "Cycles", "Description": "Rename to fetch delay"}, "numRobs": {"Default": "1", "Type": "Unsigned", "Description": "Number of Reorder Buffers"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "smtLSQPolicy": {"Default": "Partitioned", "Type": "SMTQueuePolicy", "Description": "SMT LSQ Sharing Policy"}, "fetchBufferSize": {"Default": "64", "Type": "Unsigned", "Description": "Fetch buffer size in bytes"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "cacheStorePorts": {"Default": "200", "Type": "Unsigned", "Description": "Cache Ports. Constrains stores only."}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "smtROBThreshold": {"Default": "100", "Type": "Int", "Description": "SMT ROB Threshold Sharing Parameter"}, "numIQEntries": {"Default": "64", "Type": "Unsigned", "Description": "Number of instruction queue entries"}, "branchPred": {"Default": "TournamentBP", "Type": "BranchPredictor", "Description": "Branch Predictor"}, "LFSTSize": {"Default": "1024", "Type": "Unsigned", "Description": "Last fetched store table size"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "renameToIEWDelay": {"Default": "2", "Type": "Cycles", "Description": "Rename to Issue/Execute/Writeback delay"}, "iewToFetchDelay": {"Default": "1", "Type": "Cycles", "Description": "Issue/Execute/Writeback to fetch delay"}, "do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "dispatchWidth": {"Default": "8", "Type": "Unsigned", "Description": "Dispatch width"}, "commitToDecodeDelay": {"Default": "1", "Type": "Cycles", "Description": "Commit to decode delay"}, "smtIQPolicy": {"Default": "Partitioned", "Type": "SMTQueuePolicy", "Description": "SMT IQ Sharing Policy"}, "issueWidth": {"Default": "8", "Type": "Unsigned", "Description": "Issue width"}, "LSQCheckLoads": {"Default": "True", "Type": "Bool", "Description": "Should dependency violations be checked for loads & stores or just stores"}, "commitToRenameDelay": {"Default": "1", "Type": "Cycles", "Description": "Commit to rename delay"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "numPhysFloatRegs": {"Default": "256", "Type": "Unsigned", "Description": "Number of physical floating point registers"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "wbWidth": {"Default": "8", "Type": "Unsigned", "Description": "Writeback width"}, "numPhysVecRegs": {"Default": "256", "Type": "Unsigned", "Description": "Number of physical vector registers"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "numPhysVecPredRegs": {"Default": "32", "Type": "Unsigned", "Description": "Number of physical predicate registers"}, "cacheLoadPorts": {"Default": "200", "Type": "Unsigned", "Description": "Cache Ports. Constrains loads only."}, "smtCommitPolicy": {"Default": "RoundRobin", "Type": "CommitPolicy", "Description": "SMT Commit Policy"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "issueToExecuteDelay": {"Default": "1", "Type": "Cycles", "Description": "Issue to execute delay (internal to the IEW stage)"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "numROBEntries": {"Default": "192", "Type": "Unsigned", "Description": "Number of reorder buffer entries"}, "forwardComSize": {"Default": "5", "Type": "Unsigned", "Description": "Time buffer size for forward communication"}, "fetchQueueSize": {"Default": "32", "Type": "Unsigned", "Description": "Fetch queue size in micro-ops per-thread"}, "iewToCommitDelay": {"Default": "1", "Type": "Cycles", "Description": "Issue/Execute/Writeback to commit delay"}, "smtNumFetchingThreads": {"Default": "1", "Type": "Unsigned", "Description": "SMT Number of Fetching Threads"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "renameToROBDelay": {"Default": "1", "Type": "Cycles", "Description": "Rename to reorder buffer delay"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "commitToIEWDelay": {"Default": "1", "Type": "Cycles", "Description": "Commit to Issue/Execute/Writeback delay"}, "commitWidth": {"Default": "8", "Type": "Unsigned", "Description": "Commit width"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "LSQDepCheckShift": {"Default": "4", "Type": "Unsigned", "Description": "Number of places to shift addr before check"}, "trapLatency": {"Default": "13", "Type": "Cycles", "Description": "Trap latency"}, "iewToDecodeDelay": {"Default": "1", "Type": "Cycles", "Description": "Issue/Execute/Writeback to decode delay"}, "numPhysCCRegs": {"Default": "Self.numPhysIntRegs", "Type": "Unsigned", "Description": "Number of physical cc registers"}, "smtROBPolicy": {"Default": "Partitioned", "Type": "SMTQueuePolicy", "Description": "SMT ROB Sharing Policy"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "LQEntries": {"Default": "32", "Type": "Unsigned", "Description": "Number of load queue entries"}}, "ExternalMaster": {"system": {"Default": "Parent.any", "Type": "System", "Description": "System this external port belongs to"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "port_type": {"Default": "stub", "Type": "String", "Description": "Registered external port handler to pass this port to in instantiation"}, "port_data": {"Default": "stub", "Type": "String", "Description": "A string to pass to the port handler (in a format specific to the handler) to describe how the port should be bound/bindable/discoverable"}}, "FIFORP": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "AccessMapPatternMatching": {"limit_stride": {"Default": "0", "Type": "Unsigned", "Description": "Limit the strides checked up to -X/X, if 0, disable the limit"}, "start_degree": {"Default": "4", "Type": "Unsigned", "Description": "Initial degree (Maximum number of prefetches generated"}, "access_map_table_indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy of the access map table"}, "access_map_table_replacement_policy": {"Default": "LRURP", "Type": "BaseReplacementPolicy", "Description": "Replacement policy of the access map table"}, "hot_zone_size": {"Default": "2kB", "Type": "MemorySize", "Description": "Memory covered by a hot zone"}, "block_size": {"Default": "Parent.block_size", "Type": "Unsigned", "Description": "Cacheline size used by the prefetcher using this object"}, "high_accuracy_threshold": {"Default": "0.5", "Type": "Float", "Description": "A prefetch accuracy factor bigger than this is considered high"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "access_map_table_assoc": {"Default": "8", "Type": "Unsigned", "Description": "Associativity of the access map table"}, "epoch_cycles": {"Default": "256000", "Type": "Cycles", "Description": "Cycles in an epoch period"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "offchip_memory_latency": {"Default": "30ns", "Type": "Latency", "Description": "Memory latency used to compute the required memory bandwidth"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "low_cache_hit_threshold": {"Default": "0.75", "Type": "Float", "Description": "A cache hit ratio smaller than this is considered low"}, "low_accuracy_threshold": {"Default": "0.25", "Type": "Float", "Description": "A prefetch accuracy factor smaller than this is considered low"}, "access_map_table_entries": {"Default": "256", "Type": "MemorySize", "Description": "Number of entries in the access map table"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "low_coverage_threshold": {"Default": "0.125", "Type": "Float", "Description": "A prefetch coverage factor smaller than this is considered low"}, "high_cache_hit_threshold": {"Default": "0.875", "Type": "Float", "Description": "A cache hit ratio bigger than this is considered high"}, "high_coverage_threshold": {"Default": "0.25", "Type": "Float", "Description": "A prefetch coverage factor bigger than this is considered high"}}, "RubySystem": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "all_instructions": {"Default": "False", "Type": "Bool", "Description": ""}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "hot_lines": {"Default": "False", "Type": "Bool", "Description": ""}, "memory_size_bits": {"Default": "64", "Type": "UInt32", "Description": "number of bits that a memory address requires"}, "access_backing_store": {"Default": "False", "Type": "Bool", "Description": "Use phys_mem as the functional         store and only use ruby for timing."}, "block_size_bytes": {"Default": "64", "Type": "UInt32", "Description": "default cache block size; must be a power of two"}, "randomization": {"Default": "False", "Type": "Bool", "Description": "insert random delays on message enqueue times (if True, all message          buffers are enforced to have randomization; otherwise, a message          buffer set its own flag to enable/disable randomization)"}, "num_of_sequencers": {"Default": null, "Type": "Int", "Description": ""}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "phys_mem": {"Default": "Null", "Type": "SimpleMemory", "Description": ""}, "number_of_virtual_networks": {"Default": null, "Type": "Unsigned", "Description": ""}}, "EtherDevBase": {"VendorID": {"Default": null, "Type": "UInt16", "Description": "Vendor ID"}, "MSIXMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI-X Message Control"}, "HeaderType": {"Default": "0", "Type": "UInt8", "Description": "PCI Header Type"}, "PMCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "intr_delay": {"Default": "10us", "Type": "Latency", "Description": "Interrupt propagation delay"}, "MSIXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "PXCAPLinkCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Control"}, "Revision": {"Default": "0", "Type": "UInt8", "Description": "Device"}, "hardware_address": {"Default": "<function NextEthernetAddr at 0x7f8f007d0398>", "Type": "EthernetAddr", "Description": "Ethernet Hardware Address"}, "rx_delay": {"Default": "1us", "Type": "Latency", "Description": "Receive Delay"}, "pio_latency": {"Default": "30ns", "Type": "Latency", "Description": "Programmed IO latency"}, "PXCAPLinkCap": {"Default": "0", "Type": "UInt32", "Description": "PCIe Link Capabilities"}, "CapabilityPtr": {"Default": "0", "Type": "UInt8", "Description": "Capability List Pointer offset"}, "MSIXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSIXCAP in PCI Config space"}, "PXCAPDevCapabilities": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities"}, "MSIXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifices this the MSI-X Capability"}, "BAR3Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 3 Size"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "PXCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCIe Capabilities"}, "tx_thread": {"Default": "False", "Type": "Bool", "Description": "dedicated kernel threads for receive"}, "SubsystemID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem ID"}, "PXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the PCIe Capability"}, "PXCAPDevStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Status"}, "BAR1": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 1"}, "BAR0": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 0"}, "BAR3": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 3"}, "BAR2": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 2"}, "BAR5": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 5"}, "BAR4": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 4"}, "BAR2Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 2 Size"}, "MSICAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "ExpansionROM": {"Default": "0", "Type": "UInt32", "Description": "Expansion ROM Base Address"}, "MSICAPMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Control"}, "BAR5Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 5 Size"}, "Command": {"Default": "0", "Type": "UInt16", "Description": "Command"}, "CardbusCIS": {"Default": "0", "Type": "UInt32", "Description": "Cardbus Card Information Structure"}, "MSIXPbaOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X PBA Offset and PBA BIR"}, "rx_thread": {"Default": "False", "Type": "Bool", "Description": "dedicated kernel thread for transmit"}, "MSICAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSICAP in PCI Config space"}, "MaximumLatency": {"Default": "0", "Type": "UInt8", "Description": "Maximum Latency"}, "ssid": {"Default": "0", "Type": "Unsigned", "Description": "Substream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "BAR2LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR2 is hardwired legacy IO"}, "rx_filter": {"Default": "True", "Type": "Bool", "Description": "Enable Receive Filter"}, "LatencyTimer": {"Default": "0", "Type": "UInt8", "Description": "PCI Latency Timer"}, "BAR4LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR4 is hardwired legacy IO"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "PXCAPLinkStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Status"}, "PXCAPDevCap2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities 2"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "LegacyIOBase": {"Default": "0", "Type": "Addr", "Description": "Base Address for Legacy IO"}, "PXCAPDevCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Control"}, "MSICAPMaskBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Interrupt Mask Bits"}, "InterruptPin": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Pin"}, "PMCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Capabilities Register"}, "SubClassCode": {"Default": "0", "Type": "UInt8", "Description": "Sub-Class Code"}, "pci_func": {"Default": null, "Type": "Int", "Description": "PCI function code"}, "BAR5LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR5 is hardwired legacy IO"}, "MSICAPMsgData": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Data"}, "BIST": {"Default": "0", "Type": "UInt8", "Description": "Built In Self Test"}, "host": {"Default": "Parent.any", "Type": "PciHost", "Description": "PCI host"}, "PXCAPDevCtrl2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Control 2"}, "tx_delay": {"Default": "1us", "Type": "Latency", "Description": "Transmit Delay"}, "InterruptLine": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Line"}, "MSICAPMsgAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Address"}, "BAR3LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR3 is hardwired legacy IO"}, "MinimumGrant": {"Default": "0", "Type": "UInt8", "Description": "Minimum Grant"}, "Status": {"Default": "0", "Type": "UInt16", "Description": "Status"}, "BAR0Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 0 Size"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "PXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "tx_fifo_size": {"Default": "512kB", "Type": "MemorySize", "Description": "max size of tx fifo"}, "PXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PXCAP in PCI Config space"}, "DeviceID": {"Default": null, "Type": "UInt16", "Description": "Device ID"}, "BAR4Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 4 Size"}, "rss": {"Default": "False", "Type": "Bool", "Description": "Receive Side Scaling"}, "PMCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the Power Management capability"}, "dma_read_delay": {"Default": "0us", "Type": "Latency", "Description": "fixed delay for dma reads"}, "dma_read_factor": {"Default": "0us", "Type": "Latency", "Description": "multiplier for dma reads"}, "config_latency": {"Default": "20ns", "Type": "Latency", "Description": "Config read or write latency"}, "BAR1Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 1 Size"}, "dma_write_factor": {"Default": "0us", "Type": "Latency", "Description": "multiplier for dma writes"}, "pci_dev": {"Default": null, "Type": "Int", "Description": "PCI device number"}, "PMCAPCtrlStatus": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Control and Status"}, "dma_write_delay": {"Default": "0us", "Type": "Latency", "Description": "fixed delay for dma writes"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "SubsystemVendorID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem Vendor ID"}, "PMCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PMCAP in PCI Config space"}, "sid": {"Default": "0", "Type": "Unsigned", "Description": "Stream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "MSICAPPendingBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Pending Bits"}, "MSIXTableOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X Table Offset and Table BIR"}, "MSICAPMsgUpperAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Upper Address"}, "MSICAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the MSI Capability"}, "BAR0LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR0 is hardwired legacy IO"}, "ProgIF": {"Default": "0", "Type": "UInt8", "Description": "Programming Interface"}, "BAR1LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR1 is hardwired legacy IO"}, "CacheLineSize": {"Default": "0", "Type": "UInt8", "Description": "System Cacheline Size"}, "ClassCode": {"Default": "0", "Type": "UInt8", "Description": "Class Code"}, "pci_bus": {"Default": null, "Type": "Int", "Description": "PCI bus"}, "rx_fifo_size": {"Default": "512kB", "Type": "MemorySize", "Description": "max size of rx fifo"}}, "NativeTrace": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "SimpleExtLink": {"latency": {"Default": "1", "Type": "Cycles", "Description": "latency"}, "weight": {"Default": "1", "Type": "Int", "Description": "used to restrict routing in shortest path analysis"}, "ext_node": {"Default": null, "Type": "RubyController", "Description": "External node"}, "link_id": {"Default": null, "Type": "Int", "Description": "ID in relation to other links"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "int_node": {"Default": null, "Type": "BasicRouter", "Description": "ID of internal node"}, "bandwidth_factor": {"Default": null, "Type": "Int", "Description": "generic bandwidth factor, usually in bytes"}}, "MultiperspectivePerceptronTAGE64KB": {"initial_theta": {"Default": "10", "Type": "Int", "Description": "Initial theta"}, "record_mask": {"Default": "191", "Type": "Int", "Description": "Which histories are updated with filtered branch outcomes"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "tuneonly": {"Default": "True", "Type": "Bool", "Description": "If true, only count mispredictions of low-confidence branches"}, "n_sign_bits": {"Default": "2", "Type": "Int", "Description": "Number of sign bits per magnitude"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Threshold for deciding low/high confidence"}, "block_size": {"Default": "21", "Type": "Int", "Description": "number of ghist bits in a 'block'; this is the width of an initial hash of ghist"}, "speed": {"Default": "9", "Type": "Int", "Description": "Adaptive theta learning speed"}, "tunebits": {"Default": "24", "Type": "Int", "Description": "Number of bits in misprediction counters"}, "pcshift": {"Default": "-10", "Type": "Int", "Description": "Shift for hashing PC"}, "decay": {"Default": "0", "Type": "Int", "Description": "Whether and how often to decay a random weight"}, "statistical_corrector": {"Default": null, "Type": "StatisticalCorrector", "Description": "Statistical Corrector"}, "local_history_length": {"Default": "11", "Type": "Int", "Description": "Length in bits of each history entry"}, "bias0": {"Default": "-5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-zero local history"}, "bias1": {"Default": "5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-one local history"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "pcbit": {"Default": "2", "Type": "Int", "Description": "Bit from the PC to use for hashing global history"}, "hash_taken": {"Default": "False", "Type": "Bool", "Description": "Hash the taken/not taken value with a PC bit"}, "fudge": {"Default": "0.245", "Type": "Float", "Description": "Fudge factor to multiply by perceptron output"}, "loop_predictor": {"Default": null, "Type": "LoopPredictor", "Description": "Loop predictor"}, "num_local_histories": {"Default": null, "Type": "Int", "Description": "Number of local history entries"}, "initial_ghist_length": {"Default": "1", "Type": "Int", "Description": "Initial GHist length value"}, "recencypos_mask": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the recency position"}, "tage": {"Default": null, "Type": "TAGEBase", "Description": "Tage object"}, "speculative_update": {"Default": "False", "Type": "Bool", "Description": "Use speculative update for histories"}, "hshift": {"Default": "-6", "Type": "Int", "Description": "How much to shift initial feauture hash before XORing with PC bits"}, "nbest": {"Default": "20", "Type": "Int", "Description": "Use this many of the top performing tables on a low-confidence branch"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}, "budgetbits": {"Default": null, "Type": "Int", "Description": "Hardware budget in bits"}, "biasmostly0": {"Default": "-1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-zero local history"}, "biasmostly1": {"Default": "1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-one local history"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "imli_mask1": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the first IMLI counter"}, "num_filter_entries": {"Default": null, "Type": "Int", "Description": "Number of filter entries"}, "imli_mask4": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the fourth IMLI counter"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "ignore_path_size": {"Default": "False", "Type": "Bool", "Description": "Ignore the path storage"}, "extra_rounds": {"Default": "1", "Type": "Int", "Description": "Number of extra rounds of training a single weight on a low-confidence prediction"}}, "SubSystem": {"thermal_domain": {"Default": "Null", "Type": "ThermalDomain", "Description": "Thermal domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "X86IntelMPProcessor": {"feature_flags": {"Default": "0", "Type": "UInt32", "Description": "flags returned by the CPUID instruction"}, "local_apic_version": {"Default": "0", "Type": "UInt8", "Description": "bits 0-7 of the local APIC version register"}, "family": {"Default": "0", "Type": "UInt8", "Description": "Processor family"}, "bootstrap": {"Default": "False", "Type": "Bool", "Description": "if this is the bootstrap processor"}, "enable": {"Default": "True", "Type": "Bool", "Description": "if this processor is usable"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "stepping": {"Default": "0", "Type": "UInt8", "Description": "Processor stepping"}, "model": {"Default": "0", "Type": "UInt8", "Description": "Processor model"}, "local_apic_id": {"Default": "0", "Type": "UInt8", "Description": "local APIC id"}}, "AtomicSimpleCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "simulate_data_stalls": {"Default": "False", "Type": "Bool", "Description": "Simulate dcache stall cycles"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "width": {"Default": "1", "Type": "Int", "Description": "CPU width"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "simulate_inst_stalls": {"Default": "False", "Type": "Bool", "Description": "Simulate icache stall cycles"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "branchPred": {"Default": "Null", "Type": "BranchPredictor", "Description": "Branch Predictor"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "PS2TouchKit": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "vnc": {"Default": "Parent.any", "Type": "VncInput", "Description": "VNC server providing mouse input"}}, "MPP_StatisticalCorrector_64KB": {"updateThresholdWidth": {"Default": "12", "Type": "Unsigned", "Description": "Number of bits for the update threshold counter"}, "iWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the IMLI history GEHL entries"}, "im": {"Default": "[8]", "Type": "Int", "Description": "IMLI history GEHL lengths"}, "numEntriesThirdLocalHistories": {"Default": "16", "Type": "Unsigned", "Description": "Number of entries for second local histories"}, "logLnb": {"Default": null, "Type": "Unsigned", "Description": "Log number of first local history GEHL entries"}, "numEntriesSecondLocalHistories": {"Default": "16", "Type": "Unsigned", "Description": "Number of entries for second local histories"}, "gm": {"Default": "[27, 22, 17, 14]", "Type": "Int", "Description": "Global branch GEHL lengths"}, "inb": {"Default": "1", "Type": "Unsigned", "Description": "Num IMLI GEHL lenghts"}, "lnb": {"Default": null, "Type": "Unsigned", "Description": "Num first local history GEHL lenghts"}, "numEntriesFirstLocalHistories": {"Default": null, "Type": "Unsigned", "Description": "Number of entries for first local histories"}, "bwWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the global backward branch GEHL entries"}, "logBias": {"Default": null, "Type": "Unsigned", "Description": "Log size of Bias tables"}, "lm": {"Default": null, "Type": "Int", "Description": "First local history GEHL lengths"}, "bwm": {"Default": null, "Type": "Int", "Description": "Global backward branch GEHL lengths"}, "logTnb": {"Default": "9", "Type": "Unsigned", "Description": "Log number of third local history GEHL entries"}, "bwnb": {"Default": null, "Type": "Unsigned", "Description": "Num global backward branch GEHL lengths"}, "tm": {"Default": "[22, 17, 14]", "Type": "Int", "Description": "Third local history GEHL lengths"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "logGnb": {"Default": "10", "Type": "Unsigned", "Description": "Log number of global branch GEHL entries"}, "pm": {"Default": "[16, 11, 6, 3]", "Type": "Int", "Description": "Variation global branch GEHL lengths"}, "extraWeightsWidth": {"Default": "6", "Type": "Unsigned", "Description": "Number of bits for the extra weights"}, "logSnb": {"Default": "9", "Type": "Unsigned", "Description": "Log number of second local history GEHL entries"}, "snb": {"Default": "4", "Type": "Unsigned", "Description": "Num second local history GEHL lenghts"}, "scCountersWidth": {"Default": "6", "Type": "Unsigned", "Description": "Statistical corrector counters width"}, "logSizeUp": {"Default": "6", "Type": "Unsigned", "Description": "Log size of update threshold counters tables"}, "pnb": {"Default": "4", "Type": "Unsigned", "Description": "Num variation global branch GEHL lengths"}, "lWeightInitValue": {"Default": null, "Type": "Int", "Description": "Initial value of the weights of the first local history GEHL entries"}, "chooserConfWidth": {"Default": "7", "Type": "Unsigned", "Description": "Number of bits for the chooser counters"}, "gnb": {"Default": "4", "Type": "Unsigned", "Description": "Num global branch GEHL lengths"}, "logBwnb": {"Default": null, "Type": "Unsigned", "Description": "Log num of global backward branch GEHL entries"}, "pUpdateThresholdWidth": {"Default": "8", "Type": "Unsigned", "Description": "Number of bits for the pUpdate threshold counters"}, "sm": {"Default": "[16, 11, 6, 3]", "Type": "Int", "Description": "Second local history GEHL lengths"}, "tnb": {"Default": "3", "Type": "Unsigned", "Description": "Num third local history GEHL lenghts"}, "initialUpdateThresholdValue": {"Default": "0", "Type": "Int", "Description": "Initial pUpdate threshold counter value"}, "logInb": {"Default": null, "Type": "Unsigned", "Description": "Log number of IMLI GEHL entries"}, "logPnb": {"Default": "9", "Type": "Unsigned", "Description": "Log number of variation global branch GEHL entries"}}, "MathExprPowerModel": {"dyn": {"Default": "", "Type": "String", "Description": "Expression for the dynamic power in Watts"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "st": {"Default": "", "Type": "String", "Description": "Expression for the static power in Watts"}}, "DRAMCtrl": {"IDD4W": {"Default": "0mA", "Type": "Current", "Description": "WRITE current"}, "max_accesses_per_row": {"Default": "16", "Type": "Unsigned", "Description": "Max accesses per row before closing"}, "static_backend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static backend latency"}, "IDD62": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current VDD2"}, "tCCD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group CAS to CAS delay"}, "IDD2P1": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast"}, "IDD2P0": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow"}, "IDD4W2": {"Default": "0mA", "Type": "Current", "Description": "WRITE current VDD2"}, "tCS": {"Default": null, "Type": "Latency", "Description": "Rank to rank switching time"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "qos_priority_escalation": {"Default": "False", "Type": "Bool", "Description": "Enables QoS priority escalation"}, "tCL": {"Default": null, "Type": "Latency", "Description": "CAS latency"}, "tCK": {"Default": null, "Type": "Latency", "Description": "Clock period"}, "tBURST": {"Default": null, "Type": "Latency", "Description": "Burst duration (for DDR burst length / 2 cycles)"}, "IDD3P0": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow"}, "IDD3P1": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast"}, "device_size": {"Default": null, "Type": "MemorySize", "Description": "Size of DRAM chip"}, "tREFI": {"Default": null, "Type": "Latency", "Description": "Refresh command interval"}, "qos_policy": {"Default": "Null", "Type": "QoSPolicy", "Description": "Memory Controller Requests QoS arbitration policy"}, "tXPDLL": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay with locked DLL"}, "tRFC": {"Default": null, "Type": "Latency", "Description": "Refresh cycle time"}, "qos_priorities": {"Default": "1", "Type": "Unsigned", "Description": "QoS priorities"}, "IDD52": {"Default": "0mA", "Type": "Current", "Description": "Refresh current VDD2"}, "write_low_thresh_perc": {"Default": "50", "Type": "Percent", "Description": "Threshold to start writes"}, "min_writes_per_switch": {"Default": "16", "Type": "Unsigned", "Description": "Minimum write bursts before switching to reads"}, "VDD": {"Default": "0V", "Type": "Voltage", "Description": "Main Voltage Range"}, "write_high_thresh_perc": {"Default": "85", "Type": "Percent", "Description": "Threshold to force writes"}, "IDD2N2": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current VDD2"}, "IDD4R": {"Default": "0mA", "Type": "Current", "Description": "READ current"}, "dll": {"Default": "True", "Type": "Bool", "Description": "DRAM has DLL or not"}, "tWR": {"Default": null, "Type": "Latency", "Description": "Write recovery time"}, "banks_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of banks per rank"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "VDD2": {"Default": "0V", "Type": "Voltage", "Description": "2nd Voltage Range"}, "qos_masters": {"Default": "['', '', '', '', '', '', '', '', '', '', '', '', '', '', '', '']", "Type": "String", "Description": "Master Names to be mapped to service parameters in QoS scheduler"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "ranks_per_channel": {"Default": null, "Type": "Unsigned", "Description": "Number of ranks per channel"}, "qos_q_policy": {"Default": "fifo", "Type": "QoSQPolicy", "Description": "Memory Controller Requests same-QoS selection policy"}, "tRAS": {"Default": null, "Type": "Latency", "Description": "ACT to PRE delay"}, "static_frontend_latency": {"Default": "10ns", "Type": "Latency", "Description": "Static frontend latency"}, "devices_per_rank": {"Default": null, "Type": "Unsigned", "Description": "Number of devices/chips per rank"}, "range": {"Default": "128MB", "Type": "AddrRange", "Description": "Address range (potentially interleaved)"}, "mem_sched_policy": {"Default": "frfcfs", "Type": "MemSched", "Description": "Memory scheduling policy"}, "IDD2P12": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown fast VDD2"}, "device_rowbuffer_size": {"Default": null, "Type": "MemorySize", "Description": "Page (row buffer) size per device/chip"}, "activation_limit": {"Default": null, "Type": "Unsigned", "Description": "Max number of activates in window"}, "tWTR": {"Default": null, "Type": "Latency", "Description": "Write to read, same rank switching time"}, "enable_dram_powerdown": {"Default": "False", "Type": "Bool", "Description": "Enable powerdown states"}, "qos_syncro_scheduler": {"Default": "False", "Type": "Bool", "Description": "Enables QoS syncronized scheduling"}, "bank_groups_per_rank": {"Default": "0", "Type": "Unsigned", "Description": "Number of bank groups per rank"}, "IDD2N": {"Default": "0mA", "Type": "Current", "Description": "Precharge Standby current"}, "qos_turnaround_policy": {"Default": "Null", "Type": "QoSTurnaroundPolicy", "Description": "Selects QoS driven turnaround policy"}, "in_addr_map": {"Default": "True", "Type": "Bool", "Description": "Memory part of the global address map"}, "tRTW": {"Default": null, "Type": "Latency", "Description": "Read to write, same rank switching time"}, "burst_length": {"Default": null, "Type": "Unsigned", "Description": "Burst lenght (BL) in beats"}, "tRTP": {"Default": null, "Type": "Latency", "Description": "Read to precharge"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "IDD2P02": {"Default": "0mA", "Type": "Current", "Description": "Precharge Powerdown slow VDD2"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "addr_mapping": {"Default": "RoRaBaCoCh", "Type": "AddrMap", "Description": "Address mapping policy"}, "IDD3P02": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown slow VDD2"}, "conf_table_reported": {"Default": "True", "Type": "Bool", "Description": "Report to configuration table"}, "tXS": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency"}, "tXP": {"Default": "0ns", "Type": "Latency", "Description": "Power-up Delay"}, "IDD3N": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current"}, "tCCD_L_WR": {"Default": "Self.tCCD_L", "Type": "Latency", "Description": "Same bank group Write to Write delay"}, "kvm_map": {"Default": "True", "Type": "Bool", "Description": "Should KVM map this memory for the guest"}, "tXAW": {"Default": null, "Type": "Latency", "Description": "X activation window"}, "IDD3P12": {"Default": "0mA", "Type": "Current", "Description": "Active Powerdown fast VDD2"}, "IDD3N2": {"Default": "0mA", "Type": "Current", "Description": "Active Standby current VDD2"}, "device_bus_width": {"Default": null, "Type": "Unsigned", "Description": "data bus width in bits for each DRAM device/chip"}, "tRRD_L": {"Default": "0ns", "Type": "Latency", "Description": "Same bank group ACT to ACT delay"}, "null": {"Default": "False", "Type": "Bool", "Description": "Do not store data, always return zero"}, "tRRD": {"Default": null, "Type": "Latency", "Description": "ACT to ACT delay"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "IDD6": {"Default": "0mA", "Type": "Current", "Description": "Self-refresh Current"}, "IDD5": {"Default": "0mA", "Type": "Current", "Description": "Refresh current"}, "tRCD": {"Default": null, "Type": "Latency", "Description": "RAS to CAS delay"}, "IDD0": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current"}, "write_buffer_size": {"Default": "64", "Type": "Unsigned", "Description": "Number of write queue entries"}, "IDD02": {"Default": "0mA", "Type": "Current", "Description": "Active precharge current VDD2"}, "page_policy": {"Default": "open_adaptive", "Type": "PageManage", "Description": "Page management policy"}, "read_buffer_size": {"Default": "32", "Type": "Unsigned", "Description": "Number of read queue entries"}, "IDD4R2": {"Default": "0mA", "Type": "Current", "Description": "READ current VDD2"}, "tXSDLL": {"Default": "0ns", "Type": "Latency", "Description": "Self-refresh exit latency DLL"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "tRP": {"Default": null, "Type": "Latency", "Description": "Row precharge time"}}, "IsaFake": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "ret_data8": {"Default": "255", "Type": "UInt8", "Description": "Default data to return"}, "update_data": {"Default": "False", "Type": "Bool", "Description": "Update the data that is returned on writes"}, "warn_access": {"Default": "", "Type": "String", "Description": "String to print when device is accessed"}, "ret_bad_addr": {"Default": "False", "Type": "Bool", "Description": "Return pkt status bad address on access"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "ret_data64": {"Default": "18446744073709551615", "Type": "UInt64", "Description": "Default data to return"}, "fake_mem": {"Default": "False", "Type": "Bool", "Description": "Is this device acting like a memory and thus may get a cache line sized req"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "pio_size": {"Default": "8", "Type": "Addr", "Description": "Size of address range"}, "ret_data32": {"Default": "4294967295", "Type": "UInt32", "Description": "Default data to return"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "ret_data16": {"Default": "65535", "Type": "UInt16", "Description": "Default data to return"}}, "TAGE_SC_L": {"loop_predictor": {"Default": "LoopPredictor", "Type": "LoopPredictor", "Description": "Loop predictor"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "tage": {"Default": "TAGEBase", "Type": "TAGEBase", "Description": "Tage object"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "statistical_corrector": {"Default": null, "Type": "StatisticalCorrector", "Description": "Statistical Corrector"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}}, "MultiperspectivePerceptron": {"initial_theta": {"Default": "10", "Type": "Int", "Description": "Initial theta"}, "record_mask": {"Default": "191", "Type": "Int", "Description": "Which histories are updated with filtered branch outcomes"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "tuneonly": {"Default": "True", "Type": "Bool", "Description": "If true, only count mispredictions of low-confidence branches"}, "n_sign_bits": {"Default": "2", "Type": "Int", "Description": "Number of sign bits per magnitude"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Threshold for deciding low/high confidence"}, "block_size": {"Default": "21", "Type": "Int", "Description": "number of ghist bits in a 'block'; this is the width of an initial hash of ghist"}, "speed": {"Default": "9", "Type": "Int", "Description": "Adaptive theta learning speed"}, "tunebits": {"Default": "24", "Type": "Int", "Description": "Number of bits in misprediction counters"}, "num_local_histories": {"Default": null, "Type": "Int", "Description": "Number of local history entries"}, "decay": {"Default": "0", "Type": "Int", "Description": "Whether and how often to decay a random weight"}, "local_history_length": {"Default": "11", "Type": "Int", "Description": "Length in bits of each history entry"}, "bias0": {"Default": "-5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-zero local history"}, "bias1": {"Default": "5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-one local history"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "pcbit": {"Default": "2", "Type": "Int", "Description": "Bit from the PC to use for hashing global history"}, "hash_taken": {"Default": "False", "Type": "Bool", "Description": "Hash the taken/not taken value with a PC bit"}, "fudge": {"Default": "0.245", "Type": "Float", "Description": "Fudge factor to multiply by perceptron output"}, "pcshift": {"Default": "-10", "Type": "Int", "Description": "Shift for hashing PC"}, "initial_ghist_length": {"Default": "1", "Type": "Int", "Description": "Initial GHist length value"}, "recencypos_mask": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the recency position"}, "speculative_update": {"Default": "False", "Type": "Bool", "Description": "Use speculative update for histories"}, "hshift": {"Default": "-6", "Type": "Int", "Description": "How much to shift initial feauture hash before XORing with PC bits"}, "nbest": {"Default": "20", "Type": "Int", "Description": "Use this many of the top performing tables on a low-confidence branch"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}, "budgetbits": {"Default": null, "Type": "Int", "Description": "Hardware budget in bits"}, "biasmostly0": {"Default": "-1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-zero local history"}, "biasmostly1": {"Default": "1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-one local history"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "imli_mask1": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the first IMLI counter"}, "num_filter_entries": {"Default": null, "Type": "Int", "Description": "Number of filter entries"}, "imli_mask4": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the fourth IMLI counter"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "ignore_path_size": {"Default": "False", "Type": "Bool", "Description": "Ignore the path storage"}, "extra_rounds": {"Default": "1", "Type": "Int", "Description": "Number of extra rounds of training a single weight on a low-confidence prediction"}}, "LocalBP": {"indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "localCtrBits": {"Default": "2", "Type": "Unsigned", "Description": "Bits per counter"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "localPredictorSize": {"Default": "2048", "Type": "Unsigned", "Description": "Size of local predictor"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}}, "BaseSetAssoc": {"tag_latency": {"Default": "Parent.tag_latency", "Type": "Cycles", "Description": "The tag lookup latency for this cache"}, "replacement_policy": {"Default": "Parent.replacement_policy", "Type": "BaseReplacementPolicy", "Description": "Replacement policy"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}, "warmup_percentage": {"Default": "Parent.warmup_percentage", "Type": "Percent", "Description": "Percentage of tags to be touched to warm up the cache"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "sequential_access": {"Default": "Parent.sequential_access", "Type": "Bool", "Description": "Whether to access tags and data sequentially"}, "assoc": {"Default": "Parent.assoc", "Type": "Int", "Description": "associativity"}, "indexing_policy": {"Default": "SetAssociative", "Type": "BaseIndexingPolicy", "Description": "Indexing policy"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "entry_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Indexing entry size in bytes"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "block size in bytes"}, "size": {"Default": "Parent.size", "Type": "MemorySize", "Description": "capacity in bytes"}}, "IdeController": {"VendorID": {"Default": null, "Type": "UInt16", "Description": "Vendor ID"}, "MSIXMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI-X Message Control"}, "HeaderType": {"Default": "0", "Type": "UInt8", "Description": "PCI Header Type"}, "PMCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "InterruptPin": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Pin"}, "MSIXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "PXCAPLinkCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Control"}, "Revision": {"Default": "0", "Type": "UInt8", "Description": "Device"}, "LegacyIOBase": {"Default": "0", "Type": "Addr", "Description": "Base Address for Legacy IO"}, "pio_latency": {"Default": "30ns", "Type": "Latency", "Description": "Programmed IO latency"}, "PXCAPLinkCap": {"Default": "0", "Type": "UInt32", "Description": "PCIe Link Capabilities"}, "CapabilityPtr": {"Default": "0", "Type": "UInt8", "Description": "Capability List Pointer offset"}, "MSIXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSIXCAP in PCI Config space"}, "PXCAPDevCapabilities": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities"}, "MSIXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifices this the MSI-X Capability"}, "BAR3Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 3 Size"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "PXCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCIe Capabilities"}, "SubsystemID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem ID"}, "PXCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the PCIe Capability"}, "BAR4": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 4"}, "BAR1": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 1"}, "BAR0": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 0"}, "BAR3": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 3"}, "BAR2": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 2"}, "BAR5": {"Default": "0", "Type": "UInt32", "Description": "Base Address Register 5"}, "PXCAPDevStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Status"}, "disks": {"Default": null, "Type": "IdeDisk", "Description": "IDE disks attached to this controller"}, "BAR2Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 2 Size"}, "MSICAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "ExpansionROM": {"Default": "0", "Type": "UInt32", "Description": "Expansion ROM Base Address"}, "MSICAPMsgCtrl": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Control"}, "BAR5Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 5 Size"}, "CardbusCIS": {"Default": "0", "Type": "UInt32", "Description": "Cardbus Card Information Structure"}, "MSIXPbaOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X PBA Offset and PBA BIR"}, "MSICAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of MSICAP in PCI Config space"}, "MaximumLatency": {"Default": "0", "Type": "UInt8", "Description": "Maximum Latency"}, "ssid": {"Default": "0", "Type": "Unsigned", "Description": "Substream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "BAR2LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR2 is hardwired legacy IO"}, "LatencyTimer": {"Default": "0", "Type": "UInt8", "Description": "PCI Latency Timer"}, "BAR4LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR4 is hardwired legacy IO"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "PXCAPLinkStatus": {"Default": "0", "Type": "UInt16", "Description": "PCIe Link Status"}, "PXCAPDevCap2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Capabilities 2"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "PXCAPDevCtrl": {"Default": "0", "Type": "UInt16", "Description": "PCIe Device Control"}, "MSICAPMaskBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Interrupt Mask Bits"}, "host": {"Default": "Parent.any", "Type": "PciHost", "Description": "PCI host"}, "Command": {"Default": "0", "Type": "UInt16", "Description": "Command"}, "SubClassCode": {"Default": "0", "Type": "UInt8", "Description": "Sub-Class Code"}, "pci_func": {"Default": null, "Type": "Int", "Description": "PCI function code"}, "BAR5LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR5 is hardwired legacy IO"}, "MSICAPMsgData": {"Default": "0", "Type": "UInt16", "Description": "MSI Message Data"}, "BIST": {"Default": "0", "Type": "UInt8", "Description": "Built In Self Test"}, "PMCAPCapabilities": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Capabilities Register"}, "pci_bus": {"Default": null, "Type": "Int", "Description": "PCI bus"}, "InterruptLine": {"Default": "0", "Type": "UInt8", "Description": "Interrupt Line"}, "MSICAPMsgAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Address"}, "BAR3LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR3 is hardwired legacy IO"}, "BAR4Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 4 Size"}, "MinimumGrant": {"Default": "0", "Type": "UInt8", "Description": "Minimum Grant"}, "Status": {"Default": "0", "Type": "UInt16", "Description": "Status"}, "BAR0Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 0 Size"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "PXCAPNextCapability": {"Default": "0", "Type": "UInt8", "Description": "Pointer to next capability block"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "ctrl_offset": {"Default": "0", "Type": "UInt32", "Description": "IDE disk control offset"}, "PXCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PXCAP in PCI Config space"}, "DeviceID": {"Default": null, "Type": "UInt16", "Description": "Device ID"}, "io_shift": {"Default": "0", "Type": "UInt32", "Description": "IO port shift"}, "CacheLineSize": {"Default": "0", "Type": "UInt8", "Description": "System Cacheline Size"}, "PMCAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the Power Management capability"}, "config_latency": {"Default": "20ns", "Type": "Latency", "Description": "Config read or write latency"}, "BAR1Size": {"Default": "0B", "Type": "MemorySize32", "Description": "Base Address Register 1 Size"}, "pci_dev": {"Default": null, "Type": "Int", "Description": "PCI device number"}, "PMCAPCtrlStatus": {"Default": "0", "Type": "UInt16", "Description": "PCI Power Management Control and Status"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "SubsystemVendorID": {"Default": "0", "Type": "UInt16", "Description": "Subsystem Vendor ID"}, "PMCAPBaseOffset": {"Default": "0", "Type": "UInt8", "Description": "Base offset of PMCAP in PCI Config space"}, "sid": {"Default": "0", "Type": "Unsigned", "Description": "Stream identifier used by an IOMMU to distinguish amongst several devices attached to it"}, "PXCAPDevCtrl2": {"Default": "0", "Type": "UInt32", "Description": "PCIe Device Control 2"}, "MSICAPPendingBits": {"Default": "0", "Type": "UInt32", "Description": "MSI Pending Bits"}, "MSIXTableOffset": {"Default": "0", "Type": "UInt32", "Description": "MSI-X Table Offset and Table BIR"}, "MSICAPMsgUpperAddr": {"Default": "0", "Type": "UInt32", "Description": "MSI Message Upper Address"}, "MSICAPCapId": {"Default": "0", "Type": "UInt8", "Description": "Specifies this is the MSI Capability"}, "BAR0LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR0 is hardwired legacy IO"}, "ProgIF": {"Default": "0", "Type": "UInt8", "Description": "Programming Interface"}, "BAR1LegacyIO": {"Default": "False", "Type": "Bool", "Description": "Whether BAR1 is hardwired legacy IO"}, "ClassCode": {"Default": "0", "Type": "UInt8", "Description": "Class Code"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}}, "I8259": {"slave": {"Default": "Null", "Type": "I8259", "Description": "Slave I8259, if any"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "mode": {"Default": null, "Type": "X86I8259CascadeMode", "Description": "How this I8259 is cascaded"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "ClockedObject": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}}, "GarnetNetwork": {"fault_model": {"Default": "Null", "Type": "FaultModel", "Description": "network fault model"}, "buffers_per_ctrl_vc": {"Default": "1", "Type": "UInt32", "Description": "buffers per ctrl virtual channel"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "num_rows": {"Default": "0", "Type": "Int", "Description": "number of rows if 2D (mesh/torus/..) topology"}, "ruby_system": {"Default": null, "Type": "RubySystem", "Description": ""}, "enable_fault_model": {"Default": "False", "Type": "Bool", "Description": "enable network fault model"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "int_links": {"Default": null, "Type": "BasicIntLink", "Description": "Links between internal nodes"}, "routers": {"Default": null, "Type": "BasicRouter", "Description": "Network routers"}, "garnet_deadlock_threshold": {"Default": "50000", "Type": "UInt32", "Description": "network-level deadlock threshold"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "netifs": {"Default": null, "Type": "ClockedObject", "Description": "Network Interfaces"}, "control_msg_size": {"Default": "8", "Type": "Int", "Description": ""}, "routing_algorithm": {"Default": "0", "Type": "Int", "Description": "0: Weight-based Table, 1: XY, 2: Custom"}, "vcs_per_vnet": {"Default": "4", "Type": "UInt32", "Description": "virtual channels per virtual network"}, "topology": {"Default": "Not Specified", "Type": "String", "Description": "the name of the imported topology module"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "ext_links": {"Default": null, "Type": "BasicExtLink", "Description": "Links to external nodes"}, "number_of_virtual_networks": {"Default": null, "Type": "Unsigned", "Description": "Number of virtual networks used by the coherence protocol in use.  The on-chip network assumes the protocol numbers vnets starting from 0.  Therefore, the number of virtual networks should be one more than the highest numbered vnet in use."}, "ni_flit_size": {"Default": "16", "Type": "UInt32", "Description": "network interface flit size in bytes"}, "buffers_per_data_vc": {"Default": "4", "Type": "UInt32", "Description": "buffers per data virtual channel"}}, "SystemC_ScModule": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "X86E820Entry": {"range_type": {"Default": null, "Type": "UInt64", "Description": "type of the region"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "addr": {"Default": "0", "Type": "Addr", "Description": "address of the beginning of the region"}, "size": {"Default": "0B", "Type": "MemorySize", "Description": "size of the region"}}, "SimpleTrace": {"manager": {"Default": "Parent.any", "Type": "SimObject", "Description": "ProbeManager"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "MPP_LoopPredictor_8KB": {"restrictAllocation": {"Default": "False", "Type": "Bool", "Description": "Restrict the allocation conditions"}, "loopTableConfidenceBits": {"Default": "2", "Type": "Unsigned", "Description": "Number of confidence bits per loop entry"}, "useDirectionBit": {"Default": "False", "Type": "Bool", "Description": "Use direction info"}, "loopTableTagBits": {"Default": "14", "Type": "Unsigned", "Description": "Number of tag bits per loop entry"}, "logSizeLoopPred": {"Default": "8", "Type": "Unsigned", "Description": "Log size of the loop predictor"}, "optionalAgeReset": {"Default": "True", "Type": "Bool", "Description": "Reset age bits optionally in some cases"}, "initialLoopIter": {"Default": "1", "Type": "Unsigned", "Description": "Initial iteration number"}, "logLoopTableAssoc": {"Default": "2", "Type": "Unsigned", "Description": "Log loop predictor associativity"}, "loopTableIterBits": {"Default": "14", "Type": "Unsigned", "Description": "Nuber of iteration bits per loop"}, "withLoopBits": {"Default": "7", "Type": "Unsigned", "Description": "Size of the WITHLOOP counter"}, "useHashing": {"Default": "False", "Type": "Bool", "Description": "Use hashing"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "initialLoopAge": {"Default": "255", "Type": "Unsigned", "Description": "Initial age value"}, "loopTableAgeBits": {"Default": "8", "Type": "Unsigned", "Description": "Number of age bits per loop entry"}, "useSpeculation": {"Default": "False", "Type": "Bool", "Description": "Use speculation"}}, "BaseTLB": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "RawDiskImage": {"read_only": {"Default": "False", "Type": "Bool", "Description": "read only image"}, "image_file": {"Default": null, "Type": "String", "Description": "disk image file"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "TimingExprBin": {"right": {"Default": null, "Type": "TimingExpr", "Description": "RHS expression"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "op": {"Default": null, "Type": "TimingExprOp", "Description": "operator"}, "left": {"Default": null, "Type": "TimingExpr", "Description": "LHS expression"}}, "Root": {"time_sync_period": {"Default": "100ms", "Type": "Clock", "Description": "how often to sync with real time"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "time_sync_spin_threshold": {"Default": "100us", "Type": "Clock", "Description": "when less than this much time is left, spin"}, "time_sync_enable": {"Default": "False", "Type": "Bool", "Description": "whether time syncing is enabled"}, "sim_quantum": {"Default": "0", "Type": "Tick", "Description": "simulation quantum"}, "full_system": {"Default": null, "Type": "Bool", "Description": "if this is a full system simulation"}}, "I8254": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "pio_latency": {"Default": "100ns", "Type": "Latency", "Description": "Programmed IO latency"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System this device is part of"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "pio_addr": {"Default": null, "Type": "Addr", "Description": "Device Address"}}, "Bridge": {"ranges": {"Default": "[<m5.params.AddrRange object at 0x7f8f007d6210>]", "Type": "AddrRange", "Description": "Address ranges to pass through the bridge"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "req_size": {"Default": "16", "Type": "Unsigned", "Description": "The number of requests to buffer"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "delay": {"Default": "0ns", "Type": "Latency", "Description": "The latency of this bridge"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "resp_size": {"Default": "16", "Type": "Unsigned", "Description": "The number of responses to buffer"}}, "OpDesc": {"opLat": {"Default": "1", "Type": "Cycles", "Description": "cycles until result is available"}, "pipelined": {"Default": "True", "Type": "Bool", "Description": "set to true when the functional unit forthis op is fully pipelined. False means not pipelined at all."}, "opClass": {"Default": null, "Type": "OpClass", "Description": "type of operation"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "ClockDomain": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}}, "O3Checker": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "warnOnlyOnLoadError": {"Default": "True", "Type": "Bool", "Description": "If a load result is incorrect, only print a warning and do not exit"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "updateOnError": {"Default": "False", "Type": "Bool", "Description": "Update the checker with the main CPU's state on an error"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "exitOnError": {"Default": "False", "Type": "Bool", "Description": "Exit on an error"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "InvalidateGenerator": {"addr_increment_size": {"Default": "64", "Type": "Int", "Description": "address increment size"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "num_cpus": {"Default": null, "Type": "Int", "Description": "num of cpus"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System we belong to"}}, "MemTraceProbe": {"trace_file": {"Default": "", "Type": "String", "Description": "Packet trace output file"}, "trace_compress": {"Default": "True", "Type": "Bool", "Description": "Enable trace compression"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "System the probe belongs to"}, "manager": {"Default": "Parent.any", "Type": "SimObject", "Description": "Probe manager(s) to instrument"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "with_pc": {"Default": "False", "Type": "Bool", "Description": "Include PC info in the trace"}, "probe_name": {"Default": "PktRequest", "Type": "String", "Description": "Memory request probe to use"}}, "Base64Delta32": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "Switch": {"router_id": {"Default": null, "Type": "Int", "Description": "ID in relation to other routers"}, "latency": {"Default": "1", "Type": "Cycles", "Description": "number of cycles inside router"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "virt_nets": {"Default": "Parent.number_of_virtual_networks", "Type": "Int", "Description": "number of virtual networks"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "port_buffers": {"Default": null, "Type": "MessageBuffer", "Description": "Port buffers"}}, "I2CDevice": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "i2c_addr": {"Default": null, "Type": "UInt8", "Description": "Address of device on i2c bus"}}, "MultiPrefetcher": {"use_virtual_addresses": {"Default": "False", "Type": "Bool", "Description": "Use virtual addresses for prefetching"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "on_data": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on data accesses"}, "on_miss": {"Default": "False", "Type": "Bool", "Description": "Only notify prefetcher on misses"}, "on_write": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on writes"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "sys": {"Default": "Parent.any", "Type": "System", "Description": "System this prefetcher belongs to"}, "prefetchers": {"Default": "[]", "Type": "BasePrefetcher", "Description": "Array of prefetchers"}, "prefetch_on_access": {"Default": "Parent.prefetch_on_access", "Type": "Bool", "Description": "Notify the hardware prefetcher on every access (not just misses)"}, "on_inst": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on instruction accesses"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "on_read": {"Default": "True", "Type": "Bool", "Description": "Notify prefetcher on reads"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}}, "CheckerCPU": {"do_statistics_insts": {"Default": "True", "Type": "Bool", "Description": "enable statistics pseudo instructions"}, "numThreads": {"Default": "1", "Type": "Unsigned", "Description": "number of HW thread contexts"}, "syscallRetryLatency": {"Default": "10000", "Type": "Cycles", "Description": "Cycles to wait until retry"}, "warnOnlyOnLoadError": {"Default": "True", "Type": "Bool", "Description": "If a load result is incorrect, only print a warning and do not exit"}, "pwr_gating_latency": {"Default": "300", "Type": "Cycles", "Description": "Latency to enter power gating state when all contexts are suspended"}, "function_trace": {"Default": "False", "Type": "Bool", "Description": "Enable function trace"}, "do_checkpoint_insts": {"Default": "True", "Type": "Bool", "Description": "enable checkpoint pseudo instructions"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object"}, "function_trace_start": {"Default": "0", "Type": "Tick", "Description": "Tick to start function trace"}, "cpu_id": {"Default": "-1", "Type": "Int", "Description": "CPU identifier"}, "checker": {"Default": "Null", "Type": "BaseCPU", "Description": "checker CPU"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "do_quiesce": {"Default": "True", "Type": "Bool", "Description": "enable quiesce instructions"}, "profile": {"Default": "0ns", "Type": "Latency", "Description": "trace the kernel stack"}, "updateOnError": {"Default": "False", "Type": "Bool", "Description": "Update the checker with the main CPU's state on an error"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "itb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Instruction TLB"}, "interrupts": {"Default": "[]", "Type": "BaseInterrupts", "Description": "Interrupt Controller"}, "socket_id": {"Default": "0", "Type": "Unsigned", "Description": "Physical Socket identifier"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "max_insts_all_threads": {"Default": "0", "Type": "Counter", "Description": "terminate when all threads have reached this inst count"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_gating_on_idle": {"Default": "False", "Type": "Bool", "Description": "Control whether the core goes to the OFF power state after all thread are disabled for pwr_gating_latency cycles"}, "switched_out": {"Default": "False", "Type": "Bool", "Description": "Leave the CPU switched out after startup (used when switching between CPU models)"}, "workload": {"Default": "[]", "Type": "Process", "Description": "processes to run"}, "wait_for_remote_gdb": {"Default": "False", "Type": "Bool", "Description": "Wait for a remote GDB connection"}, "dtb": {"Default": "X86TLB", "Type": "BaseTLB", "Description": "Data TLB"}, "simpoint_start_insts": {"Default": "[]", "Type": "Counter", "Description": "starting instruction counts of simpoints"}, "max_insts_any_thread": {"Default": "0", "Type": "Counter", "Description": "terminate when any thread reaches this inst count"}, "exitOnError": {"Default": "False", "Type": "Bool", "Description": "Exit on an error"}, "progress_interval": {"Default": "0Hz", "Type": "Frequency", "Description": "frequency to print out the progress message"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "isa": {"Default": "[]", "Type": "X86ISA", "Description": "ISA instance"}, "tracer": {"Default": "ExeTracer", "Type": "InstTracer", "Description": "Instruction tracer"}}, "Base32Delta16": {"size_threshold": {"Default": "Parent.cache_line_size", "Type": "Unsigned", "Description": "Minimum size, in bytes, in which a block must be compressed to. Otherwise it is stored in its uncompressed state"}, "block_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Block size in bytes"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "dictionary_size": {"Default": "Parent.cache_line_size", "Type": "Int", "Description": "Number of dictionary entries"}}, "MultiperspectivePerceptronTAGE8KB": {"initial_theta": {"Default": "10", "Type": "Int", "Description": "Initial theta"}, "record_mask": {"Default": "191", "Type": "Int", "Description": "Which histories are updated with filtered branch outcomes"}, "indirectBranchPred": {"Default": "SimpleIndirectPredictor", "Type": "IndirectPredictor", "Description": "Indirect branch predictor, set to NULL to disable indirect predictions"}, "tuneonly": {"Default": "True", "Type": "Bool", "Description": "If true, only count mispredictions of low-confidence branches"}, "n_sign_bits": {"Default": "2", "Type": "Int", "Description": "Number of sign bits per magnitude"}, "BTBEntries": {"Default": "4096", "Type": "Unsigned", "Description": "Number of BTB entries"}, "threshold": {"Default": "1", "Type": "Int", "Description": "Threshold for deciding low/high confidence"}, "block_size": {"Default": "21", "Type": "Int", "Description": "number of ghist bits in a 'block'; this is the width of an initial hash of ghist"}, "speed": {"Default": "9", "Type": "Int", "Description": "Adaptive theta learning speed"}, "tunebits": {"Default": "24", "Type": "Int", "Description": "Number of bits in misprediction counters"}, "pcshift": {"Default": "-10", "Type": "Int", "Description": "Shift for hashing PC"}, "decay": {"Default": "0", "Type": "Int", "Description": "Whether and how often to decay a random weight"}, "statistical_corrector": {"Default": null, "Type": "StatisticalCorrector", "Description": "Statistical Corrector"}, "local_history_length": {"Default": "11", "Type": "Int", "Description": "Length in bits of each history entry"}, "bias0": {"Default": "-5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-zero local history"}, "bias1": {"Default": "5", "Type": "Int", "Description": "Bias perceptron output this much on all-bits-one local history"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "numThreads": {"Default": "Parent.numThreads", "Type": "Unsigned", "Description": "Number of threads"}, "pcbit": {"Default": "2", "Type": "Int", "Description": "Bit from the PC to use for hashing global history"}, "hash_taken": {"Default": "False", "Type": "Bool", "Description": "Hash the taken/not taken value with a PC bit"}, "fudge": {"Default": "0.245", "Type": "Float", "Description": "Fudge factor to multiply by perceptron output"}, "loop_predictor": {"Default": null, "Type": "LoopPredictor", "Description": "Loop predictor"}, "num_local_histories": {"Default": null, "Type": "Int", "Description": "Number of local history entries"}, "initial_ghist_length": {"Default": "1", "Type": "Int", "Description": "Initial GHist length value"}, "recencypos_mask": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the recency position"}, "tage": {"Default": null, "Type": "TAGEBase", "Description": "Tage object"}, "speculative_update": {"Default": "False", "Type": "Bool", "Description": "Use speculative update for histories"}, "hshift": {"Default": "-6", "Type": "Int", "Description": "How much to shift initial feauture hash before XORing with PC bits"}, "nbest": {"Default": "20", "Type": "Int", "Description": "Use this many of the top performing tables on a low-confidence branch"}, "RASSize": {"Default": "16", "Type": "Unsigned", "Description": "RAS size"}, "budgetbits": {"Default": null, "Type": "Int", "Description": "Hardware budget in bits"}, "biasmostly0": {"Default": "-1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-zero local history"}, "biasmostly1": {"Default": "1", "Type": "Int", "Description": "Bias perceptron output this much on almost-all-bits-one local history"}, "instShiftAmt": {"Default": "2", "Type": "Unsigned", "Description": "Number of bits to shift instructions by"}, "imli_mask1": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the first IMLI counter"}, "num_filter_entries": {"Default": null, "Type": "Int", "Description": "Number of filter entries"}, "imli_mask4": {"Default": null, "Type": "UInt64", "Description": "Which tables should have their indices hashed with the fourth IMLI counter"}, "BTBTagSize": {"Default": "16", "Type": "Unsigned", "Description": "Size of the BTB tags, in bits"}, "ignore_path_size": {"Default": "False", "Type": "Bool", "Description": "Ignore the path storage"}, "extra_rounds": {"Default": "1", "Type": "Int", "Description": "Number of extra rounds of training a single weight on a low-confidence prediction"}}, "Gem5ToTlmBridgeBase": {"addr_ranges": {"Default": "[]", "Type": "AddrRange", "Description": "Addresses served by this port's TLM side"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system"}}, "BIPRP": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "btp": {"Default": "3", "Type": "Percent", "Description": "Percentage of blocks to be inserted as MRU"}}, "NoncoherentXBar": {"p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "forward_latency": {"Default": null, "Type": "Cycles", "Description": "Forward latency"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "width": {"Default": null, "Type": "Unsigned", "Description": "Datapath width per port (bytes)"}, "use_default_range": {"Default": "False", "Type": "Bool", "Description": "Perform address mapping for the default port"}, "response_latency": {"Default": null, "Type": "Cycles", "Description": "Response latency"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "frontend_latency": {"Default": null, "Type": "Cycles", "Description": "Frontend latency"}}, "X86SMBiosSMBiosTable": {"eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "major_version": {"Default": "2", "Type": "UInt8", "Description": "major version number"}, "structures": {"Default": "[]", "Type": "X86SMBiosSMBiosStructure", "Description": "smbios structures"}, "minor_version": {"Default": "5", "Type": "UInt8", "Description": "minor version number"}}, "L1Cache_Controller": {"requestFromCache": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "forwardToCache": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "mandatoryQueue": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "sequencer": {"Default": null, "Type": "RubySequencer", "Description": ""}, "issue_latency": {"Default": "2", "Type": "Cycles", "Description": ""}, "recycle_latency": {"Default": "10", "Type": "Cycles", "Description": ""}, "system": {"Default": "Parent.any", "Type": "System", "Description": "system object parameter"}, "version": {"Default": null, "Type": "Int", "Description": ""}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "cluster_id": {"Default": "0", "Type": "UInt32", "Description": "Id of this controller's cluster"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "number_of_TBEs": {"Default": "256", "Type": "Int", "Description": ""}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "responseToCache": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "transitions_per_cycle": {"Default": "32", "Type": "Int", "Description": "no. of  SLICC state machine transitions per cycle"}, "responseFromCache": {"Default": null, "Type": "MessageBuffer", "Description": ""}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "cache_response_latency": {"Default": "12", "Type": "Cycles", "Description": ""}, "buffer_size": {"Default": "0", "Type": "UInt32", "Description": "max buffer size 0 means infinite"}, "send_evictions": {"Default": null, "Type": "Bool", "Description": ""}, "cacheMemory": {"Default": null, "Type": "RubyCache", "Description": ""}, "ruby_system": {"Default": null, "Type": "RubySystem", "Description": ""}, "addr_ranges": {"Default": "[<m5.params.AddrRange object at 0x7f8f007d6210>]", "Type": "AddrRange", "Description": "Address range this controller responds to"}, "p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "mandatory_queue_latency": {"Default": "1", "Type": "Cycles", "Description": "Default latency for requests added to the mandatory queue on top-level controllers"}}, "SimpleNetwork": {"p_state_clk_gate_bins": {"Default": "20", "Type": "Unsigned", "Description": "# bins in clk gated distribution"}, "p_state_clk_gate_min": {"Default": "1ns", "Type": "Latency", "Description": "Min value of the distribution"}, "ruby_system": {"Default": null, "Type": "RubySystem", "Description": ""}, "int_links": {"Default": null, "Type": "BasicIntLink", "Description": "Links between internal nodes"}, "routers": {"Default": null, "Type": "BasicRouter", "Description": "Network routers"}, "default_p_state": {"Default": "UNDEFINED", "Type": "PwrState", "Description": "Default Power State"}, "power_model": {"Default": "[]", "Type": "PowerModel", "Description": "Power models"}, "clk_domain": {"Default": "Parent.clk_domain", "Type": "ClockDomain", "Description": "Clock domain"}, "int_link_buffers": {"Default": null, "Type": "MessageBuffer", "Description": "Buffers for int_links"}, "number_of_virtual_networks": {"Default": null, "Type": "Unsigned", "Description": "Number of virtual networks used by the coherence protocol in use.  The on-chip network assumes the protocol numbers vnets starting from 0.  Therefore, the number of virtual networks should be one more than the highest numbered vnet in use."}, "adaptive_routing": {"Default": "False", "Type": "Bool", "Description": "enable adaptive routing"}, "eventq_index": {"Default": "Parent.eventq_index", "Type": "UInt32", "Description": "Event Queue Index"}, "ext_links": {"Default": null, "Type": "BasicExtLink", "Description": "Links to external nodes"}, "topology": {"Default": "Not Specified", "Type": "String", "Description": "the name of the imported topology module"}, "control_msg_size": {"Default": "8", "Type": "Int", "Description": ""}, "p_state_clk_gate_max": {"Default": "1s", "Type": "Latency", "Description": "Max value of the distribution"}, "buffer_size": {"Default": "0", "Type": "Int", "Description": "default buffer size; 0 indicates infinite buffering"}, "endpoint_bandwidth": {"Default": "1000", "Type": "Int", "Description": "bandwidth adjustment factor"}, "netifs": {"Default": null, "Type": "ClockedObject", "Description": "Network Interfaces"}}}