Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/41-openroad-repairantennas/1-diodeinsertion/pll_top.odb'…
Reading library file at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 14 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   pll_top
Die area:                 ( 0 0 ) ( 179015 189735 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2113
Number of terminals:      103
Number of snets:          2
Number of nets:           1664

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 265.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 50383.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5975.
[INFO DRT-0033] via shape region query size = 2232.
[INFO DRT-0033] met2 shape region query size = 782.
[INFO DRT-0033] via2 shape region query size = 1860.
[INFO DRT-0033] met3 shape region query size = 1179.
[INFO DRT-0033] via3 shape region query size = 1860.
[INFO DRT-0033] met4 shape region query size = 468.
[INFO DRT-0033] via4 shape region query size = 72.
[INFO DRT-0033] met5 shape region query size = 96.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1016 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 259 unique inst patterns.
[INFO DRT-0084]   Complete 947 groups.
#scanned instances     = 2113
#unique  instances     = 265
#stdCellGenAp          = 7525
#stdCellValidPlanarAp  = 21
#stdCellValidViaAp     = 5930
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 5257
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:01, memory = 138.12 (MB), peak = 138.12 (MB)

[INFO DRT-0157] Number of guides:     10254

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 25 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 27 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3922.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2786.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1365.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 75.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5287 vertical wires in 1 frboxes and 2861 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 499 vertical wires in 1 frboxes and 829 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 157.81 (MB), peak = 160.81 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 158.11 (MB), peak = 160.81 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 258.59 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 264.62 (MB).
    Completing 30% with 103 violations.
    elapsed time = 00:00:00, memory = 311.92 (MB).
    Completing 40% with 103 violations.
    elapsed time = 00:00:01, memory = 320.19 (MB).
    Completing 50% with 103 violations.
    elapsed time = 00:00:01, memory = 320.23 (MB).
    Completing 60% with 209 violations.
    elapsed time = 00:00:01, memory = 366.48 (MB).
    Completing 70% with 209 violations.
    elapsed time = 00:00:02, memory = 374.00 (MB).
    Completing 80% with 371 violations.
    elapsed time = 00:00:02, memory = 371.20 (MB).
    Completing 90% with 371 violations.
    elapsed time = 00:00:03, memory = 383.47 (MB).
    Completing 100% with 505 violations.
    elapsed time = 00:00:03, memory = 375.48 (MB).
[INFO DRT-0199]   Number of violations = 560.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      1      0      0      0
Metal Spacing       18      0     99     36     20
Recheck              0      0     41     14      0
Short                0      0    248     83      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 410.48 (MB), peak = 633.42 (MB)
Total wire length = 30244 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15309 um.
Total wire length on LAYER met2 = 14376 um.
Total wire length on LAYER met3 = 558 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10292.
Up-via summary (total 10292):

------------------------
 FR_MASTERSLICE        0
            li1     5260
           met1     4933
           met2       99
           met3        0
           met4        0
------------------------
                   10292


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 560 violations.
    elapsed time = 00:00:00, memory = 411.58 (MB).
    Completing 20% with 560 violations.
    elapsed time = 00:00:00, memory = 412.23 (MB).
    Completing 30% with 534 violations.
    elapsed time = 00:00:00, memory = 418.88 (MB).
    Completing 40% with 534 violations.
    elapsed time = 00:00:00, memory = 419.53 (MB).
    Completing 50% with 534 violations.
    elapsed time = 00:00:00, memory = 420.44 (MB).
    Completing 60% with 467 violations.
    elapsed time = 00:00:00, memory = 423.69 (MB).
    Completing 70% with 467 violations.
    elapsed time = 00:00:01, memory = 462.33 (MB).
    Completing 80% with 467 violations.
    elapsed time = 00:00:01, memory = 468.12 (MB).
    Completing 90% with 371 violations.
    elapsed time = 00:00:02, memory = 514.38 (MB).
    Completing 100% with 283 violations.
    elapsed time = 00:00:03, memory = 506.50 (MB).
[INFO DRT-0199]   Number of violations = 283.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          2      0      0      0
Metal Spacing        0     62     15     15
Short                0    156     33      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 525.66 (MB), peak = 739.56 (MB)
Total wire length = 30033 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15254 um.
Total wire length on LAYER met2 = 14195 um.
Total wire length on LAYER met3 = 583 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10206.
Up-via summary (total 10206):

------------------------
 FR_MASTERSLICE        0
            li1     5254
           met1     4855
           met2       97
           met3        0
           met4        0
------------------------
                   10206


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 283 violations.
    elapsed time = 00:00:00, memory = 525.66 (MB).
    Completing 20% with 283 violations.
    elapsed time = 00:00:00, memory = 525.66 (MB).
    Completing 30% with 283 violations.
    elapsed time = 00:00:00, memory = 525.67 (MB).
    Completing 40% with 306 violations.
    elapsed time = 00:00:01, memory = 526.19 (MB).
    Completing 50% with 306 violations.
    elapsed time = 00:00:01, memory = 529.80 (MB).
    Completing 60% with 306 violations.
    elapsed time = 00:00:02, memory = 531.22 (MB).
    Completing 70% with 294 violations.
    elapsed time = 00:00:02, memory = 528.94 (MB).
    Completing 80% with 294 violations.
    elapsed time = 00:00:02, memory = 529.31 (MB).
    Completing 90% with 326 violations.
    elapsed time = 00:00:03, memory = 541.70 (MB).
    Completing 100% with 339 violations.
    elapsed time = 00:00:04, memory = 536.78 (MB).
[INFO DRT-0199]   Number of violations = 339.
Viol/Layer        met1   met2   met3
Metal Spacing       79      9      3
Short              209     39      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 547.20 (MB), peak = 760.55 (MB)
Total wire length = 29909 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 15266 um.
Total wire length on LAYER met2 = 14080 um.
Total wire length on LAYER met3 = 562 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10134.
Up-via summary (total 10134):

------------------------
 FR_MASTERSLICE        0
            li1     5254
           met1     4785
           met2       95
           met3        0
           met4        0
------------------------
                   10134


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 339 violations.
    elapsed time = 00:00:00, memory = 549.72 (MB).
    Completing 20% with 339 violations.
    elapsed time = 00:00:00, memory = 550.28 (MB).
    Completing 30% with 289 violations.
    elapsed time = 00:00:00, memory = 552.81 (MB).
    Completing 40% with 289 violations.
    elapsed time = 00:00:00, memory = 556.83 (MB).
    Completing 50% with 289 violations.
    elapsed time = 00:00:01, memory = 559.17 (MB).
    Completing 60% with 252 violations.
    elapsed time = 00:00:02, memory = 602.12 (MB).
    Completing 70% with 252 violations.
    elapsed time = 00:00:03, memory = 602.12 (MB).
    Completing 80% with 103 violations.
    elapsed time = 00:00:03, memory = 600.12 (MB).
    Completing 90% with 103 violations.
    elapsed time = 00:00:03, memory = 601.30 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:03, memory = 600.30 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1   met2
Metal Spacing        8      6
Short                8      2
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 612.47 (MB), peak = 825.47 (MB)
Total wire length = 29972 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14992 um.
Total wire length on LAYER met2 = 14131 um.
Total wire length on LAYER met3 = 812 um.
Total wire length on LAYER met4 = 36 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10366.
Up-via summary (total 10366):

------------------------
 FR_MASTERSLICE        0
            li1     5254
           met1     4924
           met2      182
           met3        6
           met4        0
------------------------
                   10366


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 612.47 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 612.47 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 612.47 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 612.47 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 612.47 (MB).
    Completing 60% with 24 violations.
    elapsed time = 00:00:00, memory = 612.47 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 612.59 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:00, memory = 612.59 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:00, memory = 612.81 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 612.67 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 618.08 (MB), peak = 829.25 (MB)
Total wire length = 29963 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14978 um.
Total wire length on LAYER met2 = 14130 um.
Total wire length on LAYER met3 = 817 um.
Total wire length on LAYER met4 = 36 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10367.
Up-via summary (total 10367):

------------------------
 FR_MASTERSLICE        0
            li1     5254
           met1     4925
           met2      182
           met3        6
           met4        0
------------------------
                   10367


[INFO DRT-0198] Complete detail routing.
Total wire length = 29963 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 14978 um.
Total wire length on LAYER met2 = 14130 um.
Total wire length on LAYER met3 = 817 um.
Total wire length on LAYER met4 = 36 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 10367.
Up-via summary (total 10367):

------------------------
 FR_MASTERSLICE        0
            li1     5254
           met1     4925
           met2      182
           met3        6
           met4        0
------------------------
                   10367


[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:15, memory = 618.08 (MB), peak = 829.25 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               122     457.94
  Tap cell                                378     472.95
  Antenna cell                              1       2.50
  Buffer                                    1       3.75
  Clock buffer                             21     300.29
  Timing Repair Buffer                    375    2222.13
  Inverter                                 28     105.10
  Clock inverter                           11     120.12
  Sequential cell                         154    3084.21
  Multi-Input combinational cell         1022    7460.91
  Total                                  2113   14229.90
Writing OpenROAD database to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/43-openroad-detailedrouting/pll_top.odb'…
Writing netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/43-openroad-detailedrouting/pll_top.nl.v'…
Writing powered netlist to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/43-openroad-detailedrouting/pll_top.pnl.v'…
Writing layout to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/43-openroad-detailedrouting/pll_top.def'…
Writing timing constraints to '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/43-openroad-detailedrouting/pll_top.sdc'…
