/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[189] ? in_data[179] : in_data[122];
  assign celloutsig_1_7z = celloutsig_1_2z[3] ? celloutsig_1_5z : celloutsig_1_1z[4];
  assign celloutsig_0_3z = !(celloutsig_0_1z[4] ? celloutsig_0_0z[4] : celloutsig_0_1z[1]);
  assign celloutsig_1_5z = !(celloutsig_1_3z[1] ? celloutsig_1_4z : celloutsig_1_3z[1]);
  assign celloutsig_1_16z = ~(celloutsig_1_10z[1] | celloutsig_1_14z[0]);
  assign celloutsig_0_4z = in_data[35:32] == celloutsig_0_0z[3:0];
  assign celloutsig_1_4z = in_data[143:133] == { celloutsig_1_3z[4:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z[4:2], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z } || { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_12z } || { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_10z } < { celloutsig_1_2z[5:0], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_1_2z = { in_data[105:97], celloutsig_1_1z, celloutsig_1_1z } * { in_data[123:104], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_10z[4:1] * { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[166:160] : { in_data[110:107], 3'h0 };
  assign celloutsig_1_3z = in_data[96] ? { celloutsig_1_2z[19:16], celloutsig_1_0z } : celloutsig_1_1z[4:0];
  assign celloutsig_1_9z = { celloutsig_1_3z[2:0], celloutsig_1_3z } != { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_1z[4], celloutsig_1_0z, celloutsig_1_8z } != { celloutsig_1_2z[7:6], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[81:77] | in_data[61:57];
  assign celloutsig_1_12z = celloutsig_1_4z & celloutsig_1_2z[21];
  assign celloutsig_1_10z = { celloutsig_1_1z[3:0], celloutsig_1_8z } ^ in_data[101:97];
  assign celloutsig_1_19z = { celloutsig_1_3z[4], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_16z } ^ { celloutsig_1_2z[15:8], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_18z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[38:34];
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
