// Seed: 1759794919
module module_0 (
    output supply1 id_0,
    output uwire   id_1
);
  wire id_3;
  wire id_4, id_5;
  assign id_3 = id_5;
  logic id_6;
  wire id_7, id_8, id_9, id_10;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd28
) (
    input supply1 id_0,
    output supply1 _id_1,
    output wor id_2,
    output wand id_3[id_1 : 1],
    output logic id_4,
    input tri1 id_5,
    input wor id_6,
    input uwire id_7,
    input uwire id_8,
    input tri1 id_9
);
  initial id_4 <= 1;
  and primCall (id_2, id_9, id_6, id_7, id_0, id_8, id_5);
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
