/* 
 * Copyright (c) 2006-2016 RDA Microelectronics, Inc.
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*     http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/

                       
//------------------------------------------------------------------------
// File name      : base_address                                            
// Author         : liqiu                                                 
// Date of created: 2016-12-14 15:57:35                                                  
// Last modified  : 2016-12-14 15:57:35                                                  
//------------------------------------------------------------------------
// Reversion History:                                                     
// 2016-12-14 15:57:35 --  Create by liqiu                                               
//------------------------------------------------------------------------
#ifndef __BASE_ADDRESS_H__
#define __BASE_ADDRESS_H__
//Auto-gen by reg_gen
#define    REG_ABB_BASE                   0xA1A1a000          
#define    REG_UART_BASE                  0xA1A04000          
#define    REG_ROM1_BASE                  0xA1E00000          
#define    REG_SYS_IRQ_BASE               0xA1A17000          
#define    REG_PWM_BASE                   0xA1A0D000          
#define    REG_TIMER_BASE                 0xA1A0C000          
#define    REG_BT_MODEM_BASE              0xA1A16000          
#define    REG_BT_CORE_BASE               0xA1A0F000          
#define    REG_TRAP_BASE                  0xA1A14000          
#define    REG_WDT_BASE                   0xA1A13000          
#define    REG_CFG_REGS_BASE              0xA1A26000          
#define    REG_SDMMC_BASE                 0xA1A05000          
#define    REG_VOC_IRAM_BASE              0xA1960000          
#define    REG_VOC_XRAM_BASE              0xA1940000          
#define    REG_DEBUG_HOST_BASE            0xA1A3f000          
#define    REG_DEBUG_UART_BASE            0xA1A07000          
#define    REG_PMUC_BASE                  0xA1A01000          
#define    REG_FM_DSP_BASE                0xA1903000          
#define    REG_CALENDAR_BASE              0xA1A09000          
#define    REG_IR_BASE                    0xA1A0A000          
#define    REG_VOC_AHB_BASE               0xA1970000          
#define    REG_SYS_CTRL_BASE              0xA1A00000          
#define    REG_USB_ROLE_DET_BASE          0xA1A0E000          
#define    REG_AIF_BASE                   0xA1901000          
#define    REG_DBM_BASE                   0xA1A10000          
#define    REG_BT_LINK_BASE               0xA1700000          
#define    REG_USB_BASE                   0xA1A40000          
#define    REG_SYS_IFC_BASE               0xA1A02000          
#define    REG_IOMUX_BASE                 0xA1A03000          
#define    REG_SPI_BASE                   0xA1A06000          
#define    REG_GPADC_BASE                 0xA1A11000          
#define    REG_I2C_MASTER_BASE            0xA1A12000          
#define    REG_DMA_BASE                   0xA1A08000          
#define    REG_BB_IFC_BASE                0xA1900000          
#define    REG_RF_IF_BASE                 0xA1A19000          
#define    REG_SPIFLASH_BASE              0xA1A80000          
#define    REG_SPIFLASH_MEM_BASE          0xA8000000          
#define    REG_VOC_CFG_BASE               0xA195FF80          
#define    REG_ROM2_BASE                  0xA1E08000          
#define    REG_AUDIO_CODEC_BASE           0xA1902000          
#define    REG_GPIO_BASE                  0xA1A0B000          
#define    REG_BUF_RAM_BASE               0xA1D00000          
#define    REG_VOC_YRAM_BASE              0xA1948000          
#define    REG_DATA_RAM2_BASE             0xA1C08000          
#define    REG_DATA_RAM1_BASE             0xA1C00000          
#define    REG_XCPU_REG_BASE              0xA1A18000          
#define    REG_PMU_INTF_BASE              0xA1A1b000          

#endif


