<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › cm1_44xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cm1_44xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP44xx CM1 instance offset macros</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2011 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2009-2010 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Paul Walmsley (paul@pwsan.com)</span>
<span class="cm"> * Rajendra Nayak (rnayak@ti.com)</span>
<span class="cm"> * Benoit Cousson (b-cousson@ti.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This file is automatically generated from the OMAP hardware databases.</span>
<span class="cm"> * We respectfully ask that any modifications to this file be coordinated</span>
<span class="cm"> * with the public linux-omap@vger.kernel.org mailing list and the</span>
<span class="cm"> * authors above to ensure that the autogeneration scripts are kept</span>
<span class="cm"> * up-to-date with the file contents.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * XXX This file needs to be updated to align on one of &quot;OMAP4&quot;, &quot;OMAP44XX&quot;,</span>
<span class="cm"> *     or &quot;OMAP4430&quot;.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ARCH_ARM_MACH_OMAP2_CM1_44XX_H</span>
<span class="cp">#define __ARCH_ARM_MACH_OMAP2_CM1_44XX_H</span>

<span class="cm">/* CM1 base address */</span>
<span class="cp">#define OMAP4430_CM1_BASE		0x4a004000</span>

<span class="cp">#define OMAP44XX_CM1_REGADDR(inst, reg)				\</span>
<span class="cp">	OMAP2_L4_IO_ADDRESS(OMAP4430_CM1_BASE + (inst) + (reg))</span>

<span class="cm">/* CM1 instances */</span>
<span class="cp">#define OMAP4430_CM1_OCP_SOCKET_INST	0x0000</span>
<span class="cp">#define OMAP4430_CM1_CKGEN_INST		0x0100</span>
<span class="cp">#define OMAP4430_CM1_MPU_INST		0x0300</span>
<span class="cp">#define OMAP4430_CM1_TESLA_INST		0x0400</span>
<span class="cp">#define OMAP4430_CM1_ABE_INST		0x0500</span>
<span class="cp">#define OMAP4430_CM1_RESTORE_INST	0x0e00</span>
<span class="cp">#define OMAP4430_CM1_INSTR_INST		0x0f00</span>

<span class="cm">/* CM1 clockdomain register offsets (from instance start) */</span>
<span class="cp">#define OMAP4430_CM1_MPU_MPU_CDOFFS	0x0000</span>
<span class="cp">#define OMAP4430_CM1_TESLA_TESLA_CDOFFS	0x0000</span>
<span class="cp">#define OMAP4430_CM1_ABE_ABE_CDOFFS	0x0000</span>

<span class="cm">/* CM1 */</span>

<span class="cm">/* CM1.OCP_SOCKET_CM1 register offsets */</span>
<span class="cp">#define OMAP4_REVISION_CM1_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_REVISION_CM1				OMAP44XX_CM1_REGADDR(OMAP4430_CM1_OCP_SOCKET_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_CM1_PROFILING_CLKCTRL_OFFSET		0x0040</span>
<span class="cp">#define OMAP4430_CM_CM1_PROFILING_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_OCP_SOCKET_INST, 0x0040)</span>

<span class="cm">/* CM1.CKGEN_CM1 register offsets */</span>
<span class="cp">#define OMAP4_CM_CLKSEL_CORE_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_CORE				OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_CLKSEL_ABE_OFFSET			0x0008</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_ABE				OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_DLL_CTRL_OFFSET			0x0010</span>
<span class="cp">#define OMAP4430_CM_DLL_CTRL				OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0010)</span>
<span class="cp">#define OMAP4_CM_CLKMODE_DPLL_CORE_OFFSET		0x0020</span>
<span class="cp">#define OMAP4430_CM_CLKMODE_DPLL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0020)</span>
<span class="cp">#define OMAP4_CM_IDLEST_DPLL_CORE_OFFSET		0x0024</span>
<span class="cp">#define OMAP4430_CM_IDLEST_DPLL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0024)</span>
<span class="cp">#define OMAP4_CM_AUTOIDLE_DPLL_CORE_OFFSET		0x0028</span>
<span class="cp">#define OMAP4430_CM_AUTOIDLE_DPLL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0028)</span>
<span class="cp">#define OMAP4_CM_CLKSEL_DPLL_CORE_OFFSET		0x002c</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_DPLL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x002c)</span>
<span class="cp">#define OMAP4_CM_DIV_M2_DPLL_CORE_OFFSET		0x0030</span>
<span class="cp">#define OMAP4430_CM_DIV_M2_DPLL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0030)</span>
<span class="cp">#define OMAP4_CM_DIV_M3_DPLL_CORE_OFFSET		0x0034</span>
<span class="cp">#define OMAP4430_CM_DIV_M3_DPLL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0034)</span>
<span class="cp">#define OMAP4_CM_DIV_M4_DPLL_CORE_OFFSET		0x0038</span>
<span class="cp">#define OMAP4430_CM_DIV_M4_DPLL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0038)</span>
<span class="cp">#define OMAP4_CM_DIV_M5_DPLL_CORE_OFFSET		0x003c</span>
<span class="cp">#define OMAP4430_CM_DIV_M5_DPLL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x003c)</span>
<span class="cp">#define OMAP4_CM_DIV_M6_DPLL_CORE_OFFSET		0x0040</span>
<span class="cp">#define OMAP4430_CM_DIV_M6_DPLL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0040)</span>
<span class="cp">#define OMAP4_CM_DIV_M7_DPLL_CORE_OFFSET		0x0044</span>
<span class="cp">#define OMAP4430_CM_DIV_M7_DPLL_CORE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0044)</span>
<span class="cp">#define OMAP4_CM_SSC_DELTAMSTEP_DPLL_CORE_OFFSET	0x0048</span>
<span class="cp">#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0048)</span>
<span class="cp">#define OMAP4_CM_SSC_MODFREQDIV_DPLL_CORE_OFFSET	0x004c</span>
<span class="cp">#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x004c)</span>
<span class="cp">#define OMAP4_CM_EMU_OVERRIDE_DPLL_CORE_OFFSET		0x0050</span>
<span class="cp">#define OMAP4430_CM_EMU_OVERRIDE_DPLL_CORE		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0050)</span>
<span class="cp">#define OMAP4_CM_CLKMODE_DPLL_MPU_OFFSET		0x0060</span>
<span class="cp">#define OMAP4430_CM_CLKMODE_DPLL_MPU			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0060)</span>
<span class="cp">#define OMAP4_CM_IDLEST_DPLL_MPU_OFFSET			0x0064</span>
<span class="cp">#define OMAP4430_CM_IDLEST_DPLL_MPU			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0064)</span>
<span class="cp">#define OMAP4_CM_AUTOIDLE_DPLL_MPU_OFFSET		0x0068</span>
<span class="cp">#define OMAP4430_CM_AUTOIDLE_DPLL_MPU			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0068)</span>
<span class="cp">#define OMAP4_CM_CLKSEL_DPLL_MPU_OFFSET			0x006c</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_DPLL_MPU			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x006c)</span>
<span class="cp">#define OMAP4_CM_DIV_M2_DPLL_MPU_OFFSET			0x0070</span>
<span class="cp">#define OMAP4430_CM_DIV_M2_DPLL_MPU			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0070)</span>
<span class="cp">#define OMAP4_CM_SSC_DELTAMSTEP_DPLL_MPU_OFFSET		0x0088</span>
<span class="cp">#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_MPU		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0088)</span>
<span class="cp">#define OMAP4_CM_SSC_MODFREQDIV_DPLL_MPU_OFFSET		0x008c</span>
<span class="cp">#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_MPU		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x008c)</span>
<span class="cp">#define OMAP4_CM_BYPCLK_DPLL_MPU_OFFSET			0x009c</span>
<span class="cp">#define OMAP4430_CM_BYPCLK_DPLL_MPU			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x009c)</span>
<span class="cp">#define OMAP4_CM_CLKMODE_DPLL_IVA_OFFSET		0x00a0</span>
<span class="cp">#define OMAP4430_CM_CLKMODE_DPLL_IVA			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00a0)</span>
<span class="cp">#define OMAP4_CM_IDLEST_DPLL_IVA_OFFSET			0x00a4</span>
<span class="cp">#define OMAP4430_CM_IDLEST_DPLL_IVA			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00a4)</span>
<span class="cp">#define OMAP4_CM_AUTOIDLE_DPLL_IVA_OFFSET		0x00a8</span>
<span class="cp">#define OMAP4430_CM_AUTOIDLE_DPLL_IVA			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00a8)</span>
<span class="cp">#define OMAP4_CM_CLKSEL_DPLL_IVA_OFFSET			0x00ac</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_DPLL_IVA			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00ac)</span>
<span class="cp">#define OMAP4_CM_DIV_M4_DPLL_IVA_OFFSET			0x00b8</span>
<span class="cp">#define OMAP4430_CM_DIV_M4_DPLL_IVA			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00b8)</span>
<span class="cp">#define OMAP4_CM_DIV_M5_DPLL_IVA_OFFSET			0x00bc</span>
<span class="cp">#define OMAP4430_CM_DIV_M5_DPLL_IVA			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00bc)</span>
<span class="cp">#define OMAP4_CM_SSC_DELTAMSTEP_DPLL_IVA_OFFSET		0x00c8</span>
<span class="cp">#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_IVA		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00c8)</span>
<span class="cp">#define OMAP4_CM_SSC_MODFREQDIV_DPLL_IVA_OFFSET		0x00cc</span>
<span class="cp">#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_IVA		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00cc)</span>
<span class="cp">#define OMAP4_CM_BYPCLK_DPLL_IVA_OFFSET			0x00dc</span>
<span class="cp">#define OMAP4430_CM_BYPCLK_DPLL_IVA			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00dc)</span>
<span class="cp">#define OMAP4_CM_CLKMODE_DPLL_ABE_OFFSET		0x00e0</span>
<span class="cp">#define OMAP4430_CM_CLKMODE_DPLL_ABE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00e0)</span>
<span class="cp">#define OMAP4_CM_IDLEST_DPLL_ABE_OFFSET			0x00e4</span>
<span class="cp">#define OMAP4430_CM_IDLEST_DPLL_ABE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00e4)</span>
<span class="cp">#define OMAP4_CM_AUTOIDLE_DPLL_ABE_OFFSET		0x00e8</span>
<span class="cp">#define OMAP4430_CM_AUTOIDLE_DPLL_ABE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00e8)</span>
<span class="cp">#define OMAP4_CM_CLKSEL_DPLL_ABE_OFFSET			0x00ec</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_DPLL_ABE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00ec)</span>
<span class="cp">#define OMAP4_CM_DIV_M2_DPLL_ABE_OFFSET			0x00f0</span>
<span class="cp">#define OMAP4430_CM_DIV_M2_DPLL_ABE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00f0)</span>
<span class="cp">#define OMAP4_CM_DIV_M3_DPLL_ABE_OFFSET			0x00f4</span>
<span class="cp">#define OMAP4430_CM_DIV_M3_DPLL_ABE			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x00f4)</span>
<span class="cp">#define OMAP4_CM_SSC_DELTAMSTEP_DPLL_ABE_OFFSET		0x0108</span>
<span class="cp">#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_ABE		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0108)</span>
<span class="cp">#define OMAP4_CM_SSC_MODFREQDIV_DPLL_ABE_OFFSET		0x010c</span>
<span class="cp">#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_ABE		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x010c)</span>
<span class="cp">#define OMAP4_CM_CLKMODE_DPLL_DDRPHY_OFFSET		0x0120</span>
<span class="cp">#define OMAP4430_CM_CLKMODE_DPLL_DDRPHY			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0120)</span>
<span class="cp">#define OMAP4_CM_IDLEST_DPLL_DDRPHY_OFFSET		0x0124</span>
<span class="cp">#define OMAP4430_CM_IDLEST_DPLL_DDRPHY			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0124)</span>
<span class="cp">#define OMAP4_CM_AUTOIDLE_DPLL_DDRPHY_OFFSET		0x0128</span>
<span class="cp">#define OMAP4430_CM_AUTOIDLE_DPLL_DDRPHY		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0128)</span>
<span class="cp">#define OMAP4_CM_CLKSEL_DPLL_DDRPHY_OFFSET		0x012c</span>
<span class="cp">#define OMAP4430_CM_CLKSEL_DPLL_DDRPHY			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x012c)</span>
<span class="cp">#define OMAP4_CM_DIV_M2_DPLL_DDRPHY_OFFSET		0x0130</span>
<span class="cp">#define OMAP4430_CM_DIV_M2_DPLL_DDRPHY			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0130)</span>
<span class="cp">#define OMAP4_CM_DIV_M4_DPLL_DDRPHY_OFFSET		0x0138</span>
<span class="cp">#define OMAP4430_CM_DIV_M4_DPLL_DDRPHY			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0138)</span>
<span class="cp">#define OMAP4_CM_DIV_M5_DPLL_DDRPHY_OFFSET		0x013c</span>
<span class="cp">#define OMAP4430_CM_DIV_M5_DPLL_DDRPHY			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x013c)</span>
<span class="cp">#define OMAP4_CM_DIV_M6_DPLL_DDRPHY_OFFSET		0x0140</span>
<span class="cp">#define OMAP4430_CM_DIV_M6_DPLL_DDRPHY			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0140)</span>
<span class="cp">#define OMAP4_CM_SSC_DELTAMSTEP_DPLL_DDRPHY_OFFSET	0x0148</span>
<span class="cp">#define OMAP4430_CM_SSC_DELTAMSTEP_DPLL_DDRPHY		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0148)</span>
<span class="cp">#define OMAP4_CM_SSC_MODFREQDIV_DPLL_DDRPHY_OFFSET	0x014c</span>
<span class="cp">#define OMAP4430_CM_SSC_MODFREQDIV_DPLL_DDRPHY		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x014c)</span>
<span class="cp">#define OMAP4_CM_SHADOW_FREQ_CONFIG1_OFFSET		0x0160</span>
<span class="cp">#define OMAP4430_CM_SHADOW_FREQ_CONFIG1			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0160)</span>
<span class="cp">#define OMAP4_CM_SHADOW_FREQ_CONFIG2_OFFSET		0x0164</span>
<span class="cp">#define OMAP4430_CM_SHADOW_FREQ_CONFIG2			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0164)</span>
<span class="cp">#define OMAP4_CM_DYN_DEP_PRESCAL_OFFSET			0x0170</span>
<span class="cp">#define OMAP4430_CM_DYN_DEP_PRESCAL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0170)</span>
<span class="cp">#define OMAP4_CM_RESTORE_ST_OFFSET			0x0180</span>
<span class="cp">#define OMAP4430_CM_RESTORE_ST				OMAP44XX_CM1_REGADDR(OMAP4430_CM1_CKGEN_INST, 0x0180)</span>

<span class="cm">/* CM1.MPU_CM1 register offsets */</span>
<span class="cp">#define OMAP4_CM_MPU_CLKSTCTRL_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM_MPU_CLKSTCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_MPU_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_MPU_STATICDEP_OFFSET			0x0004</span>
<span class="cp">#define OMAP4430_CM_MPU_STATICDEP			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_MPU_INST, 0x0004)</span>
<span class="cp">#define OMAP4_CM_MPU_DYNAMICDEP_OFFSET			0x0008</span>
<span class="cp">#define OMAP4430_CM_MPU_DYNAMICDEP			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_MPU_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_MPU_MPU_CLKCTRL_OFFSET			0x0020</span>
<span class="cp">#define OMAP4430_CM_MPU_MPU_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_MPU_INST, 0x0020)</span>

<span class="cm">/* CM1.TESLA_CM1 register offsets */</span>
<span class="cp">#define OMAP4_CM_TESLA_CLKSTCTRL_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM_TESLA_CLKSTCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_TESLA_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM_TESLA_STATICDEP_OFFSET			0x0004</span>
<span class="cp">#define OMAP4430_CM_TESLA_STATICDEP			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_TESLA_INST, 0x0004)</span>
<span class="cp">#define OMAP4_CM_TESLA_DYNAMICDEP_OFFSET		0x0008</span>
<span class="cp">#define OMAP4430_CM_TESLA_DYNAMICDEP			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_TESLA_INST, 0x0008)</span>
<span class="cp">#define OMAP4_CM_TESLA_TESLA_CLKCTRL_OFFSET		0x0020</span>
<span class="cp">#define OMAP4430_CM_TESLA_TESLA_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_TESLA_INST, 0x0020)</span>

<span class="cm">/* CM1.ABE_CM1 register offsets */</span>
<span class="cp">#define OMAP4_CM1_ABE_CLKSTCTRL_OFFSET			0x0000</span>
<span class="cp">#define OMAP4430_CM1_ABE_CLKSTCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0000)</span>
<span class="cp">#define OMAP4_CM1_ABE_L4ABE_CLKCTRL_OFFSET		0x0020</span>
<span class="cp">#define OMAP4430_CM1_ABE_L4ABE_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0020)</span>
<span class="cp">#define OMAP4_CM1_ABE_AESS_CLKCTRL_OFFSET		0x0028</span>
<span class="cp">#define OMAP4430_CM1_ABE_AESS_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0028)</span>
<span class="cp">#define OMAP4_CM1_ABE_PDM_CLKCTRL_OFFSET		0x0030</span>
<span class="cp">#define OMAP4430_CM1_ABE_PDM_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0030)</span>
<span class="cp">#define OMAP4_CM1_ABE_DMIC_CLKCTRL_OFFSET		0x0038</span>
<span class="cp">#define OMAP4430_CM1_ABE_DMIC_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0038)</span>
<span class="cp">#define OMAP4_CM1_ABE_MCASP_CLKCTRL_OFFSET		0x0040</span>
<span class="cp">#define OMAP4430_CM1_ABE_MCASP_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0040)</span>
<span class="cp">#define OMAP4_CM1_ABE_MCBSP1_CLKCTRL_OFFSET		0x0048</span>
<span class="cp">#define OMAP4430_CM1_ABE_MCBSP1_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0048)</span>
<span class="cp">#define OMAP4_CM1_ABE_MCBSP2_CLKCTRL_OFFSET		0x0050</span>
<span class="cp">#define OMAP4430_CM1_ABE_MCBSP2_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0050)</span>
<span class="cp">#define OMAP4_CM1_ABE_MCBSP3_CLKCTRL_OFFSET		0x0058</span>
<span class="cp">#define OMAP4430_CM1_ABE_MCBSP3_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0058)</span>
<span class="cp">#define OMAP4_CM1_ABE_SLIMBUS_CLKCTRL_OFFSET		0x0060</span>
<span class="cp">#define OMAP4430_CM1_ABE_SLIMBUS_CLKCTRL		OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0060)</span>
<span class="cp">#define OMAP4_CM1_ABE_TIMER5_CLKCTRL_OFFSET		0x0068</span>
<span class="cp">#define OMAP4430_CM1_ABE_TIMER5_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0068)</span>
<span class="cp">#define OMAP4_CM1_ABE_TIMER6_CLKCTRL_OFFSET		0x0070</span>
<span class="cp">#define OMAP4430_CM1_ABE_TIMER6_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0070)</span>
<span class="cp">#define OMAP4_CM1_ABE_TIMER7_CLKCTRL_OFFSET		0x0078</span>
<span class="cp">#define OMAP4430_CM1_ABE_TIMER7_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0078)</span>
<span class="cp">#define OMAP4_CM1_ABE_TIMER8_CLKCTRL_OFFSET		0x0080</span>
<span class="cp">#define OMAP4430_CM1_ABE_TIMER8_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0080)</span>
<span class="cp">#define OMAP4_CM1_ABE_WDT3_CLKCTRL_OFFSET		0x0088</span>
<span class="cp">#define OMAP4430_CM1_ABE_WDT3_CLKCTRL			OMAP44XX_CM1_REGADDR(OMAP4430_CM1_ABE_INST, 0x0088)</span>

<span class="cm">/* Function prototypes */</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">omap4_cm1_read_inst_reg</span><span class="p">(</span><span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">idx</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap4_cm1_write_inst_reg</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">u16</span> <span class="n">idx</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">omap4_cm1_rmw_inst_reg_bits</span><span class="p">(</span><span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">,</span> <span class="n">s16</span> <span class="n">inst</span><span class="p">,</span> <span class="n">s16</span> <span class="n">idx</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
