#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 19 23:11:06 2024
# Process ID: 35044
# Current directory: F:/ElectronicWork/Projects/vivado2019.2/soda_function
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38632 F:\ElectronicWork\Projects\vivado2019.2\soda_function\soda_function.xpr
# Log file: F:/ElectronicWork/Projects/vivado2019.2/soda_function/vivado.log
# Journal file: F:/ElectronicWork/Projects/vivado2019.2/soda_function\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/ElectronicWork/Software/vivado2019.2/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/ElectronicWork/Software/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.srcs/sources_1/new/TFT_char.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFT_char
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
WARNING: [VRFC 10-3380] identifier 'miao_cnt' is used before its declaration [F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.srcs/sources_1/new/Top.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.srcs/sources_1/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.srcs/sources_1/new/one_second_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_second_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.srcs/sources_1/new/tft_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tft_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.srcs/sources_1/new/tft_pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tft_pic
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.srcs/sim_1/new/tb_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Top
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim'
"xelab -wto 52c0534bb67d47cb9e7f6d0594d392a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/ElectronicWork/Software/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 52c0534bb67d47cb9e7f6d0594d392a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.one_second_timer
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.tft_ctrl
Compiling module xil_defaultlib.tft_pic
Compiling module xil_defaultlib.TFT_char
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim/xsim.dir/tb_Top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 19 23:36:44 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Top_behav -key {Behavioral:sim_1:Functional:tb_Top} -tclbatch {tb_Top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1243.520 ; gain = 60.117
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_Top/Top_inst/dollars_in}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_Top/Top_inst/dollars_out1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_Top/Top_inst/dollars_out2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_Top/Top_inst/start}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_Top/Top_inst/done}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_Top/Top_inst/miao_cnt}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/ElectronicWork/Software/vivado2019.2/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.sim/sim_1/behav/xsim'
"xelab -wto 52c0534bb67d47cb9e7f6d0594d392a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/ElectronicWork/Software/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 52c0534bb67d47cb9e7f6d0594d392a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Top_behav xil_defaultlib.tb_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1245.012 ; gain = 0.000
save_wave_config {F:/ElectronicWork/Projects/vivado2019.2/soda_function/tb_Top_behav.wcfg}
add_files -fileset sim_1 -norecurse F:/ElectronicWork/Projects/vivado2019.2/soda_function/tb_Top_behav.wcfg
set_property xsim.view F:/ElectronicWork/Projects/vivado2019.2/soda_function/tb_Top_behav.wcfg [get_filesets sim_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.runs/synth_1

launch_runs synth_1 -jobs 20
[Fri Dec 20 01:04:38 2024] Launched synth_1...
Run output will be captured here: F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Fri Dec 20 01:10:02 2024] Launched impl_1...
Run output will be captured here: F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Fri Dec 20 01:11:07 2024] Launched impl_1...
Run output will be captured here: F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1364.203 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2576.477 ; gain = 1212.273
set_property PROGRAM.FILE {F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.runs/impl_1/Top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ElectronicWork/Projects/vivado2019.2/soda_function/soda_function.runs/impl_1/Top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210357A7D00EA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 01:14:58 2024...
