// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_top_alignedtoline_per_layer_loop3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        points_address0,
        points_ce0,
        points_q0,
        points_address1,
        points_ce1,
        points_q1,
        num_points_address0,
        num_points_ce0,
        num_points_q0,
        num_points_address1,
        num_points_ce1,
        num_points_q1,
        p_read,
        z_top,
        leftRight_offset,
        init_patch_address0,
        init_patch_ce0,
        init_patch_we0,
        init_patch_d0,
        init_patch_address1,
        init_patch_ce1,
        init_patch_we1,
        init_patch_d1,
        i_offset
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_state8 = 37'd128;
parameter    ap_ST_fsm_state9 = 37'd256;
parameter    ap_ST_fsm_state10 = 37'd512;
parameter    ap_ST_fsm_state11 = 37'd1024;
parameter    ap_ST_fsm_state12 = 37'd2048;
parameter    ap_ST_fsm_state13 = 37'd4096;
parameter    ap_ST_fsm_state14 = 37'd8192;
parameter    ap_ST_fsm_state15 = 37'd16384;
parameter    ap_ST_fsm_state16 = 37'd32768;
parameter    ap_ST_fsm_state17 = 37'd65536;
parameter    ap_ST_fsm_state18 = 37'd131072;
parameter    ap_ST_fsm_state19 = 37'd262144;
parameter    ap_ST_fsm_state20 = 37'd524288;
parameter    ap_ST_fsm_state21 = 37'd1048576;
parameter    ap_ST_fsm_state22 = 37'd2097152;
parameter    ap_ST_fsm_state23 = 37'd4194304;
parameter    ap_ST_fsm_state24 = 37'd8388608;
parameter    ap_ST_fsm_state25 = 37'd16777216;
parameter    ap_ST_fsm_state26 = 37'd33554432;
parameter    ap_ST_fsm_state27 = 37'd67108864;
parameter    ap_ST_fsm_state28 = 37'd134217728;
parameter    ap_ST_fsm_state29 = 37'd268435456;
parameter    ap_ST_fsm_state30 = 37'd536870912;
parameter    ap_ST_fsm_state31 = 37'd1073741824;
parameter    ap_ST_fsm_state32 = 37'd2147483648;
parameter    ap_ST_fsm_state33 = 37'd4294967296;
parameter    ap_ST_fsm_state34 = 37'd8589934592;
parameter    ap_ST_fsm_state35 = 37'd17179869184;
parameter    ap_ST_fsm_state36 = 37'd34359738368;
parameter    ap_ST_fsm_state37 = 37'd68719476736;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] points_address0;
output   points_ce0;
input  [127:0] points_q0;
output  [11:0] points_address1;
output   points_ce1;
input  [127:0] points_q1;
output  [2:0] num_points_address0;
output   num_points_ce0;
input  [31:0] num_points_q0;
output  [2:0] num_points_address1;
output   num_points_ce1;
input  [31:0] num_points_q1;
input  [31:0] p_read;
input  [31:0] z_top;
input  [0:0] leftRight_offset;
output  [6:0] init_patch_address0;
output   init_patch_ce0;
output   init_patch_we0;
output  [95:0] init_patch_d0;
output  [6:0] init_patch_address1;
output   init_patch_ce1;
output   init_patch_we1;
output  [95:0] init_patch_d1;
input  [2:0] i_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] points_address0;
reg points_ce0;
reg[11:0] points_address1;
reg points_ce1;
reg[2:0] num_points_address0;
reg num_points_ce0;
reg num_points_ce1;
reg[6:0] init_patch_address0;
reg init_patch_ce0;
reg init_patch_we0;
reg[95:0] init_patch_d0;
reg[6:0] init_patch_address1;
reg init_patch_ce1;
reg init_patch_we1;
reg[95:0] init_patch_d1;

(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] get_radiiradii_address0;
reg    get_radiiradii_ce0;
wire   [31:0] get_radiiradii_q0;
reg   [31:0] lbVal_constprop;
reg   [31:0] rbVal_constprop;
wire   [31:0] grp_fu_971_p3;
reg   [31:0] reg_1039;
wire    ap_CS_fsm_state6;
wire   [0:0] leftRight_offset_read_read_fu_342_p2;
wire   [0:0] icmp_ln874_fu_1474_p2;
wire   [0:0] grp_fu_951_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln874_1_fu_1570_p2;
wire   [31:0] grp_fu_997_p2;
reg   [31:0] reg_1043;
wire   [63:0] zext_ln98_fu_1059_p1;
reg   [63:0] zext_ln98_reg_4562;
wire    ap_CS_fsm_state2;
wire   [57:0] r_V_2_fu_1136_p2;
reg   [57:0] r_V_2_reg_4577;
reg   [0:0] tmp_28_reg_4582;
wire   [184:0] mul_ln1148_fu_1161_p2;
reg   [184:0] mul_ln1148_reg_4588;
wire    ap_CS_fsm_state3;
reg   [51:0] tmp_30_reg_4593;
reg   [31:0] projectionToRow_V_reg_4599;
wire    ap_CS_fsm_state4;
reg   [6:0] init_patch_addr_reg_4609;
reg   [6:0] init_patch_addr_1_reg_4614;
reg   [6:0] init_patch_addr_2_reg_4619;
reg   [6:0] init_patch_addr_3_reg_4624;
reg   [6:0] init_patch_addr_4_reg_4629;
reg   [6:0] init_patch_addr_5_reg_4634;
reg   [6:0] init_patch_addr_6_reg_4639;
reg   [6:0] init_patch_addr_7_reg_4644;
reg   [6:0] init_patch_addr_8_reg_4649;
reg   [6:0] init_patch_addr_9_reg_4654;
reg   [6:0] init_patch_addr_10_reg_4659;
reg   [6:0] init_patch_addr_11_reg_4664;
reg   [6:0] init_patch_addr_12_reg_4669;
reg   [6:0] init_patch_addr_13_reg_4674;
reg   [6:0] init_patch_addr_14_reg_4679;
reg   [6:0] init_patch_addr_15_reg_4684;
reg   [31:0] start_index_V_1_load_reg_4689;
wire   [0:0] grp_fu_957_p3;
reg   [0:0] p_Result_40_reg_4708;
wire   [0:0] grp_fu_1033_p2;
reg   [0:0] icmp_ln908_reg_4713;
wire   [0:0] select_ln908_fu_1552_p3;
reg   [0:0] select_ln908_reg_4718;
wire   [10:0] trunc_ln893_fu_1560_p1;
reg   [10:0] trunc_ln893_reg_4723;
reg   [0:0] icmp_ln874_1_reg_4728;
reg   [0:0] icmp_ln885_1_reg_4732;
reg   [0:0] p_Result_44_reg_4736;
reg   [0:0] icmp_ln908_1_reg_4741;
wire   [0:0] select_ln908_2_fu_1647_p3;
reg   [0:0] select_ln908_2_reg_4746;
wire   [10:0] trunc_ln893_1_fu_1655_p1;
reg   [10:0] trunc_ln893_1_reg_4751;
wire   [63:0] bitcast_ln734_1_fu_1759_p1;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln1506_fu_1774_p2;
reg   [0:0] icmp_ln1506_reg_4761;
wire   [0:0] icmp_ln1506_1_fu_1780_p2;
reg   [0:0] icmp_ln1506_1_reg_4766;
wire   [0:0] and_ln1506_fu_1790_p2;
reg   [0:0] and_ln1506_reg_4771;
wire    ap_CS_fsm_state9;
wire   [11:0] ret_52_fu_1875_p1;
reg   [11:0] ret_52_reg_4780;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln878_fu_1892_p2;
reg   [0:0] icmp_ln878_reg_4798;
wire   [8:0] trunc_ln1461_fu_1898_p1;
reg   [8:0] trunc_ln1461_reg_4802;
wire   [15:0] shl_ln3_fu_1908_p3;
reg   [15:0] shl_ln3_reg_4820;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg   [2:0] lshr_ln471_8_reg_4878;
reg   [2:0] lshr_ln471_9_reg_4883;
reg   [2:0] lshr_ln471_s_reg_4888;
reg   [2:0] lshr_ln471_10_reg_4893;
reg   [2:0] lshr_ln471_11_reg_4898;
reg   [2:0] lshr_ln471_12_reg_4903;
reg   [2:0] lshr_ln471_13_reg_4908;
reg   [2:0] lshr_ln471_14_reg_4913;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire   [63:0] bitcast_ln734_fu_2811_p1;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln1505_fu_2826_p2;
reg   [0:0] icmp_ln1505_reg_4963;
wire   [0:0] icmp_ln1505_1_fu_2832_p2;
reg   [0:0] icmp_ln1505_1_reg_4968;
wire   [31:0] start_index_V_fu_2848_p2;
wire    ap_CS_fsm_state20;
wire   [0:0] and_ln1505_fu_2842_p2;
wire   [11:0] trunc_ln1346_fu_2862_p1;
reg   [11:0] trunc_ln1346_reg_4981;
wire    ap_CS_fsm_state21;
wire   [11:0] ret_20_fu_2879_p1;
reg   [11:0] ret_20_reg_4999;
wire   [15:0] shl_ln2_fu_2895_p3;
reg   [15:0] shl_ln2_reg_5020;
wire   [0:0] icmp_ln886_fu_2889_p2;
wire   [8:0] trunc_ln432_fu_2926_p1;
reg   [8:0] trunc_ln432_reg_5038;
wire   [8:0] empty_fu_2992_p1;
reg   [8:0] empty_reg_5066;
wire   [15:0] shl_ln1_fu_3002_p3;
reg   [15:0] shl_ln1_reg_5084;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
reg   [2:0] lshr_ln432_8_reg_5142;
reg   [2:0] lshr_ln432_9_reg_5147;
reg   [2:0] lshr_ln432_s_reg_5152;
reg   [2:0] lshr_ln432_10_reg_5157;
reg   [2:0] lshr_ln432_11_reg_5162;
reg   [2:0] lshr_ln432_12_reg_5167;
reg   [2:0] lshr_ln432_13_reg_5172;
reg   [2:0] lshr_ln432_14_reg_5177;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
reg   [2:0] lshr_ln424_8_reg_5252;
reg   [2:0] lshr_ln424_9_reg_5257;
reg   [2:0] lshr_ln424_s_reg_5262;
reg   [2:0] lshr_ln424_10_reg_5267;
reg   [2:0] lshr_ln424_11_reg_5272;
reg   [2:0] lshr_ln424_12_reg_5277;
reg   [2:0] lshr_ln424_13_reg_5282;
reg   [2:0] lshr_ln424_14_reg_5287;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire   [2:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_address0;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_ce0;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_d0;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_we0;
wire   [2:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_address1;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_ce1;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_d1;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_we1;
wire   [11:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_address0;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_ce0;
wire   [127:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_d0;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_we0;
wire   [11:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_address1;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_ce1;
wire   [127:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_d1;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_we1;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_left_bound;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_right_bound;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_index;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_value_o;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_lbVal_constprop_o;
wire   [31:0] grp_p_find_boundaries_and_starting_index_and_value7_fu_922_rbVal_constprop_o;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_start;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_left_bound_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_right_bound_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_lbVal_constprop_o_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_rbVal_constprop_o_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_index_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_value_o_ap_vld;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready;
wire    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_idle;
reg    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_continue;
wire   [31:0] start_index_V_2_fu_1850_p2;
reg  signed [31:0] ap_phi_mux_lhs_4_phi_fu_899_p8;
reg  signed [31:0] lhs_4_reg_896;
reg  signed [31:0] lhs_reg_909;
reg    grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_sync_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready;
wire    ap_sync_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done;
reg    ap_block_state5_on_subcall_done;
reg    ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready;
reg    ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done;
reg   [31:0] left_bound_V_fu_316;
reg   [31:0] right_bound_V_fu_320;
reg   [31:0] start_index_V_3_fu_308;
reg   [31:0] start_value_V_fu_312;
wire   [63:0] zext_ln432_fu_1241_p1;
wire   [63:0] tmp_9_fu_1252_p3;
wire   [63:0] tmp_10_fu_1267_p3;
wire   [63:0] tmp_11_fu_1282_p3;
wire   [63:0] tmp_12_fu_1297_p3;
wire   [63:0] tmp_13_fu_1312_p3;
wire   [63:0] tmp_14_fu_1327_p3;
wire   [63:0] tmp_15_fu_1342_p3;
wire   [63:0] tmp_16_fu_1357_p3;
wire   [63:0] tmp_17_fu_1372_p3;
wire   [63:0] tmp_18_fu_1387_p3;
wire   [63:0] tmp_19_fu_1402_p3;
wire   [63:0] tmp_20_fu_1417_p3;
wire   [63:0] tmp_21_fu_1432_p3;
wire   [63:0] tmp_22_fu_1447_p3;
wire   [63:0] tmp_23_fu_1462_p3;
wire   [63:0] zext_ln449_fu_1841_p1;
wire   [63:0] zext_ln471_fu_1953_p1;
wire   [63:0] zext_ln471_1_fu_2002_p1;
wire   [63:0] zext_ln471_2_fu_2058_p1;
wire   [63:0] zext_ln471_3_fu_2104_p1;
wire   [63:0] zext_ln471_4_fu_2160_p1;
wire   [63:0] zext_ln471_5_fu_2206_p1;
wire   [63:0] zext_ln471_6_fu_2262_p1;
wire   [63:0] zext_ln471_7_fu_2308_p1;
wire   [63:0] zext_ln471_8_fu_2553_p1;
wire   [63:0] zext_ln471_9_fu_2570_p1;
wire   [63:0] zext_ln471_10_fu_2597_p1;
wire   [63:0] zext_ln471_11_fu_2614_p1;
wire   [63:0] zext_ln471_12_fu_2641_p1;
wire   [63:0] zext_ln471_13_fu_2658_p1;
wire   [63:0] zext_ln471_14_fu_2685_p1;
wire   [63:0] zext_ln471_15_fu_2696_p1;
wire   [63:0] zext_ln432_1_fu_2938_p1;
wire   [63:0] zext_ln432_2_fu_2987_p1;
wire   [63:0] zext_ln424_fu_3047_p1;
wire   [63:0] zext_ln424_1_fu_3096_p1;
wire   [63:0] zext_ln432_3_fu_3152_p1;
wire   [63:0] zext_ln432_4_fu_3198_p1;
wire   [63:0] zext_ln432_5_fu_3254_p1;
wire   [63:0] zext_ln432_6_fu_3300_p1;
wire   [63:0] zext_ln432_7_fu_3356_p1;
wire   [63:0] zext_ln432_8_fu_3402_p1;
wire   [63:0] zext_ln432_9_fu_3653_p1;
wire   [63:0] zext_ln432_10_fu_3670_p1;
wire   [63:0] zext_ln432_11_fu_3697_p1;
wire   [63:0] zext_ln432_12_fu_3714_p1;
wire   [63:0] zext_ln432_13_fu_3741_p1;
wire   [63:0] zext_ln432_14_fu_3758_p1;
wire   [63:0] zext_ln432_15_fu_3785_p1;
wire   [63:0] zext_ln432_16_fu_3802_p1;
wire   [63:0] zext_ln424_2_fu_3868_p1;
wire   [63:0] zext_ln424_3_fu_3914_p1;
wire   [63:0] zext_ln424_4_fu_3970_p1;
wire   [63:0] zext_ln424_5_fu_4016_p1;
wire   [63:0] zext_ln424_6_fu_4072_p1;
wire   [63:0] zext_ln424_7_fu_4118_p1;
wire   [63:0] zext_ln424_8_fu_4363_p1;
wire   [63:0] zext_ln424_9_fu_4380_p1;
wire   [63:0] zext_ln424_10_fu_4407_p1;
wire   [63:0] zext_ln424_11_fu_4424_p1;
wire   [63:0] zext_ln424_12_fu_4451_p1;
wire   [63:0] zext_ln424_13_fu_4468_p1;
wire   [63:0] zext_ln424_14_fu_4495_p1;
wire   [63:0] zext_ln424_15_fu_4506_p1;
wire   [31:0] start_value_V_1_fu_1861_p2;
wire   [95:0] trunc_ln471_fu_2007_p1;
wire   [95:0] trunc_ln471_1_fu_2012_p1;
wire   [95:0] trunc_ln471_2_fu_2109_p1;
wire   [95:0] trunc_ln471_3_fu_2114_p1;
wire   [95:0] trunc_ln471_4_fu_2211_p1;
wire   [95:0] trunc_ln471_5_fu_2216_p1;
wire   [95:0] trunc_ln471_6_fu_2531_p1;
wire   [95:0] trunc_ln471_7_fu_2536_p1;
wire   [95:0] trunc_ln471_8_fu_2575_p1;
wire   [95:0] trunc_ln471_9_fu_2580_p1;
wire   [95:0] trunc_ln471_10_fu_2619_p1;
wire   [95:0] trunc_ln471_11_fu_2624_p1;
wire   [95:0] trunc_ln471_12_fu_2663_p1;
wire   [95:0] trunc_ln471_13_fu_2668_p1;
wire    ap_CS_fsm_state18;
wire   [95:0] trunc_ln471_14_fu_2701_p1;
wire   [95:0] trunc_ln471_15_fu_2706_p1;
wire   [95:0] trunc_ln432_1_fu_3101_p1;
wire   [95:0] trunc_ln432_2_fu_3106_p1;
wire   [95:0] trunc_ln432_3_fu_3203_p1;
wire   [95:0] trunc_ln432_4_fu_3208_p1;
wire   [95:0] trunc_ln432_5_fu_3305_p1;
wire   [95:0] trunc_ln432_6_fu_3310_p1;
wire   [95:0] trunc_ln432_7_fu_3631_p1;
wire   [95:0] trunc_ln432_8_fu_3636_p1;
wire   [95:0] trunc_ln432_9_fu_3675_p1;
wire   [95:0] trunc_ln432_10_fu_3680_p1;
wire   [95:0] trunc_ln432_11_fu_3719_p1;
wire   [95:0] trunc_ln432_12_fu_3724_p1;
wire   [95:0] trunc_ln432_13_fu_3763_p1;
wire   [95:0] trunc_ln432_14_fu_3768_p1;
wire    ap_CS_fsm_state29;
wire   [95:0] trunc_ln432_15_fu_3807_p1;
wire   [95:0] trunc_ln432_16_fu_3812_p1;
wire   [95:0] trunc_ln424_fu_3817_p1;
wire   [95:0] trunc_ln424_1_fu_3822_p1;
wire   [95:0] trunc_ln424_2_fu_3919_p1;
wire   [95:0] trunc_ln424_3_fu_3924_p1;
wire   [95:0] trunc_ln424_4_fu_4021_p1;
wire   [95:0] trunc_ln424_5_fu_4026_p1;
wire   [95:0] trunc_ln424_6_fu_4341_p1;
wire   [95:0] trunc_ln424_7_fu_4346_p1;
wire   [95:0] trunc_ln424_8_fu_4385_p1;
wire   [95:0] trunc_ln424_9_fu_4390_p1;
wire   [95:0] trunc_ln424_10_fu_4429_p1;
wire   [95:0] trunc_ln424_11_fu_4434_p1;
wire   [95:0] trunc_ln424_12_fu_4473_p1;
wire   [95:0] trunc_ln424_13_fu_4478_p1;
wire    ap_CS_fsm_state37;
wire   [95:0] trunc_ln424_14_fu_4511_p1;
wire   [95:0] trunc_ln424_15_fu_4516_p1;
reg   [63:0] grp_fu_942_p0;
reg   [63:0] grp_fu_942_p1;
wire   [31:0] grp_fu_965_p2;
reg   [31:0] grp_fu_979_p4;
reg   [31:0] grp_fu_989_p3;
wire   [31:0] grp_fu_1003_p2;
wire   [30:0] grp_fu_1009_p4;
wire   [4:0] trunc_ln731_fu_1096_p1;
wire  signed [31:0] sext_ln703_2_fu_1112_p0;
wire  signed [32:0] sext_ln703_fu_1108_p1;
wire  signed [32:0] sext_ln703_2_fu_1112_p1;
wire   [24:0] y_V_fu_1100_p3;
wire  signed [32:0] ret_V_6_fu_1116_p2;
wire   [24:0] ret_V_5_fu_1122_p2;
wire   [24:0] r_V_2_fu_1136_p1;
wire  signed [77:0] tmp_24_fu_1150_p3;
wire   [107:0] mul_ln1148_fu_1161_p1;
wire   [184:0] sub_ln1148_fu_1177_p2;
wire   [51:0] tmp_29_fu_1182_p4;
wire   [51:0] select_ln1148_fu_1192_p3;
wire   [51:0] sub_ln1148_1_fu_1198_p2;
wire  signed [31:0] rhs_fu_1210_p1;
wire   [51:0] select_ln1148_1_fu_1204_p3;
wire   [51:0] rhs_fu_1210_p3;
wire   [51:0] ret_V_fu_1217_p2;
wire   [6:0] tmp_fu_1234_p3;
wire   [6:0] or_ln432_fu_1246_p2;
wire   [6:0] or_ln432_1_fu_1261_p2;
wire   [6:0] or_ln432_2_fu_1276_p2;
wire   [6:0] or_ln432_3_fu_1291_p2;
wire   [6:0] or_ln424_fu_1306_p2;
wire   [6:0] or_ln424_1_fu_1321_p2;
wire   [6:0] or_ln424_2_fu_1336_p2;
wire   [6:0] or_ln424_3_fu_1351_p2;
wire   [6:0] or_ln424_4_fu_1366_p2;
wire   [6:0] or_ln424_5_fu_1381_p2;
wire   [6:0] or_ln424_6_fu_1396_p2;
wire   [6:0] or_ln424_7_fu_1411_p2;
wire   [6:0] or_ln424_8_fu_1426_p2;
wire   [6:0] or_ln424_9_fu_1441_p2;
wire   [6:0] or_ln424_10_fu_1456_p2;
wire   [5:0] trunc_ln897_fu_1480_p1;
wire   [5:0] sub_ln897_fu_1484_p2;
wire   [31:0] zext_ln897_fu_1490_p1;
wire   [31:0] lshr_ln897_fu_1494_p2;
wire   [31:0] shl_ln899_fu_1500_p2;
wire   [31:0] or_ln899_2_fu_1506_p2;
wire   [31:0] and_ln899_fu_1512_p2;
wire   [0:0] tmp_33_fu_1524_p3;
wire   [0:0] grp_fu_1025_p3;
wire   [0:0] xor_ln899_fu_1532_p2;
wire   [0:0] grp_fu_1019_p2;
wire   [0:0] icmp_ln899_fu_1518_p2;
wire   [0:0] select_ln896_fu_1544_p3;
wire   [0:0] and_ln899_1_fu_1538_p2;
wire   [31:0] add_ln442_fu_1564_p2;
wire   [5:0] trunc_ln897_1_fu_1575_p1;
wire   [5:0] sub_ln897_1_fu_1579_p2;
wire   [31:0] zext_ln897_1_fu_1585_p1;
wire   [31:0] lshr_ln897_1_fu_1589_p2;
wire   [31:0] shl_ln899_1_fu_1595_p2;
wire   [31:0] or_ln899_fu_1601_p2;
wire   [31:0] and_ln899_2_fu_1607_p2;
wire   [0:0] tmp_37_fu_1619_p3;
wire   [0:0] xor_ln899_1_fu_1627_p2;
wire   [0:0] icmp_ln899_1_fu_1613_p2;
wire   [0:0] select_ln896_1_fu_1639_p3;
wire   [0:0] and_ln899_3_fu_1633_p2;
wire   [31:0] grp_fu_1047_p2;
wire   [63:0] zext_ln909_3_fu_1659_p1;
wire   [63:0] zext_ln909_1_fu_1663_p1;
wire   [31:0] grp_fu_1053_p2;
wire   [63:0] zext_ln908_1_fu_1673_p1;
wire   [63:0] lshr_ln908_1_fu_1677_p2;
wire   [63:0] shl_ln909_1_fu_1667_p2;
wire   [63:0] m_27_fu_1683_p3;
wire   [63:0] zext_ln911_1_fu_1690_p1;
wire   [63:0] m_28_fu_1693_p2;
wire   [62:0] m_33_fu_1699_p4;
wire   [0:0] p_Result_36_fu_1713_p3;
wire   [10:0] sub_ln915_1_fu_1729_p2;
wire   [10:0] select_ln893_1_fu_1721_p3;
wire   [10:0] add_ln915_1_fu_1734_p2;
wire   [63:0] zext_ln912_1_fu_1709_p1;
wire   [11:0] tmp_1_fu_1740_p3;
wire   [63:0] p_Result_47_fu_1747_p5;
wire   [51:0] trunc_ln1_fu_1764_p4;
wire   [0:0] or_ln1506_fu_1786_p2;
wire   [0:0] grp_fu_942_p2;
wire   [11:0] trunc_ln449_fu_1803_p1;
wire   [15:0] shl_ln449_1_fu_1806_p3;
wire   [15:0] shl_ln_fu_1796_p3;
wire   [15:0] add_ln449_fu_1814_p2;
wire   [2:0] lshr_ln_fu_1820_p4;
wire   [8:0] trunc_ln449_1_fu_1830_p1;
wire   [11:0] tmp_25_fu_1833_p3;
wire   [31:0] z_bits_fu_1846_p1;
wire  signed [32:0] sext_ln215_2_fu_1871_p1;
wire   [32:0] ret_37_fu_1879_p2;
wire  signed [32:0] sext_ln878_fu_1888_p1;
wire   [11:0] add_ln1461_fu_1902_p2;
wire   [15:0] shl_ln471_1_fu_1915_p3;
wire   [15:0] add_ln471_fu_1923_p2;
wire   [2:0] lshr_ln3_fu_1929_p4;
wire   [8:0] add_ln471_16_fu_1939_p2;
wire   [11:0] tmp_66_fu_1945_p3;
wire   [11:0] ret_38_fu_1958_p2;
wire   [15:0] shl_ln471_2_fu_1964_p3;
wire   [15:0] add_ln471_1_fu_1972_p2;
wire   [2:0] lshr_ln471_1_fu_1978_p4;
wire   [8:0] add_ln471_17_fu_1988_p2;
wire   [11:0] tmp_67_fu_1994_p3;
wire   [11:0] ret_39_fu_2017_p2;
wire   [15:0] shl_ln471_3_fu_2022_p3;
wire   [15:0] add_ln471_2_fu_2030_p2;
wire   [2:0] lshr_ln471_2_fu_2035_p4;
wire   [8:0] add_ln471_18_fu_2045_p2;
wire   [11:0] tmp_68_fu_2050_p3;
wire   [11:0] ret_40_fu_2063_p2;
wire   [15:0] shl_ln471_4_fu_2068_p3;
wire   [15:0] add_ln471_3_fu_2076_p2;
wire   [2:0] lshr_ln471_3_fu_2081_p4;
wire   [8:0] add_ln471_19_fu_2091_p2;
wire   [11:0] tmp_69_fu_2096_p3;
wire   [11:0] ret_41_fu_2119_p2;
wire   [15:0] shl_ln471_5_fu_2124_p3;
wire   [15:0] add_ln471_4_fu_2132_p2;
wire   [2:0] lshr_ln471_4_fu_2137_p4;
wire   [8:0] add_ln471_20_fu_2147_p2;
wire   [11:0] tmp_70_fu_2152_p3;
wire   [11:0] ret_42_fu_2165_p2;
wire   [15:0] shl_ln471_6_fu_2170_p3;
wire   [15:0] add_ln471_5_fu_2178_p2;
wire   [2:0] lshr_ln471_5_fu_2183_p4;
wire   [8:0] add_ln471_21_fu_2193_p2;
wire   [11:0] tmp_71_fu_2198_p3;
wire   [11:0] ret_43_fu_2221_p2;
wire   [15:0] shl_ln471_7_fu_2226_p3;
wire   [15:0] add_ln471_6_fu_2234_p2;
wire   [2:0] lshr_ln471_6_fu_2239_p4;
wire   [8:0] add_ln471_22_fu_2249_p2;
wire   [11:0] tmp_72_fu_2254_p3;
wire   [11:0] ret_44_fu_2267_p2;
wire   [15:0] shl_ln471_8_fu_2272_p3;
wire   [15:0] add_ln471_7_fu_2280_p2;
wire   [2:0] lshr_ln471_7_fu_2285_p4;
wire   [8:0] add_ln471_23_fu_2295_p2;
wire   [11:0] tmp_73_fu_2300_p3;
wire   [11:0] ret_45_fu_2313_p2;
wire   [15:0] shl_ln471_9_fu_2318_p3;
wire   [15:0] add_ln471_8_fu_2326_p2;
wire   [11:0] ret_46_fu_2341_p2;
wire   [15:0] shl_ln471_s_fu_2346_p3;
wire   [15:0] add_ln471_9_fu_2354_p2;
wire   [11:0] ret_47_fu_2369_p2;
wire   [15:0] shl_ln471_10_fu_2374_p3;
wire   [15:0] add_ln471_10_fu_2382_p2;
wire   [11:0] ret_48_fu_2397_p2;
wire   [15:0] shl_ln471_11_fu_2402_p3;
wire   [15:0] add_ln471_11_fu_2410_p2;
wire   [11:0] ret_49_fu_2425_p2;
wire   [15:0] shl_ln471_12_fu_2430_p3;
wire   [15:0] add_ln471_12_fu_2438_p2;
wire   [11:0] ret_50_fu_2453_p2;
wire   [15:0] shl_ln471_13_fu_2458_p3;
wire   [15:0] add_ln471_13_fu_2466_p2;
wire   [11:0] ret_51_fu_2481_p2;
wire   [15:0] shl_ln471_14_fu_2486_p3;
wire   [15:0] add_ln471_14_fu_2494_p2;
wire   [15:0] shl_ln471_15_fu_2509_p3;
wire   [15:0] add_ln471_15_fu_2516_p2;
wire   [8:0] add_ln471_24_fu_2541_p2;
wire   [11:0] tmp_74_fu_2546_p3;
wire   [8:0] add_ln471_25_fu_2558_p2;
wire   [11:0] tmp_75_fu_2563_p3;
wire   [8:0] add_ln471_26_fu_2585_p2;
wire   [11:0] tmp_76_fu_2590_p3;
wire   [8:0] add_ln471_27_fu_2602_p2;
wire   [11:0] tmp_77_fu_2607_p3;
wire   [8:0] add_ln471_28_fu_2629_p2;
wire   [11:0] tmp_78_fu_2634_p3;
wire   [8:0] add_ln471_29_fu_2646_p2;
wire   [11:0] tmp_79_fu_2651_p3;
wire   [8:0] add_ln471_30_fu_2673_p2;
wire   [11:0] tmp_80_fu_2678_p3;
wire   [11:0] tmp_81_fu_2690_p3;
wire   [63:0] zext_ln909_2_fu_2711_p1;
wire   [63:0] zext_ln909_fu_2715_p1;
wire   [63:0] zext_ln908_fu_2725_p1;
wire   [63:0] lshr_ln908_fu_2729_p2;
wire   [63:0] shl_ln909_fu_2719_p2;
wire   [63:0] m_fu_2735_p3;
wire   [63:0] zext_ln911_fu_2742_p1;
wire   [63:0] m_23_fu_2745_p2;
wire   [62:0] m_31_fu_2751_p4;
wire   [0:0] p_Result_s_fu_2765_p3;
wire   [10:0] sub_ln915_fu_2781_p2;
wire   [10:0] select_ln893_fu_2773_p3;
wire   [10:0] add_ln915_fu_2786_p2;
wire   [63:0] zext_ln912_fu_2761_p1;
wire   [11:0] tmp_s_fu_2792_p3;
wire   [63:0] p_Result_43_fu_2799_p5;
wire   [51:0] trunc_ln_fu_2816_p4;
wire   [0:0] or_ln1505_fu_2838_p2;
wire  signed [32:0] sext_ln215_fu_2858_p1;
wire  signed [31:0] sext_ln215_1_fu_2875_p0;
wire  signed [31:0] ret_20_fu_2879_p0;
wire  signed [32:0] sext_ln215_1_fu_2875_p1;
wire   [32:0] ret_fu_2866_p2;
wire   [32:0] ret_2_fu_2883_p2;
wire   [15:0] shl_ln432_1_fu_2902_p3;
wire   [15:0] add_ln432_fu_2910_p2;
wire   [2:0] lshr_ln2_fu_2916_p4;
wire   [11:0] tmp_50_fu_2930_p3;
wire   [11:0] ret_22_fu_2943_p2;
wire   [15:0] shl_ln432_2_fu_2949_p3;
wire   [15:0] add_ln432_1_fu_2957_p2;
wire   [2:0] lshr_ln432_1_fu_2963_p4;
wire   [8:0] add_ln432_16_fu_2973_p2;
wire   [11:0] tmp_51_fu_2979_p3;
wire  signed [31:0] empty_fu_2992_p0;
wire   [11:0] lhs_6_fu_2996_p2;
wire   [15:0] shl_ln424_1_fu_3009_p3;
wire   [15:0] add_ln424_fu_3017_p2;
wire   [2:0] lshr_ln1_fu_3023_p4;
wire   [8:0] add_ln424_16_fu_3033_p2;
wire   [11:0] tmp_26_fu_3039_p3;
wire   [11:0] ret_6_fu_3052_p2;
wire   [15:0] shl_ln424_2_fu_3058_p3;
wire   [15:0] add_ln424_1_fu_3066_p2;
wire   [2:0] lshr_ln424_1_fu_3072_p4;
wire   [8:0] add_ln424_17_fu_3082_p2;
wire   [11:0] tmp_31_fu_3088_p3;
wire   [11:0] ret_23_fu_3111_p2;
wire   [15:0] shl_ln432_3_fu_3116_p3;
wire   [15:0] add_ln432_2_fu_3124_p2;
wire   [2:0] lshr_ln432_2_fu_3129_p4;
wire   [8:0] add_ln432_17_fu_3139_p2;
wire   [11:0] tmp_52_fu_3144_p3;
wire   [11:0] ret_24_fu_3157_p2;
wire   [15:0] shl_ln432_4_fu_3162_p3;
wire   [15:0] add_ln432_3_fu_3170_p2;
wire   [2:0] lshr_ln432_3_fu_3175_p4;
wire   [8:0] add_ln432_18_fu_3185_p2;
wire   [11:0] tmp_53_fu_3190_p3;
wire   [11:0] ret_25_fu_3213_p2;
wire   [15:0] shl_ln432_5_fu_3218_p3;
wire   [15:0] add_ln432_4_fu_3226_p2;
wire   [2:0] lshr_ln432_4_fu_3231_p4;
wire   [8:0] add_ln432_19_fu_3241_p2;
wire   [11:0] tmp_54_fu_3246_p3;
wire   [11:0] ret_26_fu_3259_p2;
wire   [15:0] shl_ln432_6_fu_3264_p3;
wire   [15:0] add_ln432_5_fu_3272_p2;
wire   [2:0] lshr_ln432_5_fu_3277_p4;
wire   [8:0] add_ln432_20_fu_3287_p2;
wire   [11:0] tmp_55_fu_3292_p3;
wire   [11:0] ret_27_fu_3315_p2;
wire   [15:0] shl_ln432_7_fu_3320_p3;
wire   [15:0] add_ln432_6_fu_3328_p2;
wire   [2:0] lshr_ln432_6_fu_3333_p4;
wire   [8:0] add_ln432_21_fu_3343_p2;
wire   [11:0] tmp_56_fu_3348_p3;
wire   [11:0] ret_28_fu_3361_p2;
wire   [15:0] shl_ln432_8_fu_3366_p3;
wire   [15:0] add_ln432_7_fu_3374_p2;
wire   [2:0] lshr_ln432_7_fu_3379_p4;
wire   [8:0] add_ln432_22_fu_3389_p2;
wire   [11:0] tmp_57_fu_3394_p3;
wire   [11:0] ret_29_fu_3407_p2;
wire   [15:0] shl_ln432_9_fu_3412_p3;
wire   [15:0] add_ln432_8_fu_3420_p2;
wire   [11:0] ret_30_fu_3435_p2;
wire   [15:0] shl_ln432_s_fu_3440_p3;
wire   [15:0] add_ln432_9_fu_3448_p2;
wire   [11:0] ret_31_fu_3463_p2;
wire   [15:0] shl_ln432_10_fu_3468_p3;
wire   [15:0] add_ln432_10_fu_3476_p2;
wire   [11:0] ret_32_fu_3491_p2;
wire   [15:0] shl_ln432_11_fu_3496_p3;
wire   [15:0] add_ln432_11_fu_3504_p2;
wire   [11:0] ret_33_fu_3519_p2;
wire   [15:0] shl_ln432_12_fu_3524_p3;
wire   [15:0] add_ln432_12_fu_3532_p2;
wire   [11:0] ret_34_fu_3547_p2;
wire   [15:0] shl_ln432_13_fu_3552_p3;
wire   [15:0] add_ln432_13_fu_3560_p2;
wire   [11:0] ret_35_fu_3575_p2;
wire   [15:0] shl_ln432_14_fu_3580_p3;
wire   [15:0] add_ln432_14_fu_3588_p2;
wire   [11:0] ret_36_fu_3603_p2;
wire   [15:0] shl_ln432_15_fu_3608_p3;
wire   [15:0] add_ln432_15_fu_3616_p2;
wire   [8:0] add_ln432_23_fu_3641_p2;
wire   [11:0] tmp_58_fu_3646_p3;
wire   [8:0] add_ln432_24_fu_3658_p2;
wire   [11:0] tmp_59_fu_3663_p3;
wire   [8:0] add_ln432_25_fu_3685_p2;
wire   [11:0] tmp_60_fu_3690_p3;
wire   [8:0] add_ln432_26_fu_3702_p2;
wire   [11:0] tmp_61_fu_3707_p3;
wire   [8:0] add_ln432_27_fu_3729_p2;
wire   [11:0] tmp_62_fu_3734_p3;
wire   [8:0] add_ln432_28_fu_3746_p2;
wire   [11:0] tmp_63_fu_3751_p3;
wire   [8:0] add_ln432_29_fu_3773_p2;
wire   [11:0] tmp_64_fu_3778_p3;
wire   [8:0] add_ln432_30_fu_3790_p2;
wire   [11:0] tmp_65_fu_3795_p3;
wire   [11:0] ret_7_fu_3827_p2;
wire   [15:0] shl_ln424_3_fu_3832_p3;
wire   [15:0] add_ln424_2_fu_3840_p2;
wire   [2:0] lshr_ln424_2_fu_3845_p4;
wire   [8:0] add_ln424_18_fu_3855_p2;
wire   [11:0] tmp_34_fu_3860_p3;
wire   [11:0] ret_8_fu_3873_p2;
wire   [15:0] shl_ln424_4_fu_3878_p3;
wire   [15:0] add_ln424_3_fu_3886_p2;
wire   [2:0] lshr_ln424_3_fu_3891_p4;
wire   [8:0] add_ln424_19_fu_3901_p2;
wire   [11:0] tmp_35_fu_3906_p3;
wire   [11:0] ret_9_fu_3929_p2;
wire   [15:0] shl_ln424_5_fu_3934_p3;
wire   [15:0] add_ln424_4_fu_3942_p2;
wire   [2:0] lshr_ln424_4_fu_3947_p4;
wire   [8:0] add_ln424_20_fu_3957_p2;
wire   [11:0] tmp_38_fu_3962_p3;
wire   [11:0] ret_10_fu_3975_p2;
wire   [15:0] shl_ln424_6_fu_3980_p3;
wire   [15:0] add_ln424_5_fu_3988_p2;
wire   [2:0] lshr_ln424_5_fu_3993_p4;
wire   [8:0] add_ln424_21_fu_4003_p2;
wire   [11:0] tmp_39_fu_4008_p3;
wire   [11:0] ret_11_fu_4031_p2;
wire   [15:0] shl_ln424_7_fu_4036_p3;
wire   [15:0] add_ln424_6_fu_4044_p2;
wire   [2:0] lshr_ln424_6_fu_4049_p4;
wire   [8:0] add_ln424_22_fu_4059_p2;
wire   [11:0] tmp_40_fu_4064_p3;
wire   [11:0] ret_12_fu_4077_p2;
wire   [15:0] shl_ln424_8_fu_4082_p3;
wire   [15:0] add_ln424_7_fu_4090_p2;
wire   [2:0] lshr_ln424_7_fu_4095_p4;
wire   [8:0] add_ln424_23_fu_4105_p2;
wire   [11:0] tmp_41_fu_4110_p3;
wire   [11:0] ret_13_fu_4123_p2;
wire   [15:0] shl_ln424_9_fu_4128_p3;
wire   [15:0] add_ln424_8_fu_4136_p2;
wire   [11:0] ret_14_fu_4151_p2;
wire   [15:0] shl_ln424_s_fu_4156_p3;
wire   [15:0] add_ln424_9_fu_4164_p2;
wire   [11:0] ret_15_fu_4179_p2;
wire   [15:0] shl_ln424_10_fu_4184_p3;
wire   [15:0] add_ln424_10_fu_4192_p2;
wire   [11:0] ret_16_fu_4207_p2;
wire   [15:0] shl_ln424_11_fu_4212_p3;
wire   [15:0] add_ln424_11_fu_4220_p2;
wire   [11:0] ret_17_fu_4235_p2;
wire   [15:0] shl_ln424_12_fu_4240_p3;
wire   [15:0] add_ln424_12_fu_4248_p2;
wire   [11:0] ret_18_fu_4263_p2;
wire   [15:0] shl_ln424_13_fu_4268_p3;
wire   [15:0] add_ln424_13_fu_4276_p2;
wire   [11:0] ret_19_fu_4291_p2;
wire   [15:0] shl_ln424_14_fu_4296_p3;
wire   [15:0] add_ln424_14_fu_4304_p2;
wire   [15:0] shl_ln424_15_fu_4319_p3;
wire   [15:0] add_ln424_15_fu_4326_p2;
wire   [8:0] add_ln424_24_fu_4351_p2;
wire   [11:0] tmp_42_fu_4356_p3;
wire   [8:0] add_ln424_25_fu_4368_p2;
wire   [11:0] tmp_43_fu_4373_p3;
wire   [8:0] add_ln424_26_fu_4395_p2;
wire   [11:0] tmp_44_fu_4400_p3;
wire   [8:0] add_ln424_27_fu_4412_p2;
wire   [11:0] tmp_45_fu_4417_p3;
wire   [8:0] add_ln424_28_fu_4439_p2;
wire   [11:0] tmp_46_fu_4444_p3;
wire   [8:0] add_ln424_29_fu_4456_p2;
wire   [11:0] tmp_47_fu_4461_p3;
wire   [8:0] add_ln424_30_fu_4483_p2;
wire   [11:0] tmp_48_fu_4488_p3;
wire   [11:0] tmp_49_fu_4500_p3;
reg   [4:0] grp_fu_942_opcode;
reg   [36:0] ap_NS_fsm;
wire   [57:0] r_V_2_fu_1136_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
#0 lbVal_constprop = 32'd1073741824;
#0 rbVal_constprop = 32'd1073741824;
#0 grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready = 1'b0;
#0 ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done = 1'b0;
end

system_top_alignedtoline_per_layer_loop3_get_radiiradii #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
get_radiiradii_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(get_radiiradii_address0),
    .ce0(get_radiiradii_ce0),
    .q0(get_radiiradii_q0)
);

system_top_p_find_boundaries_and_starting_index_and_value7 grp_p_find_boundaries_and_starting_index_and_value7_fu_922(
    .num_points_address0(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_address0),
    .num_points_ce0(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_ce0),
    .num_points_d0(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_d0),
    .num_points_q0(num_points_q0),
    .num_points_we0(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_we0),
    .num_points_address1(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_address1),
    .num_points_ce1(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_ce1),
    .num_points_d1(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_d1),
    .num_points_q1(num_points_q1),
    .num_points_we1(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_we1),
    .points_address0(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_address0),
    .points_ce0(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_ce0),
    .points_d0(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_d0),
    .points_q0(points_q0),
    .points_we0(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_we0),
    .points_address1(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_address1),
    .points_ce1(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_ce1),
    .points_d1(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_d1),
    .points_q1(points_q1),
    .points_we1(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_we1),
    .left_bound(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_left_bound),
    .right_bound(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_right_bound),
    .projectionToRow(projectionToRow_V_reg_4599),
    .start_index(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_index),
    .start_value_i(start_value_V_fu_312),
    .start_value_o(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_value_o),
    .i(i_offset),
    .lbVal_constprop_i(lbVal_constprop),
    .lbVal_constprop_o(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_lbVal_constprop_o),
    .rbVal_constprop_i(rbVal_constprop),
    .rbVal_constprop_o(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_rbVal_constprop_o),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .projectionToRow_ap_vld(1'b1),
    .i_ap_vld(1'b1),
    .ap_start(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_start),
    .left_bound_ap_vld(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_left_bound_ap_vld),
    .right_bound_ap_vld(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_right_bound_ap_vld),
    .lbVal_constprop_i_ap_vld(1'b1),
    .lbVal_constprop_o_ap_vld(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_lbVal_constprop_o_ap_vld),
    .rbVal_constprop_i_ap_vld(1'b1),
    .rbVal_constprop_o_ap_vld(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_rbVal_constprop_o_ap_vld),
    .ap_done(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done),
    .start_index_ap_vld(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_index_ap_vld),
    .start_value_i_ap_vld(1'b1),
    .start_value_o_ap_vld(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_value_o_ap_vld),
    .ap_ready(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready),
    .ap_idle(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_idle),
    .ap_continue(grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_continue)
);

system_top_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_942_p0),
    .din1(grp_fu_942_p1),
    .ce(1'b1),
    .opcode(grp_fu_942_opcode),
    .dout(grp_fu_942_p2)
);

system_top_mul_33s_25ns_58_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 58 ))
mul_33s_25ns_58_1_1_U43(
    .din0(ret_V_6_fu_1116_p2),
    .din1(r_V_2_fu_1136_p1),
    .dout(r_V_2_fu_1136_p2)
);

system_top_mul_78s_108ns_185_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 78 ),
    .din1_WIDTH( 108 ),
    .dout_WIDTH( 185 ))
mul_78s_108ns_185_1_1_U44(
    .din0(tmp_24_fu_1150_p3),
    .din1(mul_ln1148_fu_1161_p1),
    .dout(mul_ln1148_fu_1161_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done <= 1'b0;
        end else if ((grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done == 1'b1)) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready <= 1'b0;
        end else if ((grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) | ((ap_sync_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state5)))) begin
            grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_start_reg <= 1'b1;
        end else if ((grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready == 1'b1)) begin
            grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        lbVal_constprop <= 32'd1073741824;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value7_fu_922_lbVal_constprop_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        lbVal_constprop <= grp_p_find_boundaries_and_starting_index_and_value7_fu_922_lbVal_constprop_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        left_bound_V_fu_316 <= 32'd0;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value7_fu_922_left_bound_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        left_bound_V_fu_316 <= grp_p_find_boundaries_and_starting_index_and_value7_fu_922_left_bound;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state9) & (1'd0 == and_ln1506_fu_1790_p2)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln874_1_fu_1570_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln874_1_fu_1570_p2 == 1'd0) & (grp_fu_951_p2 == 1'd1)))) begin
        lhs_4_reg_896 <= start_index_V_3_fu_308;
    end else if (((icmp_ln885_1_reg_4732 == 1'd0) & (icmp_ln874_1_reg_4728 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln1506_reg_4771))) begin
        lhs_4_reg_896 <= start_index_V_2_fu_1850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (1'd0 == and_ln1505_fu_2842_p2))) begin
        lhs_reg_909 <= start_index_V_1_load_reg_4689;
    end else if ((((1'b1 == ap_CS_fsm_state6) & (icmp_ln874_fu_1474_p2 == 1'd1) & (leftRight_offset_read_read_fu_342_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (grp_fu_951_p2 == 1'd1) & (icmp_ln874_fu_1474_p2 == 1'd0) & (leftRight_offset_read_read_fu_342_p2 == 1'd1)))) begin
        lhs_reg_909 <= start_index_V_3_fu_308;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'd1 == and_ln1505_fu_2842_p2))) begin
        lhs_reg_909 <= start_index_V_fu_2848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        rbVal_constprop <= 32'd1073741824;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value7_fu_922_rbVal_constprop_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        rbVal_constprop <= grp_p_find_boundaries_and_starting_index_and_value7_fu_922_rbVal_constprop_o;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        right_bound_V_fu_320 <= 32'd0;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value7_fu_922_right_bound_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        right_bound_V_fu_320 <= grp_p_find_boundaries_and_starting_index_and_value7_fu_922_right_bound;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        start_index_V_3_fu_308 <= 32'd0;
    end else if (((icmp_ln885_1_reg_4732 == 1'd0) & (icmp_ln874_1_reg_4728 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln1506_reg_4771))) begin
        start_index_V_3_fu_308 <= start_index_V_2_fu_1850_p2;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'd1 == and_ln1505_fu_2842_p2))) begin
        start_index_V_3_fu_308 <= start_index_V_fu_2848_p2;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_index_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        start_index_V_3_fu_308 <= grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_index;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        start_value_V_fu_312 <= 32'd1073741824;
    end else if (((icmp_ln885_1_reg_4732 == 1'd0) & (icmp_ln874_1_reg_4728 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln1506_reg_4771))) begin
        start_value_V_fu_312 <= start_value_V_1_fu_1861_p2;
    end else if (((grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_value_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        start_value_V_fu_312 <= grp_p_find_boundaries_and_starting_index_and_value7_fu_922_start_value_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        and_ln1506_reg_4771 <= and_ln1506_fu_1790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_2889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        empty_reg_5066 <= empty_fu_2992_p1;
        shl_ln1_reg_5084[15 : 13] <= shl_ln1_fu_3002_p3[15 : 13];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        icmp_ln1505_1_reg_4968 <= icmp_ln1505_1_fu_2832_p2;
        icmp_ln1505_reg_4963 <= icmp_ln1505_fu_2826_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln1506_1_reg_4766 <= icmp_ln1506_1_fu_1780_p2;
        icmp_ln1506_reg_4761 <= icmp_ln1506_fu_1774_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln874_1_reg_4728 <= icmp_ln874_1_fu_1570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln878_reg_4798 <= icmp_ln878_fu_1892_p2;
        ret_52_reg_4780 <= ret_52_fu_1875_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln874_1_fu_1570_p2 == 1'd0))) begin
        icmp_ln885_1_reg_4732 <= grp_fu_951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln874_1_fu_1570_p2 == 1'd0) & (grp_fu_951_p2 == 1'd0))) begin
        icmp_ln908_1_reg_4741 <= grp_fu_1033_p2;
        p_Result_44_reg_4736 <= start_value_V_fu_312[32'd31];
        select_ln908_2_reg_4746 <= select_ln908_2_fu_1647_p3;
        trunc_ln893_1_reg_4751 <= trunc_ln893_1_fu_1655_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_fu_951_p2 == 1'd0) & (icmp_ln874_fu_1474_p2 == 1'd0) & (leftRight_offset_read_read_fu_342_p2 == 1'd1))) begin
        icmp_ln908_reg_4713 <= grp_fu_1033_p2;
        p_Result_40_reg_4708 <= start_value_V_fu_312[32'd31];
        select_ln908_reg_4718 <= select_ln908_fu_1552_p3;
        trunc_ln893_reg_4723 <= trunc_ln893_fu_1560_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        init_patch_addr_10_reg_4659[6 : 4] <= tmp_18_fu_1387_p3[6 : 4];
        init_patch_addr_11_reg_4664[6 : 4] <= tmp_19_fu_1402_p3[6 : 4];
        init_patch_addr_12_reg_4669[6 : 4] <= tmp_20_fu_1417_p3[6 : 4];
        init_patch_addr_13_reg_4674[6 : 4] <= tmp_21_fu_1432_p3[6 : 4];
        init_patch_addr_14_reg_4679[6 : 4] <= tmp_22_fu_1447_p3[6 : 4];
        init_patch_addr_15_reg_4684[6 : 4] <= tmp_23_fu_1462_p3[6 : 4];
        init_patch_addr_1_reg_4614[6 : 4] <= tmp_9_fu_1252_p3[6 : 4];
        init_patch_addr_2_reg_4619[6 : 4] <= tmp_10_fu_1267_p3[6 : 4];
        init_patch_addr_3_reg_4624[6 : 4] <= tmp_11_fu_1282_p3[6 : 4];
        init_patch_addr_4_reg_4629[6 : 4] <= tmp_12_fu_1297_p3[6 : 4];
        init_patch_addr_5_reg_4634[6 : 4] <= tmp_13_fu_1312_p3[6 : 4];
        init_patch_addr_6_reg_4639[6 : 4] <= tmp_14_fu_1327_p3[6 : 4];
        init_patch_addr_7_reg_4644[6 : 4] <= tmp_15_fu_1342_p3[6 : 4];
        init_patch_addr_8_reg_4649[6 : 4] <= tmp_16_fu_1357_p3[6 : 4];
        init_patch_addr_9_reg_4654[6 : 4] <= tmp_17_fu_1372_p3[6 : 4];
        init_patch_addr_reg_4609[6 : 4] <= zext_ln432_fu_1241_p1[6 : 4];
        start_index_V_1_load_reg_4689 <= start_index_V_3_fu_308;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        lshr_ln424_10_reg_5267 <= {{add_ln424_11_fu_4220_p2[15:13]}};
        lshr_ln424_11_reg_5272 <= {{add_ln424_12_fu_4248_p2[15:13]}};
        lshr_ln424_12_reg_5277 <= {{add_ln424_13_fu_4276_p2[15:13]}};
        lshr_ln424_13_reg_5282 <= {{add_ln424_14_fu_4304_p2[15:13]}};
        lshr_ln424_14_reg_5287 <= {{add_ln424_15_fu_4326_p2[15:13]}};
        lshr_ln424_8_reg_5252 <= {{add_ln424_8_fu_4136_p2[15:13]}};
        lshr_ln424_9_reg_5257 <= {{add_ln424_9_fu_4164_p2[15:13]}};
        lshr_ln424_s_reg_5262 <= {{add_ln424_10_fu_4192_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        lshr_ln432_10_reg_5157 <= {{add_ln432_11_fu_3504_p2[15:13]}};
        lshr_ln432_11_reg_5162 <= {{add_ln432_12_fu_3532_p2[15:13]}};
        lshr_ln432_12_reg_5167 <= {{add_ln432_13_fu_3560_p2[15:13]}};
        lshr_ln432_13_reg_5172 <= {{add_ln432_14_fu_3588_p2[15:13]}};
        lshr_ln432_14_reg_5177 <= {{add_ln432_15_fu_3616_p2[15:13]}};
        lshr_ln432_8_reg_5142 <= {{add_ln432_8_fu_3420_p2[15:13]}};
        lshr_ln432_9_reg_5147 <= {{add_ln432_9_fu_3448_p2[15:13]}};
        lshr_ln432_s_reg_5152 <= {{add_ln432_10_fu_3476_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        lshr_ln471_10_reg_4893 <= {{add_ln471_11_fu_2410_p2[15:13]}};
        lshr_ln471_11_reg_4898 <= {{add_ln471_12_fu_2438_p2[15:13]}};
        lshr_ln471_12_reg_4903 <= {{add_ln471_13_fu_2466_p2[15:13]}};
        lshr_ln471_13_reg_4908 <= {{add_ln471_14_fu_2494_p2[15:13]}};
        lshr_ln471_14_reg_4913 <= {{add_ln471_15_fu_2516_p2[15:13]}};
        lshr_ln471_8_reg_4878 <= {{add_ln471_8_fu_2326_p2[15:13]}};
        lshr_ln471_9_reg_4883 <= {{add_ln471_9_fu_2354_p2[15:13]}};
        lshr_ln471_s_reg_4888 <= {{add_ln471_10_fu_2382_p2[15:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_ln1148_reg_4588 <= mul_ln1148_fu_1161_p2;
        tmp_30_reg_4593 <= {{mul_ln1148_fu_1161_p2[182:131]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        projectionToRow_V_reg_4599 <= {{ret_V_fu_1217_p2[51:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_V_2_reg_4577 <= r_V_2_fu_1136_p2;
        tmp_28_reg_4582 <= r_V_2_fu_1136_p2[32'd57];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln874_1_fu_1570_p2 == 1'd0) & (grp_fu_951_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state6) & (grp_fu_951_p2 == 1'd0) & (icmp_ln874_fu_1474_p2 == 1'd0) & (leftRight_offset_read_read_fu_342_p2 == 1'd1)))) begin
        reg_1039 <= grp_fu_971_p3;
        reg_1043 <= grp_fu_997_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ret_20_reg_4999 <= ret_20_fu_2879_p1;
        trunc_ln1346_reg_4981 <= trunc_ln1346_fu_2862_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln886_fu_2889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        shl_ln2_reg_5020[15 : 13] <= shl_ln2_fu_2895_p3[15 : 13];
        trunc_ln432_reg_5038 <= trunc_ln432_fu_2926_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_1892_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        shl_ln3_reg_4820[15 : 13] <= shl_ln3_fu_1908_p3[15 : 13];
        trunc_ln1461_reg_4802 <= trunc_ln1461_fu_1898_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        zext_ln98_reg_4562[2 : 0] <= zext_ln98_fu_1059_p1[2 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln885_1_reg_4732 == 1'd0) & (icmp_ln874_1_reg_4728 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (1'd1 == and_ln1506_reg_4771))) begin
        ap_phi_mux_lhs_4_phi_fu_899_p8 = start_index_V_2_fu_1850_p2;
    end else begin
        ap_phi_mux_lhs_4_phi_fu_899_p8 = lhs_4_reg_896;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        get_radiiradii_ce0 = 1'b1;
    end else begin
        get_radiiradii_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_942_opcode = 5'd2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_942_opcode = 5'd4;
    end else begin
        grp_fu_942_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_942_p0 = bitcast_ln734_fu_2811_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_942_p0 = bitcast_ln734_1_fu_1759_p1;
    end else begin
        grp_fu_942_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_942_p1 = 64'd4532020583610935537;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_942_p1 = 64'd13755392620465711345;
    end else begin
        grp_fu_942_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_continue = 1'b1;
    end else begin
        grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18))) begin
        init_patch_address0 = init_patch_addr_15_reg_4684;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17))) begin
        init_patch_address0 = init_patch_addr_13_reg_4674;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state16))) begin
        init_patch_address0 = init_patch_addr_11_reg_4664;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state15))) begin
        init_patch_address0 = init_patch_addr_9_reg_4654;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state14))) begin
        init_patch_address0 = init_patch_addr_7_reg_4644;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13))) begin
        init_patch_address0 = init_patch_addr_5_reg_4634;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state12))) begin
        init_patch_address0 = init_patch_addr_3_reg_4624;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11))) begin
        init_patch_address0 = init_patch_addr_1_reg_4614;
    end else begin
        init_patch_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18))) begin
        init_patch_address1 = init_patch_addr_14_reg_4679;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state17))) begin
        init_patch_address1 = init_patch_addr_12_reg_4669;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state16))) begin
        init_patch_address1 = init_patch_addr_10_reg_4659;
    end else if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state15))) begin
        init_patch_address1 = init_patch_addr_8_reg_4649;
    end else if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state14))) begin
        init_patch_address1 = init_patch_addr_6_reg_4639;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13))) begin
        init_patch_address1 = init_patch_addr_4_reg_4629;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state12))) begin
        init_patch_address1 = init_patch_addr_2_reg_4619;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11))) begin
        init_patch_address1 = init_patch_addr_reg_4609;
    end else begin
        init_patch_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        init_patch_ce0 = 1'b1;
    end else begin
        init_patch_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        init_patch_ce1 = 1'b1;
    end else begin
        init_patch_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        init_patch_d0 = trunc_ln424_15_fu_4516_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        init_patch_d0 = trunc_ln424_13_fu_4478_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        init_patch_d0 = trunc_ln424_11_fu_4434_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        init_patch_d0 = trunc_ln424_9_fu_4390_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        init_patch_d0 = trunc_ln424_7_fu_4346_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        init_patch_d0 = trunc_ln424_5_fu_4026_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        init_patch_d0 = trunc_ln424_3_fu_3924_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        init_patch_d0 = trunc_ln424_1_fu_3822_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        init_patch_d0 = trunc_ln432_16_fu_3812_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        init_patch_d0 = trunc_ln432_14_fu_3768_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        init_patch_d0 = trunc_ln432_12_fu_3724_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        init_patch_d0 = trunc_ln432_10_fu_3680_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        init_patch_d0 = trunc_ln432_8_fu_3636_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        init_patch_d0 = trunc_ln432_6_fu_3310_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        init_patch_d0 = trunc_ln432_4_fu_3208_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        init_patch_d0 = trunc_ln432_2_fu_3106_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        init_patch_d0 = trunc_ln471_15_fu_2706_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        init_patch_d0 = trunc_ln471_13_fu_2668_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        init_patch_d0 = trunc_ln471_11_fu_2624_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        init_patch_d0 = trunc_ln471_9_fu_2580_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        init_patch_d0 = trunc_ln471_7_fu_2536_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        init_patch_d0 = trunc_ln471_5_fu_2216_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        init_patch_d0 = trunc_ln471_3_fu_2114_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        init_patch_d0 = trunc_ln471_1_fu_2012_p1;
    end else begin
        init_patch_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        init_patch_d1 = trunc_ln424_14_fu_4511_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        init_patch_d1 = trunc_ln424_12_fu_4473_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        init_patch_d1 = trunc_ln424_10_fu_4429_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        init_patch_d1 = trunc_ln424_8_fu_4385_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        init_patch_d1 = trunc_ln424_6_fu_4341_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        init_patch_d1 = trunc_ln424_4_fu_4021_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        init_patch_d1 = trunc_ln424_2_fu_3919_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        init_patch_d1 = trunc_ln424_fu_3817_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        init_patch_d1 = trunc_ln432_15_fu_3807_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        init_patch_d1 = trunc_ln432_13_fu_3763_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        init_patch_d1 = trunc_ln432_11_fu_3719_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        init_patch_d1 = trunc_ln432_9_fu_3675_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        init_patch_d1 = trunc_ln432_7_fu_3631_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        init_patch_d1 = trunc_ln432_5_fu_3305_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        init_patch_d1 = trunc_ln432_3_fu_3203_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        init_patch_d1 = trunc_ln432_1_fu_3101_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        init_patch_d1 = trunc_ln471_14_fu_2701_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        init_patch_d1 = trunc_ln471_12_fu_2663_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        init_patch_d1 = trunc_ln471_10_fu_2619_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        init_patch_d1 = trunc_ln471_8_fu_2575_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        init_patch_d1 = trunc_ln471_6_fu_2531_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        init_patch_d1 = trunc_ln471_4_fu_2211_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        init_patch_d1 = trunc_ln471_2_fu_2109_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        init_patch_d1 = trunc_ln471_fu_2007_p1;
    end else begin
        init_patch_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((icmp_ln878_reg_4798 == 1'd0) & (1'b1 == ap_CS_fsm_state18) & (leftRight_offset_read_read_fu_342_p2 == 1'd0)))) begin
        init_patch_we0 = 1'b1;
    end else begin
        init_patch_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((icmp_ln878_reg_4798 == 1'd0) & (1'b1 == ap_CS_fsm_state18) & (leftRight_offset_read_read_fu_342_p2 == 1'd0)))) begin
        init_patch_we1 = 1'b1;
    end else begin
        init_patch_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        num_points_address0 = zext_ln98_reg_4562;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        num_points_address0 = grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_address0;
    end else begin
        num_points_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        num_points_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        num_points_ce0 = grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_ce0;
    end else begin
        num_points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        num_points_ce1 = grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_ce1;
    end else begin
        num_points_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        points_address0 = zext_ln424_14_fu_4495_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        points_address0 = zext_ln424_12_fu_4451_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        points_address0 = zext_ln424_10_fu_4407_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        points_address0 = zext_ln424_8_fu_4363_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        points_address0 = zext_ln424_6_fu_4072_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        points_address0 = zext_ln424_4_fu_3970_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        points_address0 = zext_ln424_2_fu_3868_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        points_address0 = zext_ln432_15_fu_3785_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        points_address0 = zext_ln432_13_fu_3741_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        points_address0 = zext_ln432_11_fu_3697_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        points_address0 = zext_ln432_9_fu_3653_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        points_address0 = zext_ln432_7_fu_3356_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        points_address0 = zext_ln432_5_fu_3254_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        points_address0 = zext_ln432_3_fu_3152_p1;
    end else if (((icmp_ln886_fu_2889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        points_address0 = zext_ln424_fu_3047_p1;
    end else if (((icmp_ln886_fu_2889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        points_address0 = zext_ln432_1_fu_2938_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        points_address0 = zext_ln471_14_fu_2685_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        points_address0 = zext_ln471_12_fu_2641_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        points_address0 = zext_ln471_10_fu_2597_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        points_address0 = zext_ln471_8_fu_2553_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        points_address0 = zext_ln471_6_fu_2262_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        points_address0 = zext_ln471_4_fu_2160_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        points_address0 = zext_ln471_2_fu_2058_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        points_address0 = zext_ln471_1_fu_2002_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        points_address0 = zext_ln449_fu_1841_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        points_address0 = grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_address0;
    end else begin
        points_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        points_address1 = zext_ln424_15_fu_4506_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        points_address1 = zext_ln424_13_fu_4468_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        points_address1 = zext_ln424_11_fu_4424_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        points_address1 = zext_ln424_9_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        points_address1 = zext_ln424_7_fu_4118_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        points_address1 = zext_ln424_5_fu_4016_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        points_address1 = zext_ln424_3_fu_3914_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        points_address1 = zext_ln432_16_fu_3802_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        points_address1 = zext_ln432_14_fu_3758_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        points_address1 = zext_ln432_12_fu_3714_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        points_address1 = zext_ln432_10_fu_3670_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        points_address1 = zext_ln432_8_fu_3402_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        points_address1 = zext_ln432_6_fu_3300_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        points_address1 = zext_ln432_4_fu_3198_p1;
    end else if (((icmp_ln886_fu_2889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        points_address1 = zext_ln424_1_fu_3096_p1;
    end else if (((icmp_ln886_fu_2889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        points_address1 = zext_ln432_2_fu_2987_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        points_address1 = zext_ln471_15_fu_2696_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        points_address1 = zext_ln471_13_fu_2658_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        points_address1 = zext_ln471_11_fu_2614_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        points_address1 = zext_ln471_9_fu_2570_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        points_address1 = zext_ln471_7_fu_2308_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        points_address1 = zext_ln471_5_fu_2206_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        points_address1 = zext_ln471_3_fu_2104_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        points_address1 = zext_ln471_fu_1953_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        points_address1 = grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_address1;
    end else begin
        points_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | ((icmp_ln886_fu_2889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln886_fu_2889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        points_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        points_ce0 = grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_ce0;
    end else begin
        points_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((icmp_ln886_fu_2889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21)) | ((icmp_ln886_fu_2889_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        points_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        points_ce1 = grp_p_find_boundaries_and_starting_index_and_value7_fu_922_points_ce1;
    end else begin
        points_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_fu_951_p2 == 1'd0) & (icmp_ln874_fu_1474_p2 == 1'd0) & (leftRight_offset_read_read_fu_342_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln874_fu_1474_p2 == 1'd1) & (leftRight_offset_read_read_fu_342_p2 == 1'd1)) | ((grp_fu_951_p2 == 1'd1) & (leftRight_offset_read_read_fu_342_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln874_1_fu_1570_p2 == 1'd0) & (grp_fu_951_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln878_fu_1892_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln886_fu_2889_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1461_fu_1902_p2 = ($signed(ret_52_fu_1875_p1) + $signed(12'd4081));

assign add_ln424_10_fu_4192_p2 = (shl_ln424_10_fu_4184_p3 + shl_ln1_reg_5084);

assign add_ln424_11_fu_4220_p2 = (shl_ln424_11_fu_4212_p3 + shl_ln1_reg_5084);

assign add_ln424_12_fu_4248_p2 = (shl_ln424_12_fu_4240_p3 + shl_ln1_reg_5084);

assign add_ln424_13_fu_4276_p2 = (shl_ln424_13_fu_4268_p3 + shl_ln1_reg_5084);

assign add_ln424_14_fu_4304_p2 = (shl_ln424_14_fu_4296_p3 + shl_ln1_reg_5084);

assign add_ln424_15_fu_4326_p2 = (shl_ln424_15_fu_4319_p3 + shl_ln1_reg_5084);

assign add_ln424_16_fu_3033_p2 = ($signed(empty_fu_2992_p1) + $signed(9'd497));

assign add_ln424_17_fu_3082_p2 = ($signed(empty_fu_2992_p1) + $signed(9'd498));

assign add_ln424_18_fu_3855_p2 = ($signed(empty_reg_5066) + $signed(9'd499));

assign add_ln424_19_fu_3901_p2 = ($signed(empty_reg_5066) + $signed(9'd500));

assign add_ln424_1_fu_3066_p2 = (shl_ln424_2_fu_3058_p3 + shl_ln1_fu_3002_p3);

assign add_ln424_20_fu_3957_p2 = ($signed(empty_reg_5066) + $signed(9'd501));

assign add_ln424_21_fu_4003_p2 = ($signed(empty_reg_5066) + $signed(9'd502));

assign add_ln424_22_fu_4059_p2 = ($signed(empty_reg_5066) + $signed(9'd503));

assign add_ln424_23_fu_4105_p2 = ($signed(empty_reg_5066) + $signed(9'd504));

assign add_ln424_24_fu_4351_p2 = ($signed(empty_reg_5066) + $signed(9'd505));

assign add_ln424_25_fu_4368_p2 = ($signed(empty_reg_5066) + $signed(9'd506));

assign add_ln424_26_fu_4395_p2 = ($signed(empty_reg_5066) + $signed(9'd507));

assign add_ln424_27_fu_4412_p2 = ($signed(empty_reg_5066) + $signed(9'd508));

assign add_ln424_28_fu_4439_p2 = ($signed(empty_reg_5066) + $signed(9'd509));

assign add_ln424_29_fu_4456_p2 = ($signed(empty_reg_5066) + $signed(9'd510));

assign add_ln424_2_fu_3840_p2 = (shl_ln424_3_fu_3832_p3 + shl_ln1_reg_5084);

assign add_ln424_30_fu_4483_p2 = ($signed(empty_reg_5066) + $signed(9'd511));

assign add_ln424_3_fu_3886_p2 = (shl_ln424_4_fu_3878_p3 + shl_ln1_reg_5084);

assign add_ln424_4_fu_3942_p2 = (shl_ln424_5_fu_3934_p3 + shl_ln1_reg_5084);

assign add_ln424_5_fu_3988_p2 = (shl_ln424_6_fu_3980_p3 + shl_ln1_reg_5084);

assign add_ln424_6_fu_4044_p2 = (shl_ln424_7_fu_4036_p3 + shl_ln1_reg_5084);

assign add_ln424_7_fu_4090_p2 = (shl_ln424_8_fu_4082_p3 + shl_ln1_reg_5084);

assign add_ln424_8_fu_4136_p2 = (shl_ln424_9_fu_4128_p3 + shl_ln1_reg_5084);

assign add_ln424_9_fu_4164_p2 = (shl_ln424_s_fu_4156_p3 + shl_ln1_reg_5084);

assign add_ln424_fu_3017_p2 = (shl_ln424_1_fu_3009_p3 + shl_ln1_fu_3002_p3);

assign add_ln432_10_fu_3476_p2 = (shl_ln432_10_fu_3468_p3 + shl_ln2_reg_5020);

assign add_ln432_11_fu_3504_p2 = (shl_ln432_11_fu_3496_p3 + shl_ln2_reg_5020);

assign add_ln432_12_fu_3532_p2 = (shl_ln432_12_fu_3524_p3 + shl_ln2_reg_5020);

assign add_ln432_13_fu_3560_p2 = (shl_ln432_13_fu_3552_p3 + shl_ln2_reg_5020);

assign add_ln432_14_fu_3588_p2 = (shl_ln432_14_fu_3580_p3 + shl_ln2_reg_5020);

assign add_ln432_15_fu_3616_p2 = (shl_ln432_15_fu_3608_p3 + shl_ln2_reg_5020);

assign add_ln432_16_fu_2973_p2 = (trunc_ln432_fu_2926_p1 + 9'd1);

assign add_ln432_17_fu_3139_p2 = (trunc_ln432_reg_5038 + 9'd2);

assign add_ln432_18_fu_3185_p2 = (trunc_ln432_reg_5038 + 9'd3);

assign add_ln432_19_fu_3241_p2 = (trunc_ln432_reg_5038 + 9'd4);

assign add_ln432_1_fu_2957_p2 = (shl_ln432_2_fu_2949_p3 + shl_ln2_fu_2895_p3);

assign add_ln432_20_fu_3287_p2 = (trunc_ln432_reg_5038 + 9'd5);

assign add_ln432_21_fu_3343_p2 = (trunc_ln432_reg_5038 + 9'd6);

assign add_ln432_22_fu_3389_p2 = (trunc_ln432_reg_5038 + 9'd7);

assign add_ln432_23_fu_3641_p2 = (trunc_ln432_reg_5038 + 9'd8);

assign add_ln432_24_fu_3658_p2 = (trunc_ln432_reg_5038 + 9'd9);

assign add_ln432_25_fu_3685_p2 = (trunc_ln432_reg_5038 + 9'd10);

assign add_ln432_26_fu_3702_p2 = (trunc_ln432_reg_5038 + 9'd11);

assign add_ln432_27_fu_3729_p2 = (trunc_ln432_reg_5038 + 9'd12);

assign add_ln432_28_fu_3746_p2 = (trunc_ln432_reg_5038 + 9'd13);

assign add_ln432_29_fu_3773_p2 = (trunc_ln432_reg_5038 + 9'd14);

assign add_ln432_2_fu_3124_p2 = (shl_ln432_3_fu_3116_p3 + shl_ln2_reg_5020);

assign add_ln432_30_fu_3790_p2 = (trunc_ln432_reg_5038 + 9'd15);

assign add_ln432_3_fu_3170_p2 = (shl_ln432_4_fu_3162_p3 + shl_ln2_reg_5020);

assign add_ln432_4_fu_3226_p2 = (shl_ln432_5_fu_3218_p3 + shl_ln2_reg_5020);

assign add_ln432_5_fu_3272_p2 = (shl_ln432_6_fu_3264_p3 + shl_ln2_reg_5020);

assign add_ln432_6_fu_3328_p2 = (shl_ln432_7_fu_3320_p3 + shl_ln2_reg_5020);

assign add_ln432_7_fu_3374_p2 = (shl_ln432_8_fu_3366_p3 + shl_ln2_reg_5020);

assign add_ln432_8_fu_3420_p2 = (shl_ln432_9_fu_3412_p3 + shl_ln2_reg_5020);

assign add_ln432_9_fu_3448_p2 = (shl_ln432_s_fu_3440_p3 + shl_ln2_reg_5020);

assign add_ln432_fu_2910_p2 = (shl_ln432_1_fu_2902_p3 + shl_ln2_fu_2895_p3);

assign add_ln442_fu_1564_p2 = ($signed(num_points_q0) + $signed(32'd4294967295));

assign add_ln449_fu_1814_p2 = (shl_ln449_1_fu_1806_p3 + shl_ln_fu_1796_p3);

assign add_ln471_10_fu_2382_p2 = (shl_ln471_10_fu_2374_p3 + shl_ln3_reg_4820);

assign add_ln471_11_fu_2410_p2 = (shl_ln471_11_fu_2402_p3 + shl_ln3_reg_4820);

assign add_ln471_12_fu_2438_p2 = (shl_ln471_12_fu_2430_p3 + shl_ln3_reg_4820);

assign add_ln471_13_fu_2466_p2 = (shl_ln471_13_fu_2458_p3 + shl_ln3_reg_4820);

assign add_ln471_14_fu_2494_p2 = (shl_ln471_14_fu_2486_p3 + shl_ln3_reg_4820);

assign add_ln471_15_fu_2516_p2 = (shl_ln471_15_fu_2509_p3 + shl_ln3_reg_4820);

assign add_ln471_16_fu_1939_p2 = ($signed(trunc_ln1461_fu_1898_p1) + $signed(9'd497));

assign add_ln471_17_fu_1988_p2 = ($signed(trunc_ln1461_fu_1898_p1) + $signed(9'd498));

assign add_ln471_18_fu_2045_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd499));

assign add_ln471_19_fu_2091_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd500));

assign add_ln471_1_fu_1972_p2 = (shl_ln471_2_fu_1964_p3 + shl_ln3_fu_1908_p3);

assign add_ln471_20_fu_2147_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd501));

assign add_ln471_21_fu_2193_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd502));

assign add_ln471_22_fu_2249_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd503));

assign add_ln471_23_fu_2295_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd504));

assign add_ln471_24_fu_2541_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd505));

assign add_ln471_25_fu_2558_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd506));

assign add_ln471_26_fu_2585_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd507));

assign add_ln471_27_fu_2602_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd508));

assign add_ln471_28_fu_2629_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd509));

assign add_ln471_29_fu_2646_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd510));

assign add_ln471_2_fu_2030_p2 = (shl_ln471_3_fu_2022_p3 + shl_ln3_reg_4820);

assign add_ln471_30_fu_2673_p2 = ($signed(trunc_ln1461_reg_4802) + $signed(9'd511));

assign add_ln471_3_fu_2076_p2 = (shl_ln471_4_fu_2068_p3 + shl_ln3_reg_4820);

assign add_ln471_4_fu_2132_p2 = (shl_ln471_5_fu_2124_p3 + shl_ln3_reg_4820);

assign add_ln471_5_fu_2178_p2 = (shl_ln471_6_fu_2170_p3 + shl_ln3_reg_4820);

assign add_ln471_6_fu_2234_p2 = (shl_ln471_7_fu_2226_p3 + shl_ln3_reg_4820);

assign add_ln471_7_fu_2280_p2 = (shl_ln471_8_fu_2272_p3 + shl_ln3_reg_4820);

assign add_ln471_8_fu_2326_p2 = (shl_ln471_9_fu_2318_p3 + shl_ln3_reg_4820);

assign add_ln471_9_fu_2354_p2 = (shl_ln471_s_fu_2346_p3 + shl_ln3_reg_4820);

assign add_ln471_fu_1923_p2 = (shl_ln471_1_fu_1915_p3 + shl_ln3_fu_1908_p3);

assign add_ln915_1_fu_1734_p2 = (sub_ln915_1_fu_1729_p2 + select_ln893_1_fu_1721_p3);

assign add_ln915_fu_2786_p2 = (sub_ln915_fu_2781_p2 + select_ln893_fu_2773_p3);

assign and_ln1505_fu_2842_p2 = (or_ln1505_fu_2838_p2 & grp_fu_942_p2);

assign and_ln1506_fu_1790_p2 = (or_ln1506_fu_1786_p2 & grp_fu_942_p2);

assign and_ln899_1_fu_1538_p2 = (xor_ln899_fu_1532_p2 & grp_fu_1025_p3);

assign and_ln899_2_fu_1607_p2 = (or_ln899_fu_1601_p2 & grp_fu_971_p3);

assign and_ln899_3_fu_1633_p2 = (xor_ln899_1_fu_1627_p2 & grp_fu_1025_p3);

assign and_ln899_fu_1512_p2 = (or_ln899_2_fu_1506_p2 & grp_fu_971_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state5_on_subcall_done = ((ap_sync_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready & ap_sync_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done) == 1'b0);
end

assign ap_sync_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done = (grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done | ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_done);

assign ap_sync_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready = (grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready | ap_sync_reg_grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_ready);

assign bitcast_ln734_1_fu_1759_p1 = p_Result_47_fu_1747_p5;

assign bitcast_ln734_fu_2811_p1 = p_Result_43_fu_2799_p5;

assign empty_fu_2992_p0 = right_bound_V_fu_320;

assign empty_fu_2992_p1 = empty_fu_2992_p0[8:0];

assign get_radiiradii_address0 = zext_ln98_fu_1059_p1;

assign grp_fu_1003_p2 = ($signed(grp_fu_997_p2) + $signed(32'd4294967243));

assign grp_fu_1009_p4 = {{grp_fu_1003_p2[31:1]}};

assign grp_fu_1019_p2 = (($signed(grp_fu_1009_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign grp_fu_1025_p3 = grp_fu_971_p3[grp_fu_1003_p2];

assign grp_fu_1033_p2 = (($signed(grp_fu_1003_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign grp_fu_1047_p2 = (32'd54 - reg_1043);

assign grp_fu_1053_p2 = ($signed(reg_1043) + $signed(32'd4294967242));

assign grp_fu_951_p2 = ((start_value_V_fu_312 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_957_p3 = start_value_V_fu_312[32'd31];

assign grp_fu_965_p2 = (32'd0 - start_value_V_fu_312);

assign grp_fu_971_p3 = ((grp_fu_957_p3[0:0] == 1'b1) ? grp_fu_965_p2 : start_value_V_fu_312);

integer ap_tvar_int_0;

always @ (grp_fu_971_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            grp_fu_979_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            grp_fu_979_p4[ap_tvar_int_0] = grp_fu_971_p3[31 - ap_tvar_int_0];
        end
    end
end


always @ (grp_fu_979_p4) begin
    if (grp_fu_979_p4[0] == 1'b1) begin
        grp_fu_989_p3 = 32'd0;
    end else if (grp_fu_979_p4[1] == 1'b1) begin
        grp_fu_989_p3 = 32'd1;
    end else if (grp_fu_979_p4[2] == 1'b1) begin
        grp_fu_989_p3 = 32'd2;
    end else if (grp_fu_979_p4[3] == 1'b1) begin
        grp_fu_989_p3 = 32'd3;
    end else if (grp_fu_979_p4[4] == 1'b1) begin
        grp_fu_989_p3 = 32'd4;
    end else if (grp_fu_979_p4[5] == 1'b1) begin
        grp_fu_989_p3 = 32'd5;
    end else if (grp_fu_979_p4[6] == 1'b1) begin
        grp_fu_989_p3 = 32'd6;
    end else if (grp_fu_979_p4[7] == 1'b1) begin
        grp_fu_989_p3 = 32'd7;
    end else if (grp_fu_979_p4[8] == 1'b1) begin
        grp_fu_989_p3 = 32'd8;
    end else if (grp_fu_979_p4[9] == 1'b1) begin
        grp_fu_989_p3 = 32'd9;
    end else if (grp_fu_979_p4[10] == 1'b1) begin
        grp_fu_989_p3 = 32'd10;
    end else if (grp_fu_979_p4[11] == 1'b1) begin
        grp_fu_989_p3 = 32'd11;
    end else if (grp_fu_979_p4[12] == 1'b1) begin
        grp_fu_989_p3 = 32'd12;
    end else if (grp_fu_979_p4[13] == 1'b1) begin
        grp_fu_989_p3 = 32'd13;
    end else if (grp_fu_979_p4[14] == 1'b1) begin
        grp_fu_989_p3 = 32'd14;
    end else if (grp_fu_979_p4[15] == 1'b1) begin
        grp_fu_989_p3 = 32'd15;
    end else if (grp_fu_979_p4[16] == 1'b1) begin
        grp_fu_989_p3 = 32'd16;
    end else if (grp_fu_979_p4[17] == 1'b1) begin
        grp_fu_989_p3 = 32'd17;
    end else if (grp_fu_979_p4[18] == 1'b1) begin
        grp_fu_989_p3 = 32'd18;
    end else if (grp_fu_979_p4[19] == 1'b1) begin
        grp_fu_989_p3 = 32'd19;
    end else if (grp_fu_979_p4[20] == 1'b1) begin
        grp_fu_989_p3 = 32'd20;
    end else if (grp_fu_979_p4[21] == 1'b1) begin
        grp_fu_989_p3 = 32'd21;
    end else if (grp_fu_979_p4[22] == 1'b1) begin
        grp_fu_989_p3 = 32'd22;
    end else if (grp_fu_979_p4[23] == 1'b1) begin
        grp_fu_989_p3 = 32'd23;
    end else if (grp_fu_979_p4[24] == 1'b1) begin
        grp_fu_989_p3 = 32'd24;
    end else if (grp_fu_979_p4[25] == 1'b1) begin
        grp_fu_989_p3 = 32'd25;
    end else if (grp_fu_979_p4[26] == 1'b1) begin
        grp_fu_989_p3 = 32'd26;
    end else if (grp_fu_979_p4[27] == 1'b1) begin
        grp_fu_989_p3 = 32'd27;
    end else if (grp_fu_979_p4[28] == 1'b1) begin
        grp_fu_989_p3 = 32'd28;
    end else if (grp_fu_979_p4[29] == 1'b1) begin
        grp_fu_989_p3 = 32'd29;
    end else if (grp_fu_979_p4[30] == 1'b1) begin
        grp_fu_989_p3 = 32'd30;
    end else if (grp_fu_979_p4[31] == 1'b1) begin
        grp_fu_989_p3 = 32'd31;
    end else begin
        grp_fu_989_p3 = 32'd32;
    end
end

assign grp_fu_997_p2 = (32'd32 - grp_fu_989_p3);

assign grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_start = grp_p_find_boundaries_and_starting_index_and_value7_fu_922_ap_start_reg;

assign icmp_ln1505_1_fu_2832_p2 = ((trunc_ln_fu_2816_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1505_fu_2826_p2 = ((add_ln915_fu_2786_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1506_1_fu_1780_p2 = ((trunc_ln1_fu_1764_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1506_fu_1774_p2 = ((add_ln915_1_fu_1734_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln874_1_fu_1570_p2 = ((start_index_V_3_fu_308 == add_ln442_fu_1564_p2) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_1474_p2 = ((start_index_V_3_fu_308 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1892_p2 = (($signed(ret_37_fu_1879_p2) < $signed(sext_ln878_fu_1888_p1)) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_2889_p2 = (($signed(ret_fu_2866_p2) > $signed(ret_2_fu_2883_p2)) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_1613_p2 = ((and_ln899_2_fu_1607_p2 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_1518_p2 = ((and_ln899_fu_1512_p2 != 32'd0) ? 1'b1 : 1'b0);

assign leftRight_offset_read_read_fu_342_p2 = leftRight_offset;

assign lhs_6_fu_2996_p2 = ($signed(ret_20_fu_2879_p1) + $signed(12'd4081));

assign lshr_ln1_fu_3023_p4 = {{add_ln424_fu_3017_p2[15:13]}};

assign lshr_ln2_fu_2916_p4 = {{add_ln432_fu_2910_p2[15:13]}};

assign lshr_ln3_fu_1929_p4 = {{add_ln471_fu_1923_p2[15:13]}};

assign lshr_ln424_1_fu_3072_p4 = {{add_ln424_1_fu_3066_p2[15:13]}};

assign lshr_ln424_2_fu_3845_p4 = {{add_ln424_2_fu_3840_p2[15:13]}};

assign lshr_ln424_3_fu_3891_p4 = {{add_ln424_3_fu_3886_p2[15:13]}};

assign lshr_ln424_4_fu_3947_p4 = {{add_ln424_4_fu_3942_p2[15:13]}};

assign lshr_ln424_5_fu_3993_p4 = {{add_ln424_5_fu_3988_p2[15:13]}};

assign lshr_ln424_6_fu_4049_p4 = {{add_ln424_6_fu_4044_p2[15:13]}};

assign lshr_ln424_7_fu_4095_p4 = {{add_ln424_7_fu_4090_p2[15:13]}};

assign lshr_ln432_1_fu_2963_p4 = {{add_ln432_1_fu_2957_p2[15:13]}};

assign lshr_ln432_2_fu_3129_p4 = {{add_ln432_2_fu_3124_p2[15:13]}};

assign lshr_ln432_3_fu_3175_p4 = {{add_ln432_3_fu_3170_p2[15:13]}};

assign lshr_ln432_4_fu_3231_p4 = {{add_ln432_4_fu_3226_p2[15:13]}};

assign lshr_ln432_5_fu_3277_p4 = {{add_ln432_5_fu_3272_p2[15:13]}};

assign lshr_ln432_6_fu_3333_p4 = {{add_ln432_6_fu_3328_p2[15:13]}};

assign lshr_ln432_7_fu_3379_p4 = {{add_ln432_7_fu_3374_p2[15:13]}};

assign lshr_ln471_1_fu_1978_p4 = {{add_ln471_1_fu_1972_p2[15:13]}};

assign lshr_ln471_2_fu_2035_p4 = {{add_ln471_2_fu_2030_p2[15:13]}};

assign lshr_ln471_3_fu_2081_p4 = {{add_ln471_3_fu_2076_p2[15:13]}};

assign lshr_ln471_4_fu_2137_p4 = {{add_ln471_4_fu_2132_p2[15:13]}};

assign lshr_ln471_5_fu_2183_p4 = {{add_ln471_5_fu_2178_p2[15:13]}};

assign lshr_ln471_6_fu_2239_p4 = {{add_ln471_6_fu_2234_p2[15:13]}};

assign lshr_ln471_7_fu_2285_p4 = {{add_ln471_7_fu_2280_p2[15:13]}};

assign lshr_ln897_1_fu_1589_p2 = 32'd4294967295 >> zext_ln897_1_fu_1585_p1;

assign lshr_ln897_fu_1494_p2 = 32'd4294967295 >> zext_ln897_fu_1490_p1;

assign lshr_ln908_1_fu_1677_p2 = zext_ln909_3_fu_1659_p1 >> zext_ln908_1_fu_1673_p1;

assign lshr_ln908_fu_2729_p2 = zext_ln909_2_fu_2711_p1 >> zext_ln908_fu_2725_p1;

assign lshr_ln_fu_1820_p4 = {{add_ln449_fu_1814_p2[15:13]}};

assign m_23_fu_2745_p2 = (m_fu_2735_p3 + zext_ln911_fu_2742_p1);

assign m_27_fu_1683_p3 = ((icmp_ln908_1_reg_4741[0:0] == 1'b1) ? lshr_ln908_1_fu_1677_p2 : shl_ln909_1_fu_1667_p2);

assign m_28_fu_1693_p2 = (m_27_fu_1683_p3 + zext_ln911_1_fu_1690_p1);

assign m_31_fu_2751_p4 = {{m_23_fu_2745_p2[63:1]}};

assign m_33_fu_1699_p4 = {{m_28_fu_1693_p2[63:1]}};

assign m_fu_2735_p3 = ((icmp_ln908_reg_4713[0:0] == 1'b1) ? lshr_ln908_fu_2729_p2 : shl_ln909_fu_2719_p2);

assign mul_ln1148_fu_1161_p1 = 185'd129807421463370690713262408230503;

assign num_points_address1 = grp_p_find_boundaries_and_starting_index_and_value7_fu_922_num_points_address1;

assign or_ln1505_fu_2838_p2 = (icmp_ln1505_reg_4963 | icmp_ln1505_1_reg_4968);

assign or_ln1506_fu_1786_p2 = (icmp_ln1506_reg_4761 | icmp_ln1506_1_reg_4766);

assign or_ln424_10_fu_1456_p2 = (tmp_fu_1234_p3 | 7'd15);

assign or_ln424_1_fu_1321_p2 = (tmp_fu_1234_p3 | 7'd6);

assign or_ln424_2_fu_1336_p2 = (tmp_fu_1234_p3 | 7'd7);

assign or_ln424_3_fu_1351_p2 = (tmp_fu_1234_p3 | 7'd8);

assign or_ln424_4_fu_1366_p2 = (tmp_fu_1234_p3 | 7'd9);

assign or_ln424_5_fu_1381_p2 = (tmp_fu_1234_p3 | 7'd10);

assign or_ln424_6_fu_1396_p2 = (tmp_fu_1234_p3 | 7'd11);

assign or_ln424_7_fu_1411_p2 = (tmp_fu_1234_p3 | 7'd12);

assign or_ln424_8_fu_1426_p2 = (tmp_fu_1234_p3 | 7'd13);

assign or_ln424_9_fu_1441_p2 = (tmp_fu_1234_p3 | 7'd14);

assign or_ln424_fu_1306_p2 = (tmp_fu_1234_p3 | 7'd5);

assign or_ln432_1_fu_1261_p2 = (tmp_fu_1234_p3 | 7'd2);

assign or_ln432_2_fu_1276_p2 = (tmp_fu_1234_p3 | 7'd3);

assign or_ln432_3_fu_1291_p2 = (tmp_fu_1234_p3 | 7'd4);

assign or_ln432_fu_1246_p2 = (tmp_fu_1234_p3 | 7'd1);

assign or_ln899_2_fu_1506_p2 = (shl_ln899_fu_1500_p2 | lshr_ln897_fu_1494_p2);

assign or_ln899_fu_1601_p2 = (shl_ln899_1_fu_1595_p2 | lshr_ln897_1_fu_1589_p2);

assign p_Result_36_fu_1713_p3 = m_28_fu_1693_p2[32'd54];

assign p_Result_43_fu_2799_p5 = {{tmp_s_fu_2792_p3}, {zext_ln912_fu_2761_p1[51:0]}};

assign p_Result_47_fu_1747_p5 = {{tmp_1_fu_1740_p3}, {zext_ln912_1_fu_1709_p1[51:0]}};

assign p_Result_s_fu_2765_p3 = m_23_fu_2745_p2[32'd54];

assign r_V_2_fu_1136_p1 = r_V_2_fu_1136_p10;

assign r_V_2_fu_1136_p10 = ret_V_5_fu_1122_p2;

assign ret_10_fu_3975_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4086));

assign ret_11_fu_4031_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4087));

assign ret_12_fu_4077_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4088));

assign ret_13_fu_4123_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4089));

assign ret_14_fu_4151_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4090));

assign ret_15_fu_4179_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4091));

assign ret_16_fu_4207_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4092));

assign ret_17_fu_4235_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4093));

assign ret_18_fu_4263_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4094));

assign ret_19_fu_4291_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4095));

assign ret_20_fu_2879_p0 = right_bound_V_fu_320;

assign ret_20_fu_2879_p1 = ret_20_fu_2879_p0[11:0];

assign ret_22_fu_2943_p2 = (trunc_ln1346_fu_2862_p1 + 12'd1);

assign ret_23_fu_3111_p2 = (trunc_ln1346_reg_4981 + 12'd2);

assign ret_24_fu_3157_p2 = (trunc_ln1346_reg_4981 + 12'd3);

assign ret_25_fu_3213_p2 = (trunc_ln1346_reg_4981 + 12'd4);

assign ret_26_fu_3259_p2 = (trunc_ln1346_reg_4981 + 12'd5);

assign ret_27_fu_3315_p2 = (trunc_ln1346_reg_4981 + 12'd6);

assign ret_28_fu_3361_p2 = (trunc_ln1346_reg_4981 + 12'd7);

assign ret_29_fu_3407_p2 = (trunc_ln1346_reg_4981 + 12'd8);

assign ret_2_fu_2883_p2 = ($signed(sext_ln215_1_fu_2875_p1) + $signed(33'd1));

assign ret_30_fu_3435_p2 = (trunc_ln1346_reg_4981 + 12'd9);

assign ret_31_fu_3463_p2 = (trunc_ln1346_reg_4981 + 12'd10);

assign ret_32_fu_3491_p2 = (trunc_ln1346_reg_4981 + 12'd11);

assign ret_33_fu_3519_p2 = (trunc_ln1346_reg_4981 + 12'd12);

assign ret_34_fu_3547_p2 = (trunc_ln1346_reg_4981 + 12'd13);

assign ret_35_fu_3575_p2 = (trunc_ln1346_reg_4981 + 12'd14);

assign ret_36_fu_3603_p2 = (trunc_ln1346_reg_4981 + 12'd15);

assign ret_37_fu_1879_p2 = ($signed(sext_ln215_2_fu_1871_p1) + $signed(33'd8589934577));

assign ret_38_fu_1958_p2 = ($signed(ret_52_fu_1875_p1) + $signed(12'd4082));

assign ret_39_fu_2017_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4083));

assign ret_40_fu_2063_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4084));

assign ret_41_fu_2119_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4085));

assign ret_42_fu_2165_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4086));

assign ret_43_fu_2221_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4087));

assign ret_44_fu_2267_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4088));

assign ret_45_fu_2313_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4089));

assign ret_46_fu_2341_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4090));

assign ret_47_fu_2369_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4091));

assign ret_48_fu_2397_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4092));

assign ret_49_fu_2425_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4093));

assign ret_50_fu_2453_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4094));

assign ret_51_fu_2481_p2 = ($signed(ret_52_reg_4780) + $signed(12'd4095));

assign ret_52_fu_1875_p1 = ap_phi_mux_lhs_4_phi_fu_899_p8[11:0];

assign ret_6_fu_3052_p2 = ($signed(ret_20_fu_2879_p1) + $signed(12'd4082));

assign ret_7_fu_3827_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4083));

assign ret_8_fu_3873_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4084));

assign ret_9_fu_3929_p2 = ($signed(ret_20_reg_4999) + $signed(12'd4085));

assign ret_V_5_fu_1122_p2 = ($signed(y_V_fu_1100_p3) + $signed(25'd28311552));

assign ret_V_6_fu_1116_p2 = ($signed(sext_ln703_fu_1108_p1) - $signed(sext_ln703_2_fu_1112_p1));

assign ret_V_fu_1217_p2 = (select_ln1148_1_fu_1204_p3 + rhs_fu_1210_p3);

assign ret_fu_2866_p2 = ($signed(sext_ln215_fu_2858_p1) + $signed(33'd16));

assign rhs_fu_1210_p1 = p_read;

assign rhs_fu_1210_p3 = {{rhs_fu_1210_p1}, {20'd0}};

assign select_ln1148_1_fu_1204_p3 = ((tmp_28_reg_4582[0:0] == 1'b1) ? sub_ln1148_1_fu_1198_p2 : tmp_30_reg_4593);

assign select_ln1148_fu_1192_p3 = ((tmp_28_reg_4582[0:0] == 1'b1) ? tmp_29_fu_1182_p4 : tmp_30_reg_4593);

assign select_ln893_1_fu_1721_p3 = ((p_Result_36_fu_1713_p3[0:0] == 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln893_fu_2773_p3 = ((p_Result_s_fu_2765_p3[0:0] == 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln896_1_fu_1639_p3 = ((grp_fu_1019_p2[0:0] == 1'b1) ? icmp_ln899_1_fu_1613_p2 : grp_fu_1025_p3);

assign select_ln896_fu_1544_p3 = ((grp_fu_1019_p2[0:0] == 1'b1) ? icmp_ln899_fu_1518_p2 : grp_fu_1025_p3);

assign select_ln908_2_fu_1647_p3 = ((grp_fu_1033_p2[0:0] == 1'b1) ? select_ln896_1_fu_1639_p3 : and_ln899_3_fu_1633_p2);

assign select_ln908_fu_1552_p3 = ((grp_fu_1033_p2[0:0] == 1'b1) ? select_ln896_fu_1544_p3 : and_ln899_1_fu_1538_p2);

assign sext_ln215_1_fu_2875_p0 = right_bound_V_fu_320;

assign sext_ln215_1_fu_2875_p1 = sext_ln215_1_fu_2875_p0;

assign sext_ln215_2_fu_1871_p1 = ap_phi_mux_lhs_4_phi_fu_899_p8;

assign sext_ln215_fu_2858_p1 = lhs_reg_909;

assign sext_ln703_2_fu_1112_p0 = p_read;

assign sext_ln703_2_fu_1112_p1 = sext_ln703_2_fu_1112_p0;

assign sext_ln703_fu_1108_p1 = $signed(z_top);

assign sext_ln878_fu_1888_p1 = $signed(left_bound_V_fu_316);

assign shl_ln1_fu_3002_p3 = {{i_offset}, {13'd0}};

assign shl_ln2_fu_2895_p3 = {{i_offset}, {13'd0}};

assign shl_ln3_fu_1908_p3 = {{i_offset}, {13'd0}};

assign shl_ln424_10_fu_4184_p3 = {{ret_15_fu_4179_p2}, {4'd0}};

assign shl_ln424_11_fu_4212_p3 = {{ret_16_fu_4207_p2}, {4'd0}};

assign shl_ln424_12_fu_4240_p3 = {{ret_17_fu_4235_p2}, {4'd0}};

assign shl_ln424_13_fu_4268_p3 = {{ret_18_fu_4263_p2}, {4'd0}};

assign shl_ln424_14_fu_4296_p3 = {{ret_19_fu_4291_p2}, {4'd0}};

assign shl_ln424_15_fu_4319_p3 = {{ret_20_reg_4999}, {4'd0}};

assign shl_ln424_1_fu_3009_p3 = {{lhs_6_fu_2996_p2}, {4'd0}};

assign shl_ln424_2_fu_3058_p3 = {{ret_6_fu_3052_p2}, {4'd0}};

assign shl_ln424_3_fu_3832_p3 = {{ret_7_fu_3827_p2}, {4'd0}};

assign shl_ln424_4_fu_3878_p3 = {{ret_8_fu_3873_p2}, {4'd0}};

assign shl_ln424_5_fu_3934_p3 = {{ret_9_fu_3929_p2}, {4'd0}};

assign shl_ln424_6_fu_3980_p3 = {{ret_10_fu_3975_p2}, {4'd0}};

assign shl_ln424_7_fu_4036_p3 = {{ret_11_fu_4031_p2}, {4'd0}};

assign shl_ln424_8_fu_4082_p3 = {{ret_12_fu_4077_p2}, {4'd0}};

assign shl_ln424_9_fu_4128_p3 = {{ret_13_fu_4123_p2}, {4'd0}};

assign shl_ln424_s_fu_4156_p3 = {{ret_14_fu_4151_p2}, {4'd0}};

assign shl_ln432_10_fu_3468_p3 = {{ret_31_fu_3463_p2}, {4'd0}};

assign shl_ln432_11_fu_3496_p3 = {{ret_32_fu_3491_p2}, {4'd0}};

assign shl_ln432_12_fu_3524_p3 = {{ret_33_fu_3519_p2}, {4'd0}};

assign shl_ln432_13_fu_3552_p3 = {{ret_34_fu_3547_p2}, {4'd0}};

assign shl_ln432_14_fu_3580_p3 = {{ret_35_fu_3575_p2}, {4'd0}};

assign shl_ln432_15_fu_3608_p3 = {{ret_36_fu_3603_p2}, {4'd0}};

assign shl_ln432_1_fu_2902_p3 = {{trunc_ln1346_fu_2862_p1}, {4'd0}};

assign shl_ln432_2_fu_2949_p3 = {{ret_22_fu_2943_p2}, {4'd0}};

assign shl_ln432_3_fu_3116_p3 = {{ret_23_fu_3111_p2}, {4'd0}};

assign shl_ln432_4_fu_3162_p3 = {{ret_24_fu_3157_p2}, {4'd0}};

assign shl_ln432_5_fu_3218_p3 = {{ret_25_fu_3213_p2}, {4'd0}};

assign shl_ln432_6_fu_3264_p3 = {{ret_26_fu_3259_p2}, {4'd0}};

assign shl_ln432_7_fu_3320_p3 = {{ret_27_fu_3315_p2}, {4'd0}};

assign shl_ln432_8_fu_3366_p3 = {{ret_28_fu_3361_p2}, {4'd0}};

assign shl_ln432_9_fu_3412_p3 = {{ret_29_fu_3407_p2}, {4'd0}};

assign shl_ln432_s_fu_3440_p3 = {{ret_30_fu_3435_p2}, {4'd0}};

assign shl_ln449_1_fu_1806_p3 = {{trunc_ln449_fu_1803_p1}, {4'd0}};

assign shl_ln471_10_fu_2374_p3 = {{ret_47_fu_2369_p2}, {4'd0}};

assign shl_ln471_11_fu_2402_p3 = {{ret_48_fu_2397_p2}, {4'd0}};

assign shl_ln471_12_fu_2430_p3 = {{ret_49_fu_2425_p2}, {4'd0}};

assign shl_ln471_13_fu_2458_p3 = {{ret_50_fu_2453_p2}, {4'd0}};

assign shl_ln471_14_fu_2486_p3 = {{ret_51_fu_2481_p2}, {4'd0}};

assign shl_ln471_15_fu_2509_p3 = {{ret_52_reg_4780}, {4'd0}};

assign shl_ln471_1_fu_1915_p3 = {{add_ln1461_fu_1902_p2}, {4'd0}};

assign shl_ln471_2_fu_1964_p3 = {{ret_38_fu_1958_p2}, {4'd0}};

assign shl_ln471_3_fu_2022_p3 = {{ret_39_fu_2017_p2}, {4'd0}};

assign shl_ln471_4_fu_2068_p3 = {{ret_40_fu_2063_p2}, {4'd0}};

assign shl_ln471_5_fu_2124_p3 = {{ret_41_fu_2119_p2}, {4'd0}};

assign shl_ln471_6_fu_2170_p3 = {{ret_42_fu_2165_p2}, {4'd0}};

assign shl_ln471_7_fu_2226_p3 = {{ret_43_fu_2221_p2}, {4'd0}};

assign shl_ln471_8_fu_2272_p3 = {{ret_44_fu_2267_p2}, {4'd0}};

assign shl_ln471_9_fu_2318_p3 = {{ret_45_fu_2313_p2}, {4'd0}};

assign shl_ln471_s_fu_2346_p3 = {{ret_46_fu_2341_p2}, {4'd0}};

assign shl_ln899_1_fu_1595_p2 = 32'd1 << grp_fu_1003_p2;

assign shl_ln899_fu_1500_p2 = 32'd1 << grp_fu_1003_p2;

assign shl_ln909_1_fu_1667_p2 = zext_ln909_3_fu_1659_p1 << zext_ln909_1_fu_1663_p1;

assign shl_ln909_fu_2719_p2 = zext_ln909_2_fu_2711_p1 << zext_ln909_fu_2715_p1;

assign shl_ln_fu_1796_p3 = {{i_offset}, {13'd0}};

assign start_index_V_2_fu_1850_p2 = (start_index_V_3_fu_308 + 32'd1);

assign start_index_V_fu_2848_p2 = ($signed(start_index_V_1_load_reg_4689) + $signed(32'd4294967295));

assign start_value_V_1_fu_1861_p2 = (z_bits_fu_1846_p1 - projectionToRow_V_reg_4599);

assign sub_ln1148_1_fu_1198_p2 = (52'd0 - select_ln1148_fu_1192_p3);

assign sub_ln1148_fu_1177_p2 = (185'd0 - mul_ln1148_reg_4588);

assign sub_ln897_1_fu_1579_p2 = (6'd22 - trunc_ln897_1_fu_1575_p1);

assign sub_ln897_fu_1484_p2 = (6'd22 - trunc_ln897_fu_1480_p1);

assign sub_ln915_1_fu_1729_p2 = (11'd12 - trunc_ln893_1_reg_4751);

assign sub_ln915_fu_2781_p2 = (11'd12 - trunc_ln893_reg_4723);

assign tmp_10_fu_1267_p3 = {{57'd0}, {or_ln432_1_fu_1261_p2}};

assign tmp_11_fu_1282_p3 = {{57'd0}, {or_ln432_2_fu_1276_p2}};

assign tmp_12_fu_1297_p3 = {{57'd0}, {or_ln432_3_fu_1291_p2}};

assign tmp_13_fu_1312_p3 = {{57'd0}, {or_ln424_fu_1306_p2}};

assign tmp_14_fu_1327_p3 = {{57'd0}, {or_ln424_1_fu_1321_p2}};

assign tmp_15_fu_1342_p3 = {{57'd0}, {or_ln424_2_fu_1336_p2}};

assign tmp_16_fu_1357_p3 = {{57'd0}, {or_ln424_3_fu_1351_p2}};

assign tmp_17_fu_1372_p3 = {{57'd0}, {or_ln424_4_fu_1366_p2}};

assign tmp_18_fu_1387_p3 = {{57'd0}, {or_ln424_5_fu_1381_p2}};

assign tmp_19_fu_1402_p3 = {{57'd0}, {or_ln424_6_fu_1396_p2}};

assign tmp_1_fu_1740_p3 = {{p_Result_44_reg_4736}, {add_ln915_1_fu_1734_p2}};

assign tmp_20_fu_1417_p3 = {{57'd0}, {or_ln424_7_fu_1411_p2}};

assign tmp_21_fu_1432_p3 = {{57'd0}, {or_ln424_8_fu_1426_p2}};

assign tmp_22_fu_1447_p3 = {{57'd0}, {or_ln424_9_fu_1441_p2}};

assign tmp_23_fu_1462_p3 = {{57'd0}, {or_ln424_10_fu_1456_p2}};

assign tmp_24_fu_1150_p3 = {{r_V_2_reg_4577}, {20'd0}};

assign tmp_25_fu_1833_p3 = {{lshr_ln_fu_1820_p4}, {trunc_ln449_1_fu_1830_p1}};

assign tmp_26_fu_3039_p3 = {{lshr_ln1_fu_3023_p4}, {add_ln424_16_fu_3033_p2}};

assign tmp_29_fu_1182_p4 = {{sub_ln1148_fu_1177_p2[182:131]}};

assign tmp_31_fu_3088_p3 = {{lshr_ln424_1_fu_3072_p4}, {add_ln424_17_fu_3082_p2}};

assign tmp_33_fu_1524_p3 = grp_fu_1003_p2[32'd31];

assign tmp_34_fu_3860_p3 = {{lshr_ln424_2_fu_3845_p4}, {add_ln424_18_fu_3855_p2}};

assign tmp_35_fu_3906_p3 = {{lshr_ln424_3_fu_3891_p4}, {add_ln424_19_fu_3901_p2}};

assign tmp_37_fu_1619_p3 = grp_fu_1003_p2[32'd31];

assign tmp_38_fu_3962_p3 = {{lshr_ln424_4_fu_3947_p4}, {add_ln424_20_fu_3957_p2}};

assign tmp_39_fu_4008_p3 = {{lshr_ln424_5_fu_3993_p4}, {add_ln424_21_fu_4003_p2}};

assign tmp_40_fu_4064_p3 = {{lshr_ln424_6_fu_4049_p4}, {add_ln424_22_fu_4059_p2}};

assign tmp_41_fu_4110_p3 = {{lshr_ln424_7_fu_4095_p4}, {add_ln424_23_fu_4105_p2}};

assign tmp_42_fu_4356_p3 = {{lshr_ln424_8_reg_5252}, {add_ln424_24_fu_4351_p2}};

assign tmp_43_fu_4373_p3 = {{lshr_ln424_9_reg_5257}, {add_ln424_25_fu_4368_p2}};

assign tmp_44_fu_4400_p3 = {{lshr_ln424_s_reg_5262}, {add_ln424_26_fu_4395_p2}};

assign tmp_45_fu_4417_p3 = {{lshr_ln424_10_reg_5267}, {add_ln424_27_fu_4412_p2}};

assign tmp_46_fu_4444_p3 = {{lshr_ln424_11_reg_5272}, {add_ln424_28_fu_4439_p2}};

assign tmp_47_fu_4461_p3 = {{lshr_ln424_12_reg_5277}, {add_ln424_29_fu_4456_p2}};

assign tmp_48_fu_4488_p3 = {{lshr_ln424_13_reg_5282}, {add_ln424_30_fu_4483_p2}};

assign tmp_49_fu_4500_p3 = {{lshr_ln424_14_reg_5287}, {empty_reg_5066}};

assign tmp_50_fu_2930_p3 = {{lshr_ln2_fu_2916_p4}, {trunc_ln432_fu_2926_p1}};

assign tmp_51_fu_2979_p3 = {{lshr_ln432_1_fu_2963_p4}, {add_ln432_16_fu_2973_p2}};

assign tmp_52_fu_3144_p3 = {{lshr_ln432_2_fu_3129_p4}, {add_ln432_17_fu_3139_p2}};

assign tmp_53_fu_3190_p3 = {{lshr_ln432_3_fu_3175_p4}, {add_ln432_18_fu_3185_p2}};

assign tmp_54_fu_3246_p3 = {{lshr_ln432_4_fu_3231_p4}, {add_ln432_19_fu_3241_p2}};

assign tmp_55_fu_3292_p3 = {{lshr_ln432_5_fu_3277_p4}, {add_ln432_20_fu_3287_p2}};

assign tmp_56_fu_3348_p3 = {{lshr_ln432_6_fu_3333_p4}, {add_ln432_21_fu_3343_p2}};

assign tmp_57_fu_3394_p3 = {{lshr_ln432_7_fu_3379_p4}, {add_ln432_22_fu_3389_p2}};

assign tmp_58_fu_3646_p3 = {{lshr_ln432_8_reg_5142}, {add_ln432_23_fu_3641_p2}};

assign tmp_59_fu_3663_p3 = {{lshr_ln432_9_reg_5147}, {add_ln432_24_fu_3658_p2}};

assign tmp_60_fu_3690_p3 = {{lshr_ln432_s_reg_5152}, {add_ln432_25_fu_3685_p2}};

assign tmp_61_fu_3707_p3 = {{lshr_ln432_10_reg_5157}, {add_ln432_26_fu_3702_p2}};

assign tmp_62_fu_3734_p3 = {{lshr_ln432_11_reg_5162}, {add_ln432_27_fu_3729_p2}};

assign tmp_63_fu_3751_p3 = {{lshr_ln432_12_reg_5167}, {add_ln432_28_fu_3746_p2}};

assign tmp_64_fu_3778_p3 = {{lshr_ln432_13_reg_5172}, {add_ln432_29_fu_3773_p2}};

assign tmp_65_fu_3795_p3 = {{lshr_ln432_14_reg_5177}, {add_ln432_30_fu_3790_p2}};

assign tmp_66_fu_1945_p3 = {{lshr_ln3_fu_1929_p4}, {add_ln471_16_fu_1939_p2}};

assign tmp_67_fu_1994_p3 = {{lshr_ln471_1_fu_1978_p4}, {add_ln471_17_fu_1988_p2}};

assign tmp_68_fu_2050_p3 = {{lshr_ln471_2_fu_2035_p4}, {add_ln471_18_fu_2045_p2}};

assign tmp_69_fu_2096_p3 = {{lshr_ln471_3_fu_2081_p4}, {add_ln471_19_fu_2091_p2}};

assign tmp_70_fu_2152_p3 = {{lshr_ln471_4_fu_2137_p4}, {add_ln471_20_fu_2147_p2}};

assign tmp_71_fu_2198_p3 = {{lshr_ln471_5_fu_2183_p4}, {add_ln471_21_fu_2193_p2}};

assign tmp_72_fu_2254_p3 = {{lshr_ln471_6_fu_2239_p4}, {add_ln471_22_fu_2249_p2}};

assign tmp_73_fu_2300_p3 = {{lshr_ln471_7_fu_2285_p4}, {add_ln471_23_fu_2295_p2}};

assign tmp_74_fu_2546_p3 = {{lshr_ln471_8_reg_4878}, {add_ln471_24_fu_2541_p2}};

assign tmp_75_fu_2563_p3 = {{lshr_ln471_9_reg_4883}, {add_ln471_25_fu_2558_p2}};

assign tmp_76_fu_2590_p3 = {{lshr_ln471_s_reg_4888}, {add_ln471_26_fu_2585_p2}};

assign tmp_77_fu_2607_p3 = {{lshr_ln471_10_reg_4893}, {add_ln471_27_fu_2602_p2}};

assign tmp_78_fu_2634_p3 = {{lshr_ln471_11_reg_4898}, {add_ln471_28_fu_2629_p2}};

assign tmp_79_fu_2651_p3 = {{lshr_ln471_12_reg_4903}, {add_ln471_29_fu_2646_p2}};

assign tmp_80_fu_2678_p3 = {{lshr_ln471_13_reg_4908}, {add_ln471_30_fu_2673_p2}};

assign tmp_81_fu_2690_p3 = {{lshr_ln471_14_reg_4913}, {trunc_ln1461_reg_4802}};

assign tmp_9_fu_1252_p3 = {{57'd0}, {or_ln432_fu_1246_p2}};

assign tmp_fu_1234_p3 = {{i_offset}, {4'd0}};

assign tmp_s_fu_2792_p3 = {{p_Result_40_reg_4708}, {add_ln915_fu_2786_p2}};

assign trunc_ln1346_fu_2862_p1 = lhs_reg_909[11:0];

assign trunc_ln1461_fu_1898_p1 = ap_phi_mux_lhs_4_phi_fu_899_p8[8:0];

assign trunc_ln1_fu_1764_p4 = {{m_28_fu_1693_p2[52:1]}};

assign trunc_ln424_10_fu_4429_p1 = points_q0[95:0];

assign trunc_ln424_11_fu_4434_p1 = points_q1[95:0];

assign trunc_ln424_12_fu_4473_p1 = points_q0[95:0];

assign trunc_ln424_13_fu_4478_p1 = points_q1[95:0];

assign trunc_ln424_14_fu_4511_p1 = points_q0[95:0];

assign trunc_ln424_15_fu_4516_p1 = points_q1[95:0];

assign trunc_ln424_1_fu_3822_p1 = points_q1[95:0];

assign trunc_ln424_2_fu_3919_p1 = points_q0[95:0];

assign trunc_ln424_3_fu_3924_p1 = points_q1[95:0];

assign trunc_ln424_4_fu_4021_p1 = points_q0[95:0];

assign trunc_ln424_5_fu_4026_p1 = points_q1[95:0];

assign trunc_ln424_6_fu_4341_p1 = points_q0[95:0];

assign trunc_ln424_7_fu_4346_p1 = points_q1[95:0];

assign trunc_ln424_8_fu_4385_p1 = points_q0[95:0];

assign trunc_ln424_9_fu_4390_p1 = points_q1[95:0];

assign trunc_ln424_fu_3817_p1 = points_q0[95:0];

assign trunc_ln432_10_fu_3680_p1 = points_q1[95:0];

assign trunc_ln432_11_fu_3719_p1 = points_q0[95:0];

assign trunc_ln432_12_fu_3724_p1 = points_q1[95:0];

assign trunc_ln432_13_fu_3763_p1 = points_q0[95:0];

assign trunc_ln432_14_fu_3768_p1 = points_q1[95:0];

assign trunc_ln432_15_fu_3807_p1 = points_q0[95:0];

assign trunc_ln432_16_fu_3812_p1 = points_q1[95:0];

assign trunc_ln432_1_fu_3101_p1 = points_q0[95:0];

assign trunc_ln432_2_fu_3106_p1 = points_q1[95:0];

assign trunc_ln432_3_fu_3203_p1 = points_q0[95:0];

assign trunc_ln432_4_fu_3208_p1 = points_q1[95:0];

assign trunc_ln432_5_fu_3305_p1 = points_q0[95:0];

assign trunc_ln432_6_fu_3310_p1 = points_q1[95:0];

assign trunc_ln432_7_fu_3631_p1 = points_q0[95:0];

assign trunc_ln432_8_fu_3636_p1 = points_q1[95:0];

assign trunc_ln432_9_fu_3675_p1 = points_q0[95:0];

assign trunc_ln432_fu_2926_p1 = lhs_reg_909[8:0];

assign trunc_ln449_1_fu_1830_p1 = start_index_V_3_fu_308[8:0];

assign trunc_ln449_fu_1803_p1 = start_index_V_3_fu_308[11:0];

assign trunc_ln471_10_fu_2619_p1 = points_q0[95:0];

assign trunc_ln471_11_fu_2624_p1 = points_q1[95:0];

assign trunc_ln471_12_fu_2663_p1 = points_q0[95:0];

assign trunc_ln471_13_fu_2668_p1 = points_q1[95:0];

assign trunc_ln471_14_fu_2701_p1 = points_q0[95:0];

assign trunc_ln471_15_fu_2706_p1 = points_q1[95:0];

assign trunc_ln471_1_fu_2012_p1 = points_q0[95:0];

assign trunc_ln471_2_fu_2109_p1 = points_q0[95:0];

assign trunc_ln471_3_fu_2114_p1 = points_q1[95:0];

assign trunc_ln471_4_fu_2211_p1 = points_q0[95:0];

assign trunc_ln471_5_fu_2216_p1 = points_q1[95:0];

assign trunc_ln471_6_fu_2531_p1 = points_q0[95:0];

assign trunc_ln471_7_fu_2536_p1 = points_q1[95:0];

assign trunc_ln471_8_fu_2575_p1 = points_q0[95:0];

assign trunc_ln471_9_fu_2580_p1 = points_q1[95:0];

assign trunc_ln471_fu_2007_p1 = points_q1[95:0];

assign trunc_ln731_fu_1096_p1 = get_radiiradii_q0[4:0];

assign trunc_ln893_1_fu_1655_p1 = grp_fu_989_p3[10:0];

assign trunc_ln893_fu_1560_p1 = grp_fu_989_p3[10:0];

assign trunc_ln897_1_fu_1575_p1 = grp_fu_997_p2[5:0];

assign trunc_ln897_fu_1480_p1 = grp_fu_997_p2[5:0];

assign trunc_ln_fu_2816_p4 = {{m_23_fu_2745_p2[52:1]}};

assign xor_ln899_1_fu_1627_p2 = (tmp_37_fu_1619_p3 ^ 1'd1);

assign xor_ln899_fu_1532_p2 = (tmp_33_fu_1524_p3 ^ 1'd1);

assign y_V_fu_1100_p3 = {{trunc_ln731_fu_1096_p1}, {20'd0}};

assign z_bits_fu_1846_p1 = points_q0[31:0];

assign zext_ln424_10_fu_4407_p1 = tmp_44_fu_4400_p3;

assign zext_ln424_11_fu_4424_p1 = tmp_45_fu_4417_p3;

assign zext_ln424_12_fu_4451_p1 = tmp_46_fu_4444_p3;

assign zext_ln424_13_fu_4468_p1 = tmp_47_fu_4461_p3;

assign zext_ln424_14_fu_4495_p1 = tmp_48_fu_4488_p3;

assign zext_ln424_15_fu_4506_p1 = tmp_49_fu_4500_p3;

assign zext_ln424_1_fu_3096_p1 = tmp_31_fu_3088_p3;

assign zext_ln424_2_fu_3868_p1 = tmp_34_fu_3860_p3;

assign zext_ln424_3_fu_3914_p1 = tmp_35_fu_3906_p3;

assign zext_ln424_4_fu_3970_p1 = tmp_38_fu_3962_p3;

assign zext_ln424_5_fu_4016_p1 = tmp_39_fu_4008_p3;

assign zext_ln424_6_fu_4072_p1 = tmp_40_fu_4064_p3;

assign zext_ln424_7_fu_4118_p1 = tmp_41_fu_4110_p3;

assign zext_ln424_8_fu_4363_p1 = tmp_42_fu_4356_p3;

assign zext_ln424_9_fu_4380_p1 = tmp_43_fu_4373_p3;

assign zext_ln424_fu_3047_p1 = tmp_26_fu_3039_p3;

assign zext_ln432_10_fu_3670_p1 = tmp_59_fu_3663_p3;

assign zext_ln432_11_fu_3697_p1 = tmp_60_fu_3690_p3;

assign zext_ln432_12_fu_3714_p1 = tmp_61_fu_3707_p3;

assign zext_ln432_13_fu_3741_p1 = tmp_62_fu_3734_p3;

assign zext_ln432_14_fu_3758_p1 = tmp_63_fu_3751_p3;

assign zext_ln432_15_fu_3785_p1 = tmp_64_fu_3778_p3;

assign zext_ln432_16_fu_3802_p1 = tmp_65_fu_3795_p3;

assign zext_ln432_1_fu_2938_p1 = tmp_50_fu_2930_p3;

assign zext_ln432_2_fu_2987_p1 = tmp_51_fu_2979_p3;

assign zext_ln432_3_fu_3152_p1 = tmp_52_fu_3144_p3;

assign zext_ln432_4_fu_3198_p1 = tmp_53_fu_3190_p3;

assign zext_ln432_5_fu_3254_p1 = tmp_54_fu_3246_p3;

assign zext_ln432_6_fu_3300_p1 = tmp_55_fu_3292_p3;

assign zext_ln432_7_fu_3356_p1 = tmp_56_fu_3348_p3;

assign zext_ln432_8_fu_3402_p1 = tmp_57_fu_3394_p3;

assign zext_ln432_9_fu_3653_p1 = tmp_58_fu_3646_p3;

assign zext_ln432_fu_1241_p1 = tmp_fu_1234_p3;

assign zext_ln449_fu_1841_p1 = tmp_25_fu_1833_p3;

assign zext_ln471_10_fu_2597_p1 = tmp_76_fu_2590_p3;

assign zext_ln471_11_fu_2614_p1 = tmp_77_fu_2607_p3;

assign zext_ln471_12_fu_2641_p1 = tmp_78_fu_2634_p3;

assign zext_ln471_13_fu_2658_p1 = tmp_79_fu_2651_p3;

assign zext_ln471_14_fu_2685_p1 = tmp_80_fu_2678_p3;

assign zext_ln471_15_fu_2696_p1 = tmp_81_fu_2690_p3;

assign zext_ln471_1_fu_2002_p1 = tmp_67_fu_1994_p3;

assign zext_ln471_2_fu_2058_p1 = tmp_68_fu_2050_p3;

assign zext_ln471_3_fu_2104_p1 = tmp_69_fu_2096_p3;

assign zext_ln471_4_fu_2160_p1 = tmp_70_fu_2152_p3;

assign zext_ln471_5_fu_2206_p1 = tmp_71_fu_2198_p3;

assign zext_ln471_6_fu_2262_p1 = tmp_72_fu_2254_p3;

assign zext_ln471_7_fu_2308_p1 = tmp_73_fu_2300_p3;

assign zext_ln471_8_fu_2553_p1 = tmp_74_fu_2546_p3;

assign zext_ln471_9_fu_2570_p1 = tmp_75_fu_2563_p3;

assign zext_ln471_fu_1953_p1 = tmp_66_fu_1945_p3;

assign zext_ln897_1_fu_1585_p1 = sub_ln897_1_fu_1579_p2;

assign zext_ln897_fu_1490_p1 = sub_ln897_fu_1484_p2;

assign zext_ln908_1_fu_1673_p1 = grp_fu_1053_p2;

assign zext_ln908_fu_2725_p1 = grp_fu_1053_p2;

assign zext_ln909_1_fu_1663_p1 = grp_fu_1047_p2;

assign zext_ln909_2_fu_2711_p1 = reg_1039;

assign zext_ln909_3_fu_1659_p1 = reg_1039;

assign zext_ln909_fu_2715_p1 = grp_fu_1047_p2;

assign zext_ln911_1_fu_1690_p1 = select_ln908_2_reg_4746;

assign zext_ln911_fu_2742_p1 = select_ln908_reg_4718;

assign zext_ln912_1_fu_1709_p1 = m_33_fu_1699_p4;

assign zext_ln912_fu_2761_p1 = m_31_fu_2751_p4;

assign zext_ln98_fu_1059_p1 = i_offset;

always @ (posedge ap_clk) begin
    zext_ln98_reg_4562[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    init_patch_addr_reg_4609[3:0] <= 4'b0000;
    init_patch_addr_1_reg_4614[3:0] <= 4'b0001;
    init_patch_addr_2_reg_4619[3:0] <= 4'b0010;
    init_patch_addr_3_reg_4624[3:0] <= 4'b0011;
    init_patch_addr_4_reg_4629[3:0] <= 4'b0100;
    init_patch_addr_5_reg_4634[3:0] <= 4'b0101;
    init_patch_addr_6_reg_4639[3:0] <= 4'b0110;
    init_patch_addr_7_reg_4644[3:0] <= 4'b0111;
    init_patch_addr_8_reg_4649[3:0] <= 4'b1000;
    init_patch_addr_9_reg_4654[3:0] <= 4'b1001;
    init_patch_addr_10_reg_4659[3:0] <= 4'b1010;
    init_patch_addr_11_reg_4664[3:0] <= 4'b1011;
    init_patch_addr_12_reg_4669[3:0] <= 4'b1100;
    init_patch_addr_13_reg_4674[3:0] <= 4'b1101;
    init_patch_addr_14_reg_4679[3:0] <= 4'b1110;
    init_patch_addr_15_reg_4684[3:0] <= 4'b1111;
    shl_ln3_reg_4820[12:0] <= 13'b0000000000000;
    shl_ln2_reg_5020[12:0] <= 13'b0000000000000;
    shl_ln1_reg_5084[12:0] <= 13'b0000000000000;
end

endmodule //system_top_alignedtoline_per_layer_loop3
