
build/program.elf:     file format elf32-littlearm


Disassembly of section .text:

00400000 <vectors>:
  400000:	20460000 	subcs	r0, r6, r0
  400004:	004001e1 	subeq	r0, r0, r1, ror #3
  400008:	0040026d 	subeq	r0, r0, sp, ror #4
  40000c:	0040026d 	subeq	r0, r0, sp, ror #4
  400010:	0040026d 	subeq	r0, r0, sp, ror #4
  400014:	0040026d 	subeq	r0, r0, sp, ror #4
  400018:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  40002c:	0040026d 	subeq	r0, r0, sp, ror #4
  400030:	0040026d 	subeq	r0, r0, sp, ror #4
  400034:	00000000 	andeq	r0, r0, r0
  400038:	0040026d 	subeq	r0, r0, sp, ror #4
  40003c:	0040026d 	subeq	r0, r0, sp, ror #4
  400040:	0040026d 	subeq	r0, r0, sp, ror #4
  400044:	0040026d 	subeq	r0, r0, sp, ror #4
  400048:	0040026d 	subeq	r0, r0, sp, ror #4
  40004c:	0040026d 	subeq	r0, r0, sp, ror #4
  400050:	0040026d 	subeq	r0, r0, sp, ror #4
  400054:	0040026d 	subeq	r0, r0, sp, ror #4
  400058:	0040026d 	subeq	r0, r0, sp, ror #4
  40005c:	0040026d 	subeq	r0, r0, sp, ror #4
  400060:	0040026d 	subeq	r0, r0, sp, ror #4
  400064:	00000000 	andeq	r0, r0, r0
  400068:	0040026d 	subeq	r0, r0, sp, ror #4
  40006c:	0040026d 	subeq	r0, r0, sp, ror #4
  400070:	0040026d 	subeq	r0, r0, sp, ror #4
  400074:	0040026d 	subeq	r0, r0, sp, ror #4
  400078:	0040026d 	subeq	r0, r0, sp, ror #4
  40007c:	0040026d 	subeq	r0, r0, sp, ror #4
  400080:	0040026d 	subeq	r0, r0, sp, ror #4
  400084:	0040026d 	subeq	r0, r0, sp, ror #4
  400088:	0040026d 	subeq	r0, r0, sp, ror #4
  40008c:	0040026d 	subeq	r0, r0, sp, ror #4
  400090:	0040026d 	subeq	r0, r0, sp, ror #4
  400094:	0040026d 	subeq	r0, r0, sp, ror #4
  400098:	0040026d 	subeq	r0, r0, sp, ror #4
  40009c:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ac:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000bc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000cc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d0:	00000000 	andeq	r0, r0, r0
  4000d4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d8:	00000000 	andeq	r0, r0, r0
  4000dc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ec:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000fc:	0040026d 	subeq	r0, r0, sp, ror #4
  400100:	0040026d 	subeq	r0, r0, sp, ror #4
  400104:	0040026d 	subeq	r0, r0, sp, ror #4
  400108:	0040026d 	subeq	r0, r0, sp, ror #4
  40010c:	0040026d 	subeq	r0, r0, sp, ror #4
  400110:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  400120:	0040026d 	subeq	r0, r0, sp, ror #4
  400124:	0040026d 	subeq	r0, r0, sp, ror #4
  400128:	0040026d 	subeq	r0, r0, sp, ror #4
  40012c:	0040026d 	subeq	r0, r0, sp, ror #4
  400130:	0040026d 	subeq	r0, r0, sp, ror #4
  400134:	00000000 	andeq	r0, r0, r0
  400138:	0040026d 	subeq	r0, r0, sp, ror #4
  40013c:	0040026d 	subeq	r0, r0, sp, ror #4

00400140 <sysclk_init>:
  400140:	b480      	push	{r7}
  400142:	af00      	add	r7, sp, #0
  400144:	4b1f      	ldr	r3, [pc, #124]	; (4001c4 <sysclk_init+0x84>)
  400146:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40014a:	605a      	str	r2, [r3, #4]
  40014c:	4b1e      	ldr	r3, [pc, #120]	; (4001c8 <sysclk_init+0x88>)
  40014e:	4a1f      	ldr	r2, [pc, #124]	; (4001cc <sysclk_init+0x8c>)
  400150:	601a      	str	r2, [r3, #0]
  400152:	4b1f      	ldr	r3, [pc, #124]	; (4001d0 <sysclk_init+0x90>)
  400154:	4a1f      	ldr	r2, [pc, #124]	; (4001d4 <sysclk_init+0x94>)
  400156:	621a      	str	r2, [r3, #32]
  400158:	bf00      	nop
  40015a:	4b1d      	ldr	r3, [pc, #116]	; (4001d0 <sysclk_init+0x90>)
  40015c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40015e:	f003 0301 	and.w	r3, r3, #1
  400162:	2b00      	cmp	r3, #0
  400164:	d0f9      	beq.n	40015a <sysclk_init+0x1a>
  400166:	4b1a      	ldr	r3, [pc, #104]	; (4001d0 <sysclk_init+0x90>)
  400168:	4a1b      	ldr	r2, [pc, #108]	; (4001d8 <sysclk_init+0x98>)
  40016a:	621a      	str	r2, [r3, #32]
  40016c:	bf00      	nop
  40016e:	4b18      	ldr	r3, [pc, #96]	; (4001d0 <sysclk_init+0x90>)
  400170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400172:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400176:	2b00      	cmp	r3, #0
  400178:	d0f9      	beq.n	40016e <sysclk_init+0x2e>
  40017a:	4b15      	ldr	r3, [pc, #84]	; (4001d0 <sysclk_init+0x90>)
  40017c:	4a17      	ldr	r2, [pc, #92]	; (4001dc <sysclk_init+0x9c>)
  40017e:	629a      	str	r2, [r3, #40]	; 0x28
  400180:	bf00      	nop
  400182:	4b13      	ldr	r3, [pc, #76]	; (4001d0 <sysclk_init+0x90>)
  400184:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400186:	f003 0302 	and.w	r3, r3, #2
  40018a:	2b00      	cmp	r3, #0
  40018c:	d0f9      	beq.n	400182 <sysclk_init+0x42>
  40018e:	4b10      	ldr	r3, [pc, #64]	; (4001d0 <sysclk_init+0x90>)
  400190:	f240 1201 	movw	r2, #257	; 0x101
  400194:	631a      	str	r2, [r3, #48]	; 0x30
  400196:	bf00      	nop
  400198:	4b0d      	ldr	r3, [pc, #52]	; (4001d0 <sysclk_init+0x90>)
  40019a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40019c:	f003 0308 	and.w	r3, r3, #8
  4001a0:	2b00      	cmp	r3, #0
  4001a2:	d0f9      	beq.n	400198 <sysclk_init+0x58>
  4001a4:	4b0a      	ldr	r3, [pc, #40]	; (4001d0 <sysclk_init+0x90>)
  4001a6:	f44f 7281 	mov.w	r2, #258	; 0x102
  4001aa:	631a      	str	r2, [r3, #48]	; 0x30
  4001ac:	bf00      	nop
  4001ae:	4b08      	ldr	r3, [pc, #32]	; (4001d0 <sysclk_init+0x90>)
  4001b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4001b2:	f003 0308 	and.w	r3, r3, #8
  4001b6:	2b00      	cmp	r3, #0
  4001b8:	d0f9      	beq.n	4001ae <sysclk_init+0x6e>
  4001ba:	bf00      	nop
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr
  4001c4:	400e1850 	andmi	r1, lr, r0, asr r8
  4001c8:	400e0c00 	andmi	r0, lr, r0, lsl #24
  4001cc:	04000500 	streq	r0, [r0], #-1280	; 0xfffffb00
  4001d0:	400e0600 	andmi	r0, lr, r0, lsl #12
  4001d4:	00370809 	eorseq	r0, r7, r9, lsl #16
  4001d8:	01370809 	teqeq	r7, r9, lsl #16
  4001dc:	20183f01 	andscs	r3, r8, r1, lsl #30

004001e0 <irq_handler_reset>:
  4001e0:	b580      	push	{r7, lr}
  4001e2:	b082      	sub	sp, #8
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	4b1a      	ldr	r3, [pc, #104]	; (400250 <irq_handler_reset+0x70>)
  4001e8:	607b      	str	r3, [r7, #4]
  4001ea:	4b1a      	ldr	r3, [pc, #104]	; (400254 <irq_handler_reset+0x74>)
  4001ec:	603b      	str	r3, [r7, #0]
  4001ee:	e007      	b.n	400200 <irq_handler_reset+0x20>
  4001f0:	683b      	ldr	r3, [r7, #0]
  4001f2:	1d1a      	adds	r2, r3, #4
  4001f4:	603a      	str	r2, [r7, #0]
  4001f6:	687a      	ldr	r2, [r7, #4]
  4001f8:	1d11      	adds	r1, r2, #4
  4001fa:	6079      	str	r1, [r7, #4]
  4001fc:	6812      	ldr	r2, [r2, #0]
  4001fe:	601a      	str	r2, [r3, #0]
  400200:	683b      	ldr	r3, [r7, #0]
  400202:	4a15      	ldr	r2, [pc, #84]	; (400258 <irq_handler_reset+0x78>)
  400204:	4293      	cmp	r3, r2
  400206:	d3f3      	bcc.n	4001f0 <irq_handler_reset+0x10>
  400208:	4b14      	ldr	r3, [pc, #80]	; (40025c <irq_handler_reset+0x7c>)
  40020a:	603b      	str	r3, [r7, #0]
  40020c:	e004      	b.n	400218 <irq_handler_reset+0x38>
  40020e:	683b      	ldr	r3, [r7, #0]
  400210:	1d1a      	adds	r2, r3, #4
  400212:	603a      	str	r2, [r7, #0]
  400214:	2200      	movs	r2, #0
  400216:	601a      	str	r2, [r3, #0]
  400218:	683b      	ldr	r3, [r7, #0]
  40021a:	4a11      	ldr	r2, [pc, #68]	; (400260 <irq_handler_reset+0x80>)
  40021c:	4293      	cmp	r3, r2
  40021e:	d3f6      	bcc.n	40020e <irq_handler_reset+0x2e>
  400220:	4a10      	ldr	r2, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400222:	4b10      	ldr	r3, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
  400228:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40022c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  400230:	f3bf 8f4f 	dsb	sy
  400234:	f3bf 8f6f 	isb	sy
  400238:	4b0a      	ldr	r3, [pc, #40]	; (400264 <irq_handler_reset+0x84>)
  40023a:	4a0b      	ldr	r2, [pc, #44]	; (400268 <irq_handler_reset+0x88>)
  40023c:	609a      	str	r2, [r3, #8]
  40023e:	f3bf 8f4f 	dsb	sy
  400242:	f3bf 8f6f 	isb	sy
  400246:	f7ff ff7b 	bl	400140 <sysclk_init>
  40024a:	f000 fcd9 	bl	400c00 <main>
  40024e:	e7fe      	b.n	40024e <irq_handler_reset+0x6e>
  400250:	00400f34 	subeq	r0, r0, r4, lsr pc
  400254:	20400000 	subcs	r0, r0, r0
  400258:	20400000 	subcs	r0, r0, r0
  40025c:	20400000 	subcs	r0, r0, r0
  400260:	20400104 	subcs	r0, r0, r4, lsl #2
  400264:	e000ed00 	and	lr, r0, r0, lsl #26
  400268:	00400000 	subeq	r0, r0, r0

0040026c <irq_handler_dummy>:
  40026c:	b480      	push	{r7}
  40026e:	af00      	add	r7, sp, #0
  400270:	e7fe      	b.n	400270 <irq_handler_dummy+0x4>
  400272:	ffff b480 	vraddhn.i<illegal width 128>	d27, <illegal reg q15.5>, q0

00400274 <gpio_conf>:
  400274:	b480      	push	{r7}
  400276:	b085      	sub	sp, #20
  400278:	af00      	add	r7, sp, #0
  40027a:	60f8      	str	r0, [r7, #12]
  40027c:	60b9      	str	r1, [r7, #8]
  40027e:	607a      	str	r2, [r7, #4]
  400280:	68fb      	ldr	r3, [r7, #12]
  400282:	4a91      	ldr	r2, [pc, #580]	; (4004c8 <gpio_conf+0x254>)
  400284:	4293      	cmp	r3, r2
  400286:	d10c      	bne.n	4002a2 <gpio_conf+0x2e>
  400288:	4b90      	ldr	r3, [pc, #576]	; (4004cc <gpio_conf+0x258>)
  40028a:	699b      	ldr	r3, [r3, #24]
  40028c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  400290:	2b00      	cmp	r3, #0
  400292:	d106      	bne.n	4002a2 <gpio_conf+0x2e>
  400294:	4a8d      	ldr	r2, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400296:	4b8d      	ldr	r3, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400298:	691b      	ldr	r3, [r3, #16]
  40029a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40029e:	6113      	str	r3, [r2, #16]
  4002a0:	e04e      	b.n	400340 <gpio_conf+0xcc>
  4002a2:	68fb      	ldr	r3, [r7, #12]
  4002a4:	4a8a      	ldr	r2, [pc, #552]	; (4004d0 <gpio_conf+0x25c>)
  4002a6:	4293      	cmp	r3, r2
  4002a8:	d118      	bne.n	4002dc <gpio_conf+0x68>
  4002aa:	4b88      	ldr	r3, [pc, #544]	; (4004cc <gpio_conf+0x258>)
  4002ac:	699b      	ldr	r3, [r3, #24]
  4002ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  4002b2:	2b00      	cmp	r3, #0
  4002b4:	d112      	bne.n	4002dc <gpio_conf+0x68>
  4002b6:	4a85      	ldr	r2, [pc, #532]	; (4004cc <gpio_conf+0x258>)
  4002b8:	4b84      	ldr	r3, [pc, #528]	; (4004cc <gpio_conf+0x258>)
  4002ba:	691b      	ldr	r3, [r3, #16]
  4002bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4002c0:	6113      	str	r3, [r2, #16]
  4002c2:	68bb      	ldr	r3, [r7, #8]
  4002c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  4002c8:	d83a      	bhi.n	400340 <gpio_conf+0xcc>
  4002ca:	4982      	ldr	r1, [pc, #520]	; (4004d4 <gpio_conf+0x260>)
  4002cc:	4b81      	ldr	r3, [pc, #516]	; (4004d4 <gpio_conf+0x260>)
  4002ce:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
  4002d2:	68bb      	ldr	r3, [r7, #8]
  4002d4:	4313      	orrs	r3, r2
  4002d6:	f8c1 3114 	str.w	r3, [r1, #276]	; 0x114
  4002da:	e031      	b.n	400340 <gpio_conf+0xcc>
  4002dc:	68fb      	ldr	r3, [r7, #12]
  4002de:	4a7e      	ldr	r2, [pc, #504]	; (4004d8 <gpio_conf+0x264>)
  4002e0:	4293      	cmp	r3, r2
  4002e2:	d10c      	bne.n	4002fe <gpio_conf+0x8a>
  4002e4:	4b79      	ldr	r3, [pc, #484]	; (4004cc <gpio_conf+0x258>)
  4002e6:	699b      	ldr	r3, [r3, #24]
  4002e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d106      	bne.n	4002fe <gpio_conf+0x8a>
  4002f0:	4a76      	ldr	r2, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f2:	4b76      	ldr	r3, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f4:	691b      	ldr	r3, [r3, #16]
  4002f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4002fa:	6113      	str	r3, [r2, #16]
  4002fc:	e020      	b.n	400340 <gpio_conf+0xcc>
  4002fe:	68fb      	ldr	r3, [r7, #12]
  400300:	4a76      	ldr	r2, [pc, #472]	; (4004dc <gpio_conf+0x268>)
  400302:	4293      	cmp	r3, r2
  400304:	d10c      	bne.n	400320 <gpio_conf+0xac>
  400306:	4b71      	ldr	r3, [pc, #452]	; (4004cc <gpio_conf+0x258>)
  400308:	699b      	ldr	r3, [r3, #24]
  40030a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40030e:	2b00      	cmp	r3, #0
  400310:	d106      	bne.n	400320 <gpio_conf+0xac>
  400312:	4a6e      	ldr	r2, [pc, #440]	; (4004cc <gpio_conf+0x258>)
  400314:	4b6d      	ldr	r3, [pc, #436]	; (4004cc <gpio_conf+0x258>)
  400316:	691b      	ldr	r3, [r3, #16]
  400318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40031c:	6113      	str	r3, [r2, #16]
  40031e:	e00f      	b.n	400340 <gpio_conf+0xcc>
  400320:	68fb      	ldr	r3, [r7, #12]
  400322:	4a6f      	ldr	r2, [pc, #444]	; (4004e0 <gpio_conf+0x26c>)
  400324:	4293      	cmp	r3, r2
  400326:	d10b      	bne.n	400340 <gpio_conf+0xcc>
  400328:	4b68      	ldr	r3, [pc, #416]	; (4004cc <gpio_conf+0x258>)
  40032a:	699b      	ldr	r3, [r3, #24]
  40032c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400330:	2b00      	cmp	r3, #0
  400332:	d105      	bne.n	400340 <gpio_conf+0xcc>
  400334:	4a65      	ldr	r2, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400336:	4b65      	ldr	r3, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400338:	691b      	ldr	r3, [r3, #16]
  40033a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40033e:	6113      	str	r3, [r2, #16]
  400340:	687b      	ldr	r3, [r7, #4]
  400342:	f003 0301 	and.w	r3, r3, #1
  400346:	2b00      	cmp	r3, #0
  400348:	d00c      	beq.n	400364 <gpio_conf+0xf0>
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	681a      	ldr	r2, [r3, #0]
  40034e:	68bb      	ldr	r3, [r7, #8]
  400350:	431a      	orrs	r2, r3
  400352:	68fb      	ldr	r3, [r7, #12]
  400354:	601a      	str	r2, [r3, #0]
  400356:	68fb      	ldr	r3, [r7, #12]
  400358:	695a      	ldr	r2, [r3, #20]
  40035a:	68bb      	ldr	r3, [r7, #8]
  40035c:	431a      	orrs	r2, r3
  40035e:	68fb      	ldr	r3, [r7, #12]
  400360:	615a      	str	r2, [r3, #20]
  400362:	e024      	b.n	4003ae <gpio_conf+0x13a>
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	f003 0302 	and.w	r3, r3, #2
  40036a:	2b00      	cmp	r3, #0
  40036c:	d014      	beq.n	400398 <gpio_conf+0x124>
  40036e:	68fb      	ldr	r3, [r7, #12]
  400370:	681a      	ldr	r2, [r3, #0]
  400372:	68bb      	ldr	r3, [r7, #8]
  400374:	431a      	orrs	r2, r3
  400376:	68fb      	ldr	r3, [r7, #12]
  400378:	601a      	str	r2, [r3, #0]
  40037a:	68fb      	ldr	r3, [r7, #12]
  40037c:	691a      	ldr	r2, [r3, #16]
  40037e:	68bb      	ldr	r3, [r7, #8]
  400380:	431a      	orrs	r2, r3
  400382:	68fb      	ldr	r3, [r7, #12]
  400384:	611a      	str	r2, [r3, #16]
  400386:	68fb      	ldr	r3, [r7, #12]
  400388:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
  40038c:	68bb      	ldr	r3, [r7, #8]
  40038e:	431a      	orrs	r2, r3
  400390:	68fb      	ldr	r3, [r7, #12]
  400392:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400396:	e00a      	b.n	4003ae <gpio_conf+0x13a>
  400398:	687b      	ldr	r3, [r7, #4]
  40039a:	f003 0304 	and.w	r3, r3, #4
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d005      	beq.n	4003ae <gpio_conf+0x13a>
  4003a2:	68fb      	ldr	r3, [r7, #12]
  4003a4:	685a      	ldr	r2, [r3, #4]
  4003a6:	68bb      	ldr	r3, [r7, #8]
  4003a8:	431a      	orrs	r2, r3
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	605a      	str	r2, [r3, #4]
  4003ae:	687b      	ldr	r3, [r7, #4]
  4003b0:	f003 0308 	and.w	r3, r3, #8
  4003b4:	2b00      	cmp	r3, #0
  4003b6:	d00e      	beq.n	4003d6 <gpio_conf+0x162>
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  4003be:	68bb      	ldr	r3, [r7, #8]
  4003c0:	431a      	orrs	r2, r3
  4003c2:	68fb      	ldr	r3, [r7, #12]
  4003c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003c8:	68fb      	ldr	r3, [r7, #12]
  4003ca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
  4003cc:	68bb      	ldr	r3, [r7, #8]
  4003ce:	431a      	orrs	r2, r3
  4003d0:	68fb      	ldr	r3, [r7, #12]
  4003d2:	665a      	str	r2, [r3, #100]	; 0x64
  4003d4:	e026      	b.n	400424 <gpio_conf+0x1b0>
  4003d6:	687b      	ldr	r3, [r7, #4]
  4003d8:	f003 0310 	and.w	r3, r3, #16
  4003dc:	2b00      	cmp	r3, #0
  4003de:	d00e      	beq.n	4003fe <gpio_conf+0x18a>
  4003e0:	68fb      	ldr	r3, [r7, #12]
  4003e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  4003e4:	68bb      	ldr	r3, [r7, #8]
  4003e6:	431a      	orrs	r2, r3
  4003e8:	68fb      	ldr	r3, [r7, #12]
  4003ea:	661a      	str	r2, [r3, #96]	; 0x60
  4003ec:	68fb      	ldr	r3, [r7, #12]
  4003ee:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
  4003f2:	68bb      	ldr	r3, [r7, #8]
  4003f4:	431a      	orrs	r2, r3
  4003f6:	68fb      	ldr	r3, [r7, #12]
  4003f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4003fc:	e012      	b.n	400424 <gpio_conf+0x1b0>
  4003fe:	687b      	ldr	r3, [r7, #4]
  400400:	f003 0320 	and.w	r3, r3, #32
  400404:	2b00      	cmp	r3, #0
  400406:	d00d      	beq.n	400424 <gpio_conf+0x1b0>
  400408:	68fb      	ldr	r3, [r7, #12]
  40040a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  40040c:	68bb      	ldr	r3, [r7, #8]
  40040e:	431a      	orrs	r2, r3
  400410:	68fb      	ldr	r3, [r7, #12]
  400412:	661a      	str	r2, [r3, #96]	; 0x60
  400414:	68fb      	ldr	r3, [r7, #12]
  400416:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  40041a:	68bb      	ldr	r3, [r7, #8]
  40041c:	431a      	orrs	r2, r3
  40041e:	68fb      	ldr	r3, [r7, #12]
  400420:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400424:	687b      	ldr	r3, [r7, #4]
  400426:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40042a:	2b00      	cmp	r3, #0
  40042c:	d014      	beq.n	400458 <gpio_conf+0x1e4>
  40042e:	68fb      	ldr	r3, [r7, #12]
  400430:	681a      	ldr	r2, [r3, #0]
  400432:	68bb      	ldr	r3, [r7, #8]
  400434:	431a      	orrs	r2, r3
  400436:	68fb      	ldr	r3, [r7, #12]
  400438:	601a      	str	r2, [r3, #0]
  40043a:	68fb      	ldr	r3, [r7, #12]
  40043c:	695a      	ldr	r2, [r3, #20]
  40043e:	68bb      	ldr	r3, [r7, #8]
  400440:	431a      	orrs	r2, r3
  400442:	68fb      	ldr	r3, [r7, #12]
  400444:	615a      	str	r2, [r3, #20]
  400446:	68fb      	ldr	r3, [r7, #12]
  400448:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  40044c:	68bb      	ldr	r3, [r7, #8]
  40044e:	431a      	orrs	r2, r3
  400450:	68fb      	ldr	r3, [r7, #12]
  400452:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400456:	e00d      	b.n	400474 <gpio_conf+0x200>
  400458:	687b      	ldr	r3, [r7, #4]
  40045a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40045e:	2b00      	cmp	r3, #0
  400460:	d008      	beq.n	400474 <gpio_conf+0x200>
  400462:	68fb      	ldr	r3, [r7, #12]
  400464:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  400468:	68bb      	ldr	r3, [r7, #8]
  40046a:	43db      	mvns	r3, r3
  40046c:	401a      	ands	r2, r3
  40046e:	68fb      	ldr	r3, [r7, #12]
  400470:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400474:	687b      	ldr	r3, [r7, #4]
  400476:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40047a:	2b00      	cmp	r3, #0
  40047c:	d012      	beq.n	4004a4 <gpio_conf+0x230>
  40047e:	68fb      	ldr	r3, [r7, #12]
  400480:	681a      	ldr	r2, [r3, #0]
  400482:	68bb      	ldr	r3, [r7, #8]
  400484:	431a      	orrs	r2, r3
  400486:	68fb      	ldr	r3, [r7, #12]
  400488:	601a      	str	r2, [r3, #0]
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	695a      	ldr	r2, [r3, #20]
  40048e:	68bb      	ldr	r3, [r7, #8]
  400490:	431a      	orrs	r2, r3
  400492:	68fb      	ldr	r3, [r7, #12]
  400494:	615a      	str	r2, [r3, #20]
  400496:	68fb      	ldr	r3, [r7, #12]
  400498:	6a1a      	ldr	r2, [r3, #32]
  40049a:	68bb      	ldr	r3, [r7, #8]
  40049c:	431a      	orrs	r2, r3
  40049e:	68fb      	ldr	r3, [r7, #12]
  4004a0:	621a      	str	r2, [r3, #32]
  4004a2:	e00a      	b.n	4004ba <gpio_conf+0x246>
  4004a4:	687b      	ldr	r3, [r7, #4]
  4004a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4004aa:	2b00      	cmp	r3, #0
  4004ac:	d005      	beq.n	4004ba <gpio_conf+0x246>
  4004ae:	68fb      	ldr	r3, [r7, #12]
  4004b0:	6a1a      	ldr	r2, [r3, #32]
  4004b2:	68bb      	ldr	r3, [r7, #8]
  4004b4:	431a      	orrs	r2, r3
  4004b6:	68fb      	ldr	r3, [r7, #12]
  4004b8:	621a      	str	r2, [r3, #32]
  4004ba:	bf00      	nop
  4004bc:	3714      	adds	r7, #20
  4004be:	46bd      	mov	sp, r7
  4004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004c4:	4770      	bx	lr
  4004c6:	bf00      	nop
  4004c8:	400e0e00 	andmi	r0, lr, r0, lsl #28
  4004cc:	400e0600 	andmi	r0, lr, r0, lsl #12
  4004d0:	400e1000 	andmi	r1, lr, r0
  4004d4:	40088000 	andmi	r8, r8, r0
  4004d8:	400e1200 	andmi	r1, lr, r0, lsl #4
  4004dc:	400e1400 	andmi	r1, lr, r0, lsl #8
  4004e0:	400e1600 	andmi	r1, lr, r0, lsl #12

004004e4 <gpio_set>:
  4004e4:	b480      	push	{r7}
  4004e6:	b083      	sub	sp, #12
  4004e8:	af00      	add	r7, sp, #0
  4004ea:	6078      	str	r0, [r7, #4]
  4004ec:	6039      	str	r1, [r7, #0]
  4004ee:	687b      	ldr	r3, [r7, #4]
  4004f0:	683a      	ldr	r2, [r7, #0]
  4004f2:	631a      	str	r2, [r3, #48]	; 0x30
  4004f4:	bf00      	nop
  4004f6:	370c      	adds	r7, #12
  4004f8:	46bd      	mov	sp, r7
  4004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004fe:	4770      	bx	lr

00400500 <gpio_clr>:
  400500:	b480      	push	{r7}
  400502:	b083      	sub	sp, #12
  400504:	af00      	add	r7, sp, #0
  400506:	6078      	str	r0, [r7, #4]
  400508:	6039      	str	r1, [r7, #0]
  40050a:	687b      	ldr	r3, [r7, #4]
  40050c:	683a      	ldr	r2, [r7, #0]
  40050e:	635a      	str	r2, [r3, #52]	; 0x34
  400510:	bf00      	nop
  400512:	370c      	adds	r7, #12
  400514:	46bd      	mov	sp, r7
  400516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40051a:	4770      	bx	lr

0040051c <gpio_set_alt>:
  40051c:	b580      	push	{r7, lr}
  40051e:	b084      	sub	sp, #16
  400520:	af00      	add	r7, sp, #0
  400522:	60f8      	str	r0, [r7, #12]
  400524:	60b9      	str	r1, [r7, #8]
  400526:	4613      	mov	r3, r2
  400528:	71fb      	strb	r3, [r7, #7]
  40052a:	2204      	movs	r2, #4
  40052c:	68b9      	ldr	r1, [r7, #8]
  40052e:	68f8      	ldr	r0, [r7, #12]
  400530:	f7ff fea0 	bl	400274 <gpio_conf>
  400534:	79fb      	ldrb	r3, [r7, #7]
  400536:	f003 0301 	and.w	r3, r3, #1
  40053a:	2b00      	cmp	r3, #0
  40053c:	d006      	beq.n	40054c <gpio_set_alt+0x30>
  40053e:	68fb      	ldr	r3, [r7, #12]
  400540:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400542:	68bb      	ldr	r3, [r7, #8]
  400544:	431a      	orrs	r2, r3
  400546:	68fb      	ldr	r3, [r7, #12]
  400548:	671a      	str	r2, [r3, #112]	; 0x70
  40054a:	e006      	b.n	40055a <gpio_set_alt+0x3e>
  40054c:	68fb      	ldr	r3, [r7, #12]
  40054e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400550:	68bb      	ldr	r3, [r7, #8]
  400552:	43db      	mvns	r3, r3
  400554:	401a      	ands	r2, r3
  400556:	68fb      	ldr	r3, [r7, #12]
  400558:	671a      	str	r2, [r3, #112]	; 0x70
  40055a:	79fb      	ldrb	r3, [r7, #7]
  40055c:	f003 0302 	and.w	r3, r3, #2
  400560:	2b00      	cmp	r3, #0
  400562:	d006      	beq.n	400572 <gpio_set_alt+0x56>
  400564:	68fb      	ldr	r3, [r7, #12]
  400566:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400568:	68bb      	ldr	r3, [r7, #8]
  40056a:	431a      	orrs	r2, r3
  40056c:	68fb      	ldr	r3, [r7, #12]
  40056e:	675a      	str	r2, [r3, #116]	; 0x74
  400570:	e006      	b.n	400580 <gpio_set_alt+0x64>
  400572:	68fb      	ldr	r3, [r7, #12]
  400574:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400576:	68bb      	ldr	r3, [r7, #8]
  400578:	43db      	mvns	r3, r3
  40057a:	401a      	ands	r2, r3
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	675a      	str	r2, [r3, #116]	; 0x74
  400580:	bf00      	nop
  400582:	3710      	adds	r7, #16
  400584:	46bd      	mov	sp, r7
  400586:	bd80      	pop	{r7, pc}

00400588 <uart_conf>:
  400588:	b580      	push	{r7, lr}
  40058a:	b084      	sub	sp, #16
  40058c:	af00      	add	r7, sp, #0
  40058e:	60f8      	str	r0, [r7, #12]
  400590:	60b9      	str	r1, [r7, #8]
  400592:	607a      	str	r2, [r7, #4]
  400594:	68fb      	ldr	r3, [r7, #12]
  400596:	4a6c      	ldr	r2, [pc, #432]	; (400748 <uart_conf+0x1c0>)
  400598:	4293      	cmp	r3, r2
  40059a:	d11e      	bne.n	4005da <uart_conf+0x52>
  40059c:	4a6b      	ldr	r2, [pc, #428]	; (40074c <uart_conf+0x1c4>)
  40059e:	4b6b      	ldr	r3, [pc, #428]	; (40074c <uart_conf+0x1c4>)
  4005a0:	691b      	ldr	r3, [r3, #16]
  4005a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4005a6:	6113      	str	r3, [r2, #16]
  4005a8:	2204      	movs	r2, #4
  4005aa:	f44f 7100 	mov.w	r1, #512	; 0x200
  4005ae:	4868      	ldr	r0, [pc, #416]	; (400750 <uart_conf+0x1c8>)
  4005b0:	f7ff fe60 	bl	400274 <gpio_conf>
  4005b4:	2204      	movs	r2, #4
  4005b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4005ba:	4865      	ldr	r0, [pc, #404]	; (400750 <uart_conf+0x1c8>)
  4005bc:	f7ff fe5a 	bl	400274 <gpio_conf>
  4005c0:	2200      	movs	r2, #0
  4005c2:	f44f 7100 	mov.w	r1, #512	; 0x200
  4005c6:	4862      	ldr	r0, [pc, #392]	; (400750 <uart_conf+0x1c8>)
  4005c8:	f7ff ffa8 	bl	40051c <gpio_set_alt>
  4005cc:	2200      	movs	r2, #0
  4005ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4005d2:	485f      	ldr	r0, [pc, #380]	; (400750 <uart_conf+0x1c8>)
  4005d4:	f7ff ffa2 	bl	40051c <gpio_set_alt>
  4005d8:	e08c      	b.n	4006f4 <uart_conf+0x16c>
  4005da:	68fb      	ldr	r3, [r7, #12]
  4005dc:	4a5d      	ldr	r2, [pc, #372]	; (400754 <uart_conf+0x1cc>)
  4005de:	4293      	cmp	r3, r2
  4005e0:	d11a      	bne.n	400618 <uart_conf+0x90>
  4005e2:	4a5a      	ldr	r2, [pc, #360]	; (40074c <uart_conf+0x1c4>)
  4005e4:	4b59      	ldr	r3, [pc, #356]	; (40074c <uart_conf+0x1c4>)
  4005e6:	691b      	ldr	r3, [r3, #16]
  4005e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4005ec:	6113      	str	r3, [r2, #16]
  4005ee:	2204      	movs	r2, #4
  4005f0:	2120      	movs	r1, #32
  4005f2:	4857      	ldr	r0, [pc, #348]	; (400750 <uart_conf+0x1c8>)
  4005f4:	f7ff fe3e 	bl	400274 <gpio_conf>
  4005f8:	2204      	movs	r2, #4
  4005fa:	2140      	movs	r1, #64	; 0x40
  4005fc:	4854      	ldr	r0, [pc, #336]	; (400750 <uart_conf+0x1c8>)
  4005fe:	f7ff fe39 	bl	400274 <gpio_conf>
  400602:	2202      	movs	r2, #2
  400604:	2120      	movs	r1, #32
  400606:	4852      	ldr	r0, [pc, #328]	; (400750 <uart_conf+0x1c8>)
  400608:	f7ff ff88 	bl	40051c <gpio_set_alt>
  40060c:	2202      	movs	r2, #2
  40060e:	2140      	movs	r1, #64	; 0x40
  400610:	484f      	ldr	r0, [pc, #316]	; (400750 <uart_conf+0x1c8>)
  400612:	f7ff ff83 	bl	40051c <gpio_set_alt>
  400616:	e06d      	b.n	4006f4 <uart_conf+0x16c>
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	4a4f      	ldr	r2, [pc, #316]	; (400758 <uart_conf+0x1d0>)
  40061c:	4293      	cmp	r3, r2
  40061e:	d120      	bne.n	400662 <uart_conf+0xda>
  400620:	4a4a      	ldr	r2, [pc, #296]	; (40074c <uart_conf+0x1c4>)
  400622:	4b4a      	ldr	r3, [pc, #296]	; (40074c <uart_conf+0x1c4>)
  400624:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  400628:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  40062c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  400630:	2204      	movs	r2, #4
  400632:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400636:	4849      	ldr	r0, [pc, #292]	; (40075c <uart_conf+0x1d4>)
  400638:	f7ff fe1c 	bl	400274 <gpio_conf>
  40063c:	2204      	movs	r2, #4
  40063e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400642:	4846      	ldr	r0, [pc, #280]	; (40075c <uart_conf+0x1d4>)
  400644:	f7ff fe16 	bl	400274 <gpio_conf>
  400648:	2202      	movs	r2, #2
  40064a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  40064e:	4843      	ldr	r0, [pc, #268]	; (40075c <uart_conf+0x1d4>)
  400650:	f7ff ff64 	bl	40051c <gpio_set_alt>
  400654:	2202      	movs	r2, #2
  400656:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40065a:	4840      	ldr	r0, [pc, #256]	; (40075c <uart_conf+0x1d4>)
  40065c:	f7ff ff5e 	bl	40051c <gpio_set_alt>
  400660:	e048      	b.n	4006f4 <uart_conf+0x16c>
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	4a3e      	ldr	r2, [pc, #248]	; (400760 <uart_conf+0x1d8>)
  400666:	4293      	cmp	r3, r2
  400668:	d120      	bne.n	4006ac <uart_conf+0x124>
  40066a:	4a38      	ldr	r2, [pc, #224]	; (40074c <uart_conf+0x1c4>)
  40066c:	4b37      	ldr	r3, [pc, #220]	; (40074c <uart_conf+0x1c4>)
  40066e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  400672:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  400676:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  40067a:	2204      	movs	r2, #4
  40067c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400680:	4836      	ldr	r0, [pc, #216]	; (40075c <uart_conf+0x1d4>)
  400682:	f7ff fdf7 	bl	400274 <gpio_conf>
  400686:	2204      	movs	r2, #4
  400688:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40068c:	4833      	ldr	r0, [pc, #204]	; (40075c <uart_conf+0x1d4>)
  40068e:	f7ff fdf1 	bl	400274 <gpio_conf>
  400692:	2200      	movs	r2, #0
  400694:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400698:	4830      	ldr	r0, [pc, #192]	; (40075c <uart_conf+0x1d4>)
  40069a:	f7ff ff3f 	bl	40051c <gpio_set_alt>
  40069e:	2200      	movs	r2, #0
  4006a0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4006a4:	482d      	ldr	r0, [pc, #180]	; (40075c <uart_conf+0x1d4>)
  4006a6:	f7ff ff39 	bl	40051c <gpio_set_alt>
  4006aa:	e023      	b.n	4006f4 <uart_conf+0x16c>
  4006ac:	68fb      	ldr	r3, [r7, #12]
  4006ae:	4a2d      	ldr	r2, [pc, #180]	; (400764 <uart_conf+0x1dc>)
  4006b0:	4293      	cmp	r3, r2
  4006b2:	d11f      	bne.n	4006f4 <uart_conf+0x16c>
  4006b4:	4a25      	ldr	r2, [pc, #148]	; (40074c <uart_conf+0x1c4>)
  4006b6:	4b25      	ldr	r3, [pc, #148]	; (40074c <uart_conf+0x1c4>)
  4006b8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  4006bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  4006c0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  4006c4:	2204      	movs	r2, #4
  4006c6:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4006ca:	4824      	ldr	r0, [pc, #144]	; (40075c <uart_conf+0x1d4>)
  4006cc:	f7ff fdd2 	bl	400274 <gpio_conf>
  4006d0:	2204      	movs	r2, #4
  4006d2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4006d6:	4821      	ldr	r0, [pc, #132]	; (40075c <uart_conf+0x1d4>)
  4006d8:	f7ff fdcc 	bl	400274 <gpio_conf>
  4006dc:	2202      	movs	r2, #2
  4006de:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4006e2:	481e      	ldr	r0, [pc, #120]	; (40075c <uart_conf+0x1d4>)
  4006e4:	f7ff ff1a 	bl	40051c <gpio_set_alt>
  4006e8:	2202      	movs	r2, #2
  4006ea:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4006ee:	481b      	ldr	r0, [pc, #108]	; (40075c <uart_conf+0x1d4>)
  4006f0:	f7ff ff14 	bl	40051c <gpio_set_alt>
  4006f4:	68fb      	ldr	r3, [r7, #12]
  4006f6:	685a      	ldr	r2, [r3, #4]
  4006f8:	687b      	ldr	r3, [r7, #4]
  4006fa:	025b      	lsls	r3, r3, #9
  4006fc:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
  400700:	431a      	orrs	r2, r3
  400702:	68fb      	ldr	r3, [r7, #12]
  400704:	605a      	str	r2, [r3, #4]
  400706:	68fb      	ldr	r3, [r7, #12]
  400708:	2200      	movs	r2, #0
  40070a:	60da      	str	r2, [r3, #12]
  40070c:	68bb      	ldr	r3, [r7, #8]
  40070e:	011b      	lsls	r3, r3, #4
  400710:	4a15      	ldr	r2, [pc, #84]	; (400768 <uart_conf+0x1e0>)
  400712:	fbb2 f2f3 	udiv	r2, r2, r3
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	621a      	str	r2, [r3, #32]
  40071a:	68fb      	ldr	r3, [r7, #12]
  40071c:	681b      	ldr	r3, [r3, #0]
  40071e:	f023 02a0 	bic.w	r2, r3, #160	; 0xa0
  400722:	68fb      	ldr	r3, [r7, #12]
  400724:	601a      	str	r2, [r3, #0]
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	681b      	ldr	r3, [r3, #0]
  40072a:	f043 0250 	orr.w	r2, r3, #80	; 0x50
  40072e:	68fb      	ldr	r3, [r7, #12]
  400730:	601a      	str	r2, [r3, #0]
  400732:	bf00      	nop
  400734:	68fb      	ldr	r3, [r7, #12]
  400736:	695b      	ldr	r3, [r3, #20]
  400738:	f003 0302 	and.w	r3, r3, #2
  40073c:	2b00      	cmp	r3, #0
  40073e:	d0f9      	beq.n	400734 <uart_conf+0x1ac>
  400740:	bf00      	nop
  400742:	3710      	adds	r7, #16
  400744:	46bd      	mov	sp, r7
  400746:	bd80      	pop	{r7, pc}
  400748:	400e0800 	andmi	r0, lr, r0, lsl #16
  40074c:	400e0600 	andmi	r0, lr, r0, lsl #12
  400750:	400e0e00 	andmi	r0, lr, r0, lsl #28
  400754:	400e0a00 	andmi	r0, lr, r0, lsl #20
  400758:	400e1a00 	andmi	r1, lr, r0, lsl #20
  40075c:	400e1400 	andmi	r1, lr, r0, lsl #8
  400760:	400e1c00 	andmi	r1, lr, r0, lsl #24
  400764:	400e1e00 	andmi	r1, lr, r0, lsl #28
  400768:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^

0040076c <spi_conf>:
  40076c:	b580      	push	{r7, lr}
  40076e:	b086      	sub	sp, #24
  400770:	af00      	add	r7, sp, #0
  400772:	60f8      	str	r0, [r7, #12]
  400774:	60b9      	str	r1, [r7, #8]
  400776:	4613      	mov	r3, r2
  400778:	71fb      	strb	r3, [r7, #7]
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	4a59      	ldr	r2, [pc, #356]	; (4008e4 <spi_conf+0x178>)
  40077e:	4293      	cmp	r3, r2
  400780:	d10c      	bne.n	40079c <spi_conf+0x30>
  400782:	4b59      	ldr	r3, [pc, #356]	; (4008e8 <spi_conf+0x17c>)
  400784:	691b      	ldr	r3, [r3, #16]
  400786:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  40078a:	2b00      	cmp	r3, #0
  40078c:	d106      	bne.n	40079c <spi_conf+0x30>
  40078e:	4a56      	ldr	r2, [pc, #344]	; (4008e8 <spi_conf+0x17c>)
  400790:	4b55      	ldr	r3, [pc, #340]	; (4008e8 <spi_conf+0x17c>)
  400792:	691b      	ldr	r3, [r3, #16]
  400794:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
  400798:	6113      	str	r3, [r2, #16]
  40079a:	e012      	b.n	4007c2 <spi_conf+0x56>
  40079c:	68fb      	ldr	r3, [r7, #12]
  40079e:	4a53      	ldr	r2, [pc, #332]	; (4008ec <spi_conf+0x180>)
  4007a0:	4293      	cmp	r3, r2
  4007a2:	d10e      	bne.n	4007c2 <spi_conf+0x56>
  4007a4:	4b50      	ldr	r3, [pc, #320]	; (4008e8 <spi_conf+0x17c>)
  4007a6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  4007aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  4007ae:	2b00      	cmp	r3, #0
  4007b0:	d107      	bne.n	4007c2 <spi_conf+0x56>
  4007b2:	4a4d      	ldr	r2, [pc, #308]	; (4008e8 <spi_conf+0x17c>)
  4007b4:	4b4c      	ldr	r3, [pc, #304]	; (4008e8 <spi_conf+0x17c>)
  4007b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  4007ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  4007be:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  4007c2:	68fb      	ldr	r3, [r7, #12]
  4007c4:	2200      	movs	r2, #0
  4007c6:	605a      	str	r2, [r3, #4]
  4007c8:	68fb      	ldr	r3, [r7, #12]
  4007ca:	2200      	movs	r2, #0
  4007cc:	631a      	str	r2, [r3, #48]	; 0x30
  4007ce:	68fb      	ldr	r3, [r7, #12]
  4007d0:	2200      	movs	r2, #0
  4007d2:	635a      	str	r2, [r3, #52]	; 0x34
  4007d4:	68fb      	ldr	r3, [r7, #12]
  4007d6:	2200      	movs	r2, #0
  4007d8:	639a      	str	r2, [r3, #56]	; 0x38
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	2200      	movs	r2, #0
  4007de:	63da      	str	r2, [r3, #60]	; 0x3c
  4007e0:	68fb      	ldr	r3, [r7, #12]
  4007e2:	22ff      	movs	r2, #255	; 0xff
  4007e4:	619a      	str	r2, [r3, #24]
  4007e6:	68fb      	ldr	r3, [r7, #12]
  4007e8:	2282      	movs	r2, #130	; 0x82
  4007ea:	601a      	str	r2, [r3, #0]
  4007ec:	68fb      	ldr	r3, [r7, #12]
  4007ee:	685b      	ldr	r3, [r3, #4]
  4007f0:	f043 0211 	orr.w	r2, r3, #17
  4007f4:	68fb      	ldr	r3, [r7, #12]
  4007f6:	605a      	str	r2, [r3, #4]
  4007f8:	68fb      	ldr	r3, [r7, #12]
  4007fa:	685a      	ldr	r2, [r3, #4]
  4007fc:	68fb      	ldr	r3, [r7, #12]
  4007fe:	605a      	str	r2, [r3, #4]
  400800:	79fb      	ldrb	r3, [r7, #7]
  400802:	f003 0308 	and.w	r3, r3, #8
  400806:	2b00      	cmp	r3, #0
  400808:	d068      	beq.n	4008dc <spi_conf+0x170>
  40080a:	68fb      	ldr	r3, [r7, #12]
  40080c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40080e:	79fb      	ldrb	r3, [r7, #7]
  400810:	f003 0303 	and.w	r3, r3, #3
  400814:	431a      	orrs	r2, r3
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	631a      	str	r2, [r3, #48]	; 0x30
  40081a:	68fb      	ldr	r3, [r7, #12]
  40081c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40081e:	68fb      	ldr	r3, [r7, #12]
  400820:	631a      	str	r2, [r3, #48]	; 0x30
  400822:	68bb      	ldr	r3, [r7, #8]
  400824:	2b00      	cmp	r3, #0
  400826:	d101      	bne.n	40082c <spi_conf+0xc0>
  400828:	2301      	movs	r3, #1
  40082a:	60bb      	str	r3, [r7, #8]
  40082c:	4a30      	ldr	r2, [pc, #192]	; (4008f0 <spi_conf+0x184>)
  40082e:	68bb      	ldr	r3, [r7, #8]
  400830:	fbb2 f3f3 	udiv	r3, r2, r3
  400834:	75fb      	strb	r3, [r7, #23]
  400836:	7dfb      	ldrb	r3, [r7, #23]
  400838:	2b00      	cmp	r3, #0
  40083a:	d101      	bne.n	400840 <spi_conf+0xd4>
  40083c:	2301      	movs	r3, #1
  40083e:	75fb      	strb	r3, [r7, #23]
  400840:	68fb      	ldr	r3, [r7, #12]
  400842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400844:	7dfa      	ldrb	r2, [r7, #23]
  400846:	0212      	lsls	r2, r2, #8
  400848:	431a      	orrs	r2, r3
  40084a:	68fb      	ldr	r3, [r7, #12]
  40084c:	631a      	str	r2, [r3, #48]	; 0x30
  40084e:	68fb      	ldr	r3, [r7, #12]
  400850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  400852:	7dfa      	ldrb	r2, [r7, #23]
  400854:	0212      	lsls	r2, r2, #8
  400856:	431a      	orrs	r2, r3
  400858:	68fb      	ldr	r3, [r7, #12]
  40085a:	635a      	str	r2, [r3, #52]	; 0x34
  40085c:	68fb      	ldr	r3, [r7, #12]
  40085e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  400860:	7dfa      	ldrb	r2, [r7, #23]
  400862:	0212      	lsls	r2, r2, #8
  400864:	431a      	orrs	r2, r3
  400866:	68fb      	ldr	r3, [r7, #12]
  400868:	639a      	str	r2, [r3, #56]	; 0x38
  40086a:	68fb      	ldr	r3, [r7, #12]
  40086c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40086e:	7dfa      	ldrb	r2, [r7, #23]
  400870:	0212      	lsls	r2, r2, #8
  400872:	431a      	orrs	r2, r3
  400874:	68fb      	ldr	r3, [r7, #12]
  400876:	63da      	str	r2, [r3, #60]	; 0x3c
  400878:	2204      	movs	r2, #4
  40087a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  40087e:	481d      	ldr	r0, [pc, #116]	; (4008f4 <spi_conf+0x188>)
  400880:	f7ff fcf8 	bl	400274 <gpio_conf>
  400884:	2201      	movs	r2, #1
  400886:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  40088a:	481a      	ldr	r0, [pc, #104]	; (4008f4 <spi_conf+0x188>)
  40088c:	f7ff fe46 	bl	40051c <gpio_set_alt>
  400890:	2204      	movs	r2, #4
  400892:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400896:	4817      	ldr	r0, [pc, #92]	; (4008f4 <spi_conf+0x188>)
  400898:	f7ff fcec 	bl	400274 <gpio_conf>
  40089c:	2201      	movs	r2, #1
  40089e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4008a2:	4814      	ldr	r0, [pc, #80]	; (4008f4 <spi_conf+0x188>)
  4008a4:	f7ff fe3a 	bl	40051c <gpio_set_alt>
  4008a8:	2204      	movs	r2, #4
  4008aa:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4008ae:	4811      	ldr	r0, [pc, #68]	; (4008f4 <spi_conf+0x188>)
  4008b0:	f7ff fce0 	bl	400274 <gpio_conf>
  4008b4:	2201      	movs	r2, #1
  4008b6:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4008ba:	480e      	ldr	r0, [pc, #56]	; (4008f4 <spi_conf+0x188>)
  4008bc:	f7ff fe2e 	bl	40051c <gpio_set_alt>
  4008c0:	68fb      	ldr	r3, [r7, #12]
  4008c2:	681b      	ldr	r3, [r3, #0]
  4008c4:	f043 0201 	orr.w	r2, r3, #1
  4008c8:	68fb      	ldr	r3, [r7, #12]
  4008ca:	601a      	str	r2, [r3, #0]
  4008cc:	bf00      	nop
  4008ce:	68fb      	ldr	r3, [r7, #12]
  4008d0:	691b      	ldr	r3, [r3, #16]
  4008d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  4008d6:	2b00      	cmp	r3, #0
  4008d8:	d0f9      	beq.n	4008ce <spi_conf+0x162>
  4008da:	e000      	b.n	4008de <spi_conf+0x172>
  4008dc:	bf00      	nop
  4008de:	3718      	adds	r7, #24
  4008e0:	46bd      	mov	sp, r7
  4008e2:	bd80      	pop	{r7, pc}
  4008e4:	40008000 	andmi	r8, r0, r0
  4008e8:	400e0600 	andmi	r0, lr, r0, lsl #12
  4008ec:	40058000 	andmi	r8, r5, r0
  4008f0:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^
  4008f4:	400e1400 	andmi	r1, lr, r0, lsl #8

004008f8 <spi_send_byte>:
  4008f8:	b480      	push	{r7}
  4008fa:	b083      	sub	sp, #12
  4008fc:	af00      	add	r7, sp, #0
  4008fe:	6078      	str	r0, [r7, #4]
  400900:	460b      	mov	r3, r1
  400902:	70fb      	strb	r3, [r7, #3]
  400904:	bf00      	nop
  400906:	687b      	ldr	r3, [r7, #4]
  400908:	691b      	ldr	r3, [r3, #16]
  40090a:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40090e:	2b00      	cmp	r3, #0
  400910:	d0f9      	beq.n	400906 <spi_send_byte+0xe>
  400912:	78fa      	ldrb	r2, [r7, #3]
  400914:	687b      	ldr	r3, [r7, #4]
  400916:	60da      	str	r2, [r3, #12]
  400918:	bf00      	nop
  40091a:	370c      	adds	r7, #12
  40091c:	46bd      	mov	sp, r7
  40091e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400922:	4770      	bx	lr

00400924 <spi_available>:
  400924:	b480      	push	{r7}
  400926:	b085      	sub	sp, #20
  400928:	af00      	add	r7, sp, #0
  40092a:	6078      	str	r0, [r7, #4]
  40092c:	687b      	ldr	r3, [r7, #4]
  40092e:	691b      	ldr	r3, [r3, #16]
  400930:	b2db      	uxtb	r3, r3
  400932:	f003 0301 	and.w	r3, r3, #1
  400936:	73fb      	strb	r3, [r7, #15]
  400938:	7bfb      	ldrb	r3, [r7, #15]
  40093a:	4618      	mov	r0, r3
  40093c:	3714      	adds	r7, #20
  40093e:	46bd      	mov	sp, r7
  400940:	f85d 7b04 	ldr.w	r7, [sp], #4
  400944:	4770      	bx	lr

00400946 <spi_read_byte>:
  400946:	b480      	push	{r7}
  400948:	b085      	sub	sp, #20
  40094a:	af00      	add	r7, sp, #0
  40094c:	6078      	str	r0, [r7, #4]
  40094e:	687b      	ldr	r3, [r7, #4]
  400950:	689b      	ldr	r3, [r3, #8]
  400952:	73fb      	strb	r3, [r7, #15]
  400954:	7bfb      	ldrb	r3, [r7, #15]
  400956:	4618      	mov	r0, r3
  400958:	3714      	adds	r7, #20
  40095a:	46bd      	mov	sp, r7
  40095c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400960:	4770      	bx	lr

00400962 <spi_transfer_byte>:
  400962:	b580      	push	{r7, lr}
  400964:	b082      	sub	sp, #8
  400966:	af00      	add	r7, sp, #0
  400968:	6078      	str	r0, [r7, #4]
  40096a:	460b      	mov	r3, r1
  40096c:	70fb      	strb	r3, [r7, #3]
  40096e:	78fb      	ldrb	r3, [r7, #3]
  400970:	4619      	mov	r1, r3
  400972:	6878      	ldr	r0, [r7, #4]
  400974:	f7ff ffc0 	bl	4008f8 <spi_send_byte>
  400978:	bf00      	nop
  40097a:	6878      	ldr	r0, [r7, #4]
  40097c:	f7ff ffd2 	bl	400924 <spi_available>
  400980:	4603      	mov	r3, r0
  400982:	2b00      	cmp	r3, #0
  400984:	d0f9      	beq.n	40097a <spi_transfer_byte+0x18>
  400986:	6878      	ldr	r0, [r7, #4]
  400988:	f7ff ffdd 	bl	400946 <spi_read_byte>
  40098c:	4603      	mov	r3, r0
  40098e:	4618      	mov	r0, r3
  400990:	3708      	adds	r7, #8
  400992:	46bd      	mov	sp, r7
  400994:	bd80      	pop	{r7, pc}
  400996:	ffff b590 	vsli.64	d27, d0, #63	; 0x3f

00400998 <nrf_read_reg>:
  400998:	b590      	push	{r4, r7, lr}
  40099a:	b085      	sub	sp, #20
  40099c:	af00      	add	r7, sp, #0
  40099e:	4603      	mov	r3, r0
  4009a0:	460a      	mov	r2, r1
  4009a2:	71fb      	strb	r3, [r7, #7]
  4009a4:	4613      	mov	r3, r2
  4009a6:	71bb      	strb	r3, [r7, #6]
  4009a8:	79fb      	ldrb	r3, [r7, #7]
  4009aa:	f003 031f 	and.w	r3, r3, #31
  4009ae:	71fb      	strb	r3, [r7, #7]
  4009b0:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4009b4:	4819      	ldr	r0, [pc, #100]	; (400a1c <nrf_read_reg+0x84>)
  4009b6:	f7ff fda3 	bl	400500 <gpio_clr>
  4009ba:	79fb      	ldrb	r3, [r7, #7]
  4009bc:	4619      	mov	r1, r3
  4009be:	4818      	ldr	r0, [pc, #96]	; (400a20 <nrf_read_reg+0x88>)
  4009c0:	f7ff ffcf 	bl	400962 <spi_transfer_byte>
  4009c4:	4b17      	ldr	r3, [pc, #92]	; (400a24 <nrf_read_reg+0x8c>)
  4009c6:	781b      	ldrb	r3, [r3, #0]
  4009c8:	b2db      	uxtb	r3, r3
  4009ca:	461a      	mov	r2, r3
  4009cc:	4b16      	ldr	r3, [pc, #88]	; (400a28 <nrf_read_reg+0x90>)
  4009ce:	4413      	add	r3, r2
  4009d0:	60bb      	str	r3, [r7, #8]
  4009d2:	2300      	movs	r3, #0
  4009d4:	73fb      	strb	r3, [r7, #15]
  4009d6:	e012      	b.n	4009fe <nrf_read_reg+0x66>
  4009d8:	4b12      	ldr	r3, [pc, #72]	; (400a24 <nrf_read_reg+0x8c>)
  4009da:	781b      	ldrb	r3, [r3, #0]
  4009dc:	b2db      	uxtb	r3, r3
  4009de:	1c5a      	adds	r2, r3, #1
  4009e0:	b2d1      	uxtb	r1, r2
  4009e2:	4a10      	ldr	r2, [pc, #64]	; (400a24 <nrf_read_reg+0x8c>)
  4009e4:	7011      	strb	r1, [r2, #0]
  4009e6:	461c      	mov	r4, r3
  4009e8:	2100      	movs	r1, #0
  4009ea:	480d      	ldr	r0, [pc, #52]	; (400a20 <nrf_read_reg+0x88>)
  4009ec:	f7ff ffb9 	bl	400962 <spi_transfer_byte>
  4009f0:	4603      	mov	r3, r0
  4009f2:	461a      	mov	r2, r3
  4009f4:	4b0c      	ldr	r3, [pc, #48]	; (400a28 <nrf_read_reg+0x90>)
  4009f6:	551a      	strb	r2, [r3, r4]
  4009f8:	7bfb      	ldrb	r3, [r7, #15]
  4009fa:	3301      	adds	r3, #1
  4009fc:	73fb      	strb	r3, [r7, #15]
  4009fe:	7bfa      	ldrb	r2, [r7, #15]
  400a00:	79bb      	ldrb	r3, [r7, #6]
  400a02:	429a      	cmp	r2, r3
  400a04:	d3e8      	bcc.n	4009d8 <nrf_read_reg+0x40>
  400a06:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400a0a:	4804      	ldr	r0, [pc, #16]	; (400a1c <nrf_read_reg+0x84>)
  400a0c:	f7ff fd6a 	bl	4004e4 <gpio_set>
  400a10:	68bb      	ldr	r3, [r7, #8]
  400a12:	4618      	mov	r0, r3
  400a14:	3714      	adds	r7, #20
  400a16:	46bd      	mov	sp, r7
  400a18:	bd90      	pop	{r4, r7, pc}
  400a1a:	bf00      	nop
  400a1c:	400e1400 	andmi	r1, lr, r0, lsl #8
  400a20:	40008000 	andmi	r8, r0, r0
  400a24:	20400000 	subcs	r0, r0, r0
  400a28:	20400004 	subcs	r0, r0, r4

00400a2c <nrf_read_reg_single>:
  400a2c:	b580      	push	{r7, lr}
  400a2e:	b082      	sub	sp, #8
  400a30:	af00      	add	r7, sp, #0
  400a32:	4603      	mov	r3, r0
  400a34:	71fb      	strb	r3, [r7, #7]
  400a36:	79fb      	ldrb	r3, [r7, #7]
  400a38:	2101      	movs	r1, #1
  400a3a:	4618      	mov	r0, r3
  400a3c:	f7ff ffac 	bl	400998 <nrf_read_reg>
  400a40:	4603      	mov	r3, r0
  400a42:	781b      	ldrb	r3, [r3, #0]
  400a44:	4618      	mov	r0, r3
  400a46:	3708      	adds	r7, #8
  400a48:	46bd      	mov	sp, r7
  400a4a:	bd80      	pop	{r7, pc}

00400a4c <nrf_write_reg>:
  400a4c:	b580      	push	{r7, lr}
  400a4e:	b084      	sub	sp, #16
  400a50:	af00      	add	r7, sp, #0
  400a52:	4603      	mov	r3, r0
  400a54:	6039      	str	r1, [r7, #0]
  400a56:	71fb      	strb	r3, [r7, #7]
  400a58:	4613      	mov	r3, r2
  400a5a:	71bb      	strb	r3, [r7, #6]
  400a5c:	79fb      	ldrb	r3, [r7, #7]
  400a5e:	f003 031f 	and.w	r3, r3, #31
  400a62:	71fb      	strb	r3, [r7, #7]
  400a64:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400a68:	4812      	ldr	r0, [pc, #72]	; (400ab4 <nrf_write_reg+0x68>)
  400a6a:	f7ff fd49 	bl	400500 <gpio_clr>
  400a6e:	79fb      	ldrb	r3, [r7, #7]
  400a70:	f043 0320 	orr.w	r3, r3, #32
  400a74:	b2db      	uxtb	r3, r3
  400a76:	4619      	mov	r1, r3
  400a78:	480f      	ldr	r0, [pc, #60]	; (400ab8 <nrf_write_reg+0x6c>)
  400a7a:	f7ff ff72 	bl	400962 <spi_transfer_byte>
  400a7e:	2300      	movs	r3, #0
  400a80:	73fb      	strb	r3, [r7, #15]
  400a82:	e00a      	b.n	400a9a <nrf_write_reg+0x4e>
  400a84:	683b      	ldr	r3, [r7, #0]
  400a86:	1c5a      	adds	r2, r3, #1
  400a88:	603a      	str	r2, [r7, #0]
  400a8a:	781b      	ldrb	r3, [r3, #0]
  400a8c:	4619      	mov	r1, r3
  400a8e:	480a      	ldr	r0, [pc, #40]	; (400ab8 <nrf_write_reg+0x6c>)
  400a90:	f7ff ff67 	bl	400962 <spi_transfer_byte>
  400a94:	7bfb      	ldrb	r3, [r7, #15]
  400a96:	3301      	adds	r3, #1
  400a98:	73fb      	strb	r3, [r7, #15]
  400a9a:	7bfa      	ldrb	r2, [r7, #15]
  400a9c:	79bb      	ldrb	r3, [r7, #6]
  400a9e:	429a      	cmp	r2, r3
  400aa0:	d3f0      	bcc.n	400a84 <nrf_write_reg+0x38>
  400aa2:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400aa6:	4803      	ldr	r0, [pc, #12]	; (400ab4 <nrf_write_reg+0x68>)
  400aa8:	f7ff fd1c 	bl	4004e4 <gpio_set>
  400aac:	bf00      	nop
  400aae:	3710      	adds	r7, #16
  400ab0:	46bd      	mov	sp, r7
  400ab2:	bd80      	pop	{r7, pc}
  400ab4:	400e1400 	andmi	r1, lr, r0, lsl #8
  400ab8:	40008000 	andmi	r8, r0, r0

00400abc <nrf_write_reg_single>:
  400abc:	b580      	push	{r7, lr}
  400abe:	b082      	sub	sp, #8
  400ac0:	af00      	add	r7, sp, #0
  400ac2:	4603      	mov	r3, r0
  400ac4:	460a      	mov	r2, r1
  400ac6:	71fb      	strb	r3, [r7, #7]
  400ac8:	4613      	mov	r3, r2
  400aca:	71bb      	strb	r3, [r7, #6]
  400acc:	79fb      	ldrb	r3, [r7, #7]
  400ace:	f003 031f 	and.w	r3, r3, #31
  400ad2:	71fb      	strb	r3, [r7, #7]
  400ad4:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400ad8:	480c      	ldr	r0, [pc, #48]	; (400b0c <nrf_write_reg_single+0x50>)
  400ada:	f7ff fd11 	bl	400500 <gpio_clr>
  400ade:	79fb      	ldrb	r3, [r7, #7]
  400ae0:	f043 0320 	orr.w	r3, r3, #32
  400ae4:	b2db      	uxtb	r3, r3
  400ae6:	4619      	mov	r1, r3
  400ae8:	4809      	ldr	r0, [pc, #36]	; (400b10 <nrf_write_reg_single+0x54>)
  400aea:	f7ff ff3a 	bl	400962 <spi_transfer_byte>
  400aee:	79bb      	ldrb	r3, [r7, #6]
  400af0:	4619      	mov	r1, r3
  400af2:	4807      	ldr	r0, [pc, #28]	; (400b10 <nrf_write_reg_single+0x54>)
  400af4:	f7ff ff35 	bl	400962 <spi_transfer_byte>
  400af8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400afc:	4803      	ldr	r0, [pc, #12]	; (400b0c <nrf_write_reg_single+0x50>)
  400afe:	f7ff fcf1 	bl	4004e4 <gpio_set>
  400b02:	bf00      	nop
  400b04:	3708      	adds	r7, #8
  400b06:	46bd      	mov	sp, r7
  400b08:	bd80      	pop	{r7, pc}
  400b0a:	bf00      	nop
  400b0c:	400e1400 	andmi	r1, lr, r0, lsl #8
  400b10:	40008000 	andmi	r8, r0, r0

00400b14 <nrf_read_status>:
  400b14:	b580      	push	{r7, lr}
  400b16:	b082      	sub	sp, #8
  400b18:	af00      	add	r7, sp, #0
  400b1a:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b1e:	4809      	ldr	r0, [pc, #36]	; (400b44 <nrf_read_status+0x30>)
  400b20:	f7ff fcee 	bl	400500 <gpio_clr>
  400b24:	21ff      	movs	r1, #255	; 0xff
  400b26:	4808      	ldr	r0, [pc, #32]	; (400b48 <nrf_read_status+0x34>)
  400b28:	f7ff ff1b 	bl	400962 <spi_transfer_byte>
  400b2c:	4603      	mov	r3, r0
  400b2e:	71fb      	strb	r3, [r7, #7]
  400b30:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b34:	4803      	ldr	r0, [pc, #12]	; (400b44 <nrf_read_status+0x30>)
  400b36:	f7ff fcd5 	bl	4004e4 <gpio_set>
  400b3a:	79fb      	ldrb	r3, [r7, #7]
  400b3c:	4618      	mov	r0, r3
  400b3e:	3708      	adds	r7, #8
  400b40:	46bd      	mov	sp, r7
  400b42:	bd80      	pop	{r7, pc}
  400b44:	400e1400 	andmi	r1, lr, r0, lsl #8
  400b48:	40008000 	andmi	r8, r0, r0

00400b4c <nrf_write_tx_payload>:
  400b4c:	b580      	push	{r7, lr}
  400b4e:	b084      	sub	sp, #16
  400b50:	af00      	add	r7, sp, #0
  400b52:	6078      	str	r0, [r7, #4]
  400b54:	460b      	mov	r3, r1
  400b56:	70fb      	strb	r3, [r7, #3]
  400b58:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b5c:	4810      	ldr	r0, [pc, #64]	; (400ba0 <nrf_write_tx_payload+0x54>)
  400b5e:	f7ff fccf 	bl	400500 <gpio_clr>
  400b62:	21a0      	movs	r1, #160	; 0xa0
  400b64:	480f      	ldr	r0, [pc, #60]	; (400ba4 <nrf_write_tx_payload+0x58>)
  400b66:	f7ff fefc 	bl	400962 <spi_transfer_byte>
  400b6a:	2300      	movs	r3, #0
  400b6c:	73fb      	strb	r3, [r7, #15]
  400b6e:	e00a      	b.n	400b86 <nrf_write_tx_payload+0x3a>
  400b70:	7bfb      	ldrb	r3, [r7, #15]
  400b72:	687a      	ldr	r2, [r7, #4]
  400b74:	4413      	add	r3, r2
  400b76:	781b      	ldrb	r3, [r3, #0]
  400b78:	4619      	mov	r1, r3
  400b7a:	480a      	ldr	r0, [pc, #40]	; (400ba4 <nrf_write_tx_payload+0x58>)
  400b7c:	f7ff fef1 	bl	400962 <spi_transfer_byte>
  400b80:	7bfb      	ldrb	r3, [r7, #15]
  400b82:	3301      	adds	r3, #1
  400b84:	73fb      	strb	r3, [r7, #15]
  400b86:	7bfa      	ldrb	r2, [r7, #15]
  400b88:	78fb      	ldrb	r3, [r7, #3]
  400b8a:	429a      	cmp	r2, r3
  400b8c:	d3f0      	bcc.n	400b70 <nrf_write_tx_payload+0x24>
  400b8e:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400b92:	4803      	ldr	r0, [pc, #12]	; (400ba0 <nrf_write_tx_payload+0x54>)
  400b94:	f7ff fca6 	bl	4004e4 <gpio_set>
  400b98:	bf00      	nop
  400b9a:	3710      	adds	r7, #16
  400b9c:	46bd      	mov	sp, r7
  400b9e:	bd80      	pop	{r7, pc}
  400ba0:	400e1400 	andmi	r1, lr, r0, lsl #8
  400ba4:	40008000 	andmi	r8, r0, r0

00400ba8 <nrf_flush_tx>:
  400ba8:	b580      	push	{r7, lr}
  400baa:	af00      	add	r7, sp, #0
  400bac:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400bb0:	4806      	ldr	r0, [pc, #24]	; (400bcc <nrf_flush_tx+0x24>)
  400bb2:	f7ff fca5 	bl	400500 <gpio_clr>
  400bb6:	21e1      	movs	r1, #225	; 0xe1
  400bb8:	4805      	ldr	r0, [pc, #20]	; (400bd0 <nrf_flush_tx+0x28>)
  400bba:	f7ff fed2 	bl	400962 <spi_transfer_byte>
  400bbe:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400bc2:	4802      	ldr	r0, [pc, #8]	; (400bcc <nrf_flush_tx+0x24>)
  400bc4:	f7ff fc8e 	bl	4004e4 <gpio_set>
  400bc8:	bf00      	nop
  400bca:	bd80      	pop	{r7, pc}
  400bcc:	400e1400 	andmi	r1, lr, r0, lsl #8
  400bd0:	40008000 	andmi	r8, r0, r0

00400bd4 <nrf_flush_rx>:
  400bd4:	b580      	push	{r7, lr}
  400bd6:	af00      	add	r7, sp, #0
  400bd8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400bdc:	4806      	ldr	r0, [pc, #24]	; (400bf8 <nrf_flush_rx+0x24>)
  400bde:	f7ff fc8f 	bl	400500 <gpio_clr>
  400be2:	21e2      	movs	r1, #226	; 0xe2
  400be4:	4805      	ldr	r0, [pc, #20]	; (400bfc <nrf_flush_rx+0x28>)
  400be6:	f7ff febc 	bl	400962 <spi_transfer_byte>
  400bea:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400bee:	4802      	ldr	r0, [pc, #8]	; (400bf8 <nrf_flush_rx+0x24>)
  400bf0:	f7ff fc78 	bl	4004e4 <gpio_set>
  400bf4:	bf00      	nop
  400bf6:	bd80      	pop	{r7, pc}
  400bf8:	400e1400 	andmi	r1, lr, r0, lsl #8
  400bfc:	40008000 	andmi	r8, r0, r0

00400c00 <main>:
  400c00:	b5b0      	push	{r4, r5, r7, lr}
  400c02:	b092      	sub	sp, #72	; 0x48
  400c04:	af00      	add	r7, sp, #0
  400c06:	2202      	movs	r2, #2
  400c08:	2101      	movs	r1, #1
  400c0a:	48ab      	ldr	r0, [pc, #684]	; (400eb8 <main+0x2b8>)
  400c0c:	f7ff fb32 	bl	400274 <gpio_conf>
  400c10:	2202      	movs	r2, #2
  400c12:	2102      	movs	r1, #2
  400c14:	48a8      	ldr	r0, [pc, #672]	; (400eb8 <main+0x2b8>)
  400c16:	f7ff fb2d 	bl	400274 <gpio_conf>
  400c1a:	2202      	movs	r2, #2
  400c1c:	2104      	movs	r1, #4
  400c1e:	48a6      	ldr	r0, [pc, #664]	; (400eb8 <main+0x2b8>)
  400c20:	f7ff fb28 	bl	400274 <gpio_conf>
  400c24:	2202      	movs	r2, #2
  400c26:	2108      	movs	r1, #8
  400c28:	48a3      	ldr	r0, [pc, #652]	; (400eb8 <main+0x2b8>)
  400c2a:	f7ff fb23 	bl	400274 <gpio_conf>
  400c2e:	2204      	movs	r2, #4
  400c30:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  400c34:	48a1      	ldr	r0, [pc, #644]	; (400ebc <main+0x2bc>)
  400c36:	f7ff fca7 	bl	400588 <uart_conf>
  400c3a:	220a      	movs	r2, #10
  400c3c:	49a0      	ldr	r1, [pc, #640]	; (400ec0 <main+0x2c0>)
  400c3e:	48a1      	ldr	r0, [pc, #644]	; (400ec4 <main+0x2c4>)
  400c40:	f7ff fd94 	bl	40076c <spi_conf>
  400c44:	2202      	movs	r2, #2
  400c46:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400c4a:	489f      	ldr	r0, [pc, #636]	; (400ec8 <main+0x2c8>)
  400c4c:	f7ff fb12 	bl	400274 <gpio_conf>
  400c50:	2202      	movs	r2, #2
  400c52:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c56:	489c      	ldr	r0, [pc, #624]	; (400ec8 <main+0x2c8>)
  400c58:	f7ff fb0c 	bl	400274 <gpio_conf>
  400c5c:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  400c60:	4899      	ldr	r0, [pc, #612]	; (400ec8 <main+0x2c8>)
  400c62:	f7ff fc3f 	bl	4004e4 <gpio_set>
  400c66:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400c6a:	4897      	ldr	r0, [pc, #604]	; (400ec8 <main+0x2c8>)
  400c6c:	f7ff fc48 	bl	400500 <gpio_clr>
  400c70:	2300      	movs	r3, #0
  400c72:	647b      	str	r3, [r7, #68]	; 0x44
  400c74:	e003      	b.n	400c7e <main+0x7e>
  400c76:	bf00      	nop
  400c78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  400c7a:	3301      	adds	r3, #1
  400c7c:	647b      	str	r3, [r7, #68]	; 0x44
  400c7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  400c80:	4a92      	ldr	r2, [pc, #584]	; (400ecc <main+0x2cc>)
  400c82:	4293      	cmp	r3, r2
  400c84:	d9f7      	bls.n	400c76 <main+0x76>
  400c86:	210c      	movs	r1, #12
  400c88:	2000      	movs	r0, #0
  400c8a:	f7ff ff17 	bl	400abc <nrf_write_reg_single>
  400c8e:	213f      	movs	r1, #63	; 0x3f
  400c90:	2001      	movs	r0, #1
  400c92:	f7ff ff13 	bl	400abc <nrf_write_reg_single>
  400c96:	2100      	movs	r1, #0
  400c98:	201d      	movs	r0, #29
  400c9a:	f7ff ff0f 	bl	400abc <nrf_write_reg_single>
  400c9e:	2100      	movs	r1, #0
  400ca0:	201c      	movs	r0, #28
  400ca2:	f7ff ff0b 	bl	400abc <nrf_write_reg_single>
  400ca6:	2170      	movs	r1, #112	; 0x70
  400ca8:	2007      	movs	r0, #7
  400caa:	f7ff ff07 	bl	400abc <nrf_write_reg_single>
  400cae:	f7ff ff91 	bl	400bd4 <nrf_flush_rx>
  400cb2:	f7ff ff79 	bl	400ba8 <nrf_flush_tx>
  400cb6:	2000      	movs	r0, #0
  400cb8:	f7ff feb8 	bl	400a2c <nrf_read_reg_single>
  400cbc:	4603      	mov	r3, r0
  400cbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400cc2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400cc6:	f043 0302 	orr.w	r3, r3, #2
  400cca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400cce:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400cd2:	4619      	mov	r1, r3
  400cd4:	2000      	movs	r0, #0
  400cd6:	f7ff fef1 	bl	400abc <nrf_write_reg_single>
  400cda:	2300      	movs	r3, #0
  400cdc:	63fb      	str	r3, [r7, #60]	; 0x3c
  400cde:	e002      	b.n	400ce6 <main+0xe6>
  400ce0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400ce2:	3301      	adds	r3, #1
  400ce4:	63fb      	str	r3, [r7, #60]	; 0x3c
  400ce6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400ce8:	4a79      	ldr	r2, [pc, #484]	; (400ed0 <main+0x2d0>)
  400cea:	4293      	cmp	r3, r2
  400cec:	d9f8      	bls.n	400ce0 <main+0xe0>
  400cee:	2000      	movs	r0, #0
  400cf0:	f7ff fe9c 	bl	400a2c <nrf_read_reg_single>
  400cf4:	4603      	mov	r3, r0
  400cf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400cfa:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400cfe:	f023 0301 	bic.w	r3, r3, #1
  400d02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400d06:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400d0a:	4619      	mov	r1, r3
  400d0c:	2000      	movs	r0, #0
  400d0e:	f7ff fed5 	bl	400abc <nrf_write_reg_single>
  400d12:	211f      	movs	r1, #31
  400d14:	2005      	movs	r0, #5
  400d16:	f7ff fed1 	bl	400abc <nrf_write_reg_single>
  400d1a:	2006      	movs	r0, #6
  400d1c:	f7ff fe86 	bl	400a2c <nrf_read_reg_single>
  400d20:	4603      	mov	r3, r0
  400d22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400d26:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400d2a:	f023 0328 	bic.w	r3, r3, #40	; 0x28
  400d2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400d32:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400d36:	f023 0306 	bic.w	r3, r3, #6
  400d3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400d3e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400d42:	f043 0306 	orr.w	r3, r3, #6
  400d46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400d4a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400d4e:	4619      	mov	r1, r3
  400d50:	2006      	movs	r0, #6
  400d52:	f7ff feb3 	bl	400abc <nrf_write_reg_single>
  400d56:	2135      	movs	r1, #53	; 0x35
  400d58:	2004      	movs	r0, #4
  400d5a:	f7ff feaf 	bl	400abc <nrf_write_reg_single>
  400d5e:	4a5d      	ldr	r2, [pc, #372]	; (400ed4 <main+0x2d4>)
  400d60:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400d64:	e892 0003 	ldmia.w	r2, {r0, r1}
  400d68:	6018      	str	r0, [r3, #0]
  400d6a:	3304      	adds	r3, #4
  400d6c:	7019      	strb	r1, [r3, #0]
  400d6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400d72:	2205      	movs	r2, #5
  400d74:	4619      	mov	r1, r3
  400d76:	200a      	movs	r0, #10
  400d78:	f7ff fe68 	bl	400a4c <nrf_write_reg>
  400d7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400d80:	2205      	movs	r2, #5
  400d82:	4619      	mov	r1, r3
  400d84:	2010      	movs	r0, #16
  400d86:	f7ff fe61 	bl	400a4c <nrf_write_reg>
  400d8a:	2120      	movs	r1, #32
  400d8c:	2011      	movs	r0, #17
  400d8e:	f7ff fe95 	bl	400abc <nrf_write_reg_single>
  400d92:	4b51      	ldr	r3, [pc, #324]	; (400ed8 <main+0x2d8>)
  400d94:	1d3c      	adds	r4, r7, #4
  400d96:	461d      	mov	r5, r3
  400d98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400d9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400d9c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  400da0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  400da4:	1d3b      	adds	r3, r7, #4
  400da6:	2120      	movs	r1, #32
  400da8:	4618      	mov	r0, r3
  400daa:	f7ff fecf 	bl	400b4c <nrf_write_tx_payload>
  400dae:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400db2:	4845      	ldr	r0, [pc, #276]	; (400ec8 <main+0x2c8>)
  400db4:	f7ff fb96 	bl	4004e4 <gpio_set>
  400db8:	2300      	movs	r3, #0
  400dba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400dbe:	e004      	b.n	400dca <main+0x1ca>
  400dc0:	f7ff fea8 	bl	400b14 <nrf_read_status>
  400dc4:	4603      	mov	r3, r0
  400dc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400dca:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400dce:	f003 0330 	and.w	r3, r3, #48	; 0x30
  400dd2:	2b00      	cmp	r3, #0
  400dd4:	d0f4      	beq.n	400dc0 <main+0x1c0>
  400dd6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  400dda:	483b      	ldr	r0, [pc, #236]	; (400ec8 <main+0x2c8>)
  400ddc:	f7ff fb90 	bl	400500 <gpio_clr>
  400de0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400de4:	f003 0320 	and.w	r3, r3, #32
  400de8:	2b00      	cmp	r3, #0
  400dea:	d025      	beq.n	400e38 <main+0x238>
  400dec:	2101      	movs	r1, #1
  400dee:	4832      	ldr	r0, [pc, #200]	; (400eb8 <main+0x2b8>)
  400df0:	f7ff fb78 	bl	4004e4 <gpio_set>
  400df4:	2102      	movs	r1, #2
  400df6:	4830      	ldr	r0, [pc, #192]	; (400eb8 <main+0x2b8>)
  400df8:	f7ff fb74 	bl	4004e4 <gpio_set>
  400dfc:	2300      	movs	r3, #0
  400dfe:	63bb      	str	r3, [r7, #56]	; 0x38
  400e00:	e003      	b.n	400e0a <main+0x20a>
  400e02:	bf00      	nop
  400e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400e06:	3301      	adds	r3, #1
  400e08:	63bb      	str	r3, [r7, #56]	; 0x38
  400e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400e0c:	4a2f      	ldr	r2, [pc, #188]	; (400ecc <main+0x2cc>)
  400e0e:	4293      	cmp	r3, r2
  400e10:	d9f7      	bls.n	400e02 <main+0x202>
  400e12:	2101      	movs	r1, #1
  400e14:	4828      	ldr	r0, [pc, #160]	; (400eb8 <main+0x2b8>)
  400e16:	f7ff fb73 	bl	400500 <gpio_clr>
  400e1a:	2102      	movs	r1, #2
  400e1c:	4826      	ldr	r0, [pc, #152]	; (400eb8 <main+0x2b8>)
  400e1e:	f7ff fb6f 	bl	400500 <gpio_clr>
  400e22:	2300      	movs	r3, #0
  400e24:	637b      	str	r3, [r7, #52]	; 0x34
  400e26:	e003      	b.n	400e30 <main+0x230>
  400e28:	bf00      	nop
  400e2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400e2c:	3301      	adds	r3, #1
  400e2e:	637b      	str	r3, [r7, #52]	; 0x34
  400e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400e32:	4a26      	ldr	r2, [pc, #152]	; (400ecc <main+0x2cc>)
  400e34:	4293      	cmp	r3, r2
  400e36:	d9f7      	bls.n	400e28 <main+0x228>
  400e38:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400e3c:	f003 0310 	and.w	r3, r3, #16
  400e40:	2b00      	cmp	r3, #0
  400e42:	d0af      	beq.n	400da4 <main+0x1a4>
  400e44:	2104      	movs	r1, #4
  400e46:	481c      	ldr	r0, [pc, #112]	; (400eb8 <main+0x2b8>)
  400e48:	f7ff fb4c 	bl	4004e4 <gpio_set>
  400e4c:	2108      	movs	r1, #8
  400e4e:	481a      	ldr	r0, [pc, #104]	; (400eb8 <main+0x2b8>)
  400e50:	f7ff fb48 	bl	4004e4 <gpio_set>
  400e54:	2300      	movs	r3, #0
  400e56:	633b      	str	r3, [r7, #48]	; 0x30
  400e58:	e003      	b.n	400e62 <main+0x262>
  400e5a:	bf00      	nop
  400e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400e5e:	3301      	adds	r3, #1
  400e60:	633b      	str	r3, [r7, #48]	; 0x30
  400e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400e64:	4a19      	ldr	r2, [pc, #100]	; (400ecc <main+0x2cc>)
  400e66:	4293      	cmp	r3, r2
  400e68:	d9f7      	bls.n	400e5a <main+0x25a>
  400e6a:	2104      	movs	r1, #4
  400e6c:	4812      	ldr	r0, [pc, #72]	; (400eb8 <main+0x2b8>)
  400e6e:	f7ff fb47 	bl	400500 <gpio_clr>
  400e72:	2108      	movs	r1, #8
  400e74:	4810      	ldr	r0, [pc, #64]	; (400eb8 <main+0x2b8>)
  400e76:	f7ff fb43 	bl	400500 <gpio_clr>
  400e7a:	2300      	movs	r3, #0
  400e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e7e:	e003      	b.n	400e88 <main+0x288>
  400e80:	bf00      	nop
  400e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e84:	3301      	adds	r3, #1
  400e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e8a:	4a10      	ldr	r2, [pc, #64]	; (400ecc <main+0x2cc>)
  400e8c:	4293      	cmp	r3, r2
  400e8e:	d9f7      	bls.n	400e80 <main+0x280>
  400e90:	f7ff fe40 	bl	400b14 <nrf_read_status>
  400e94:	4603      	mov	r3, r0
  400e96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400e9a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400e9e:	f043 0310 	orr.w	r3, r3, #16
  400ea2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  400ea6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
  400eaa:	4619      	mov	r1, r3
  400eac:	2007      	movs	r0, #7
  400eae:	f7ff fe05 	bl	400abc <nrf_write_reg_single>
  400eb2:	f7ff fe79 	bl	400ba8 <nrf_flush_tx>
  400eb6:	e775      	b.n	400da4 <main+0x1a4>
  400eb8:	400e1000 	andmi	r1, lr, r0
  400ebc:	400e0800 	andmi	r0, lr, r0, lsl #16
  400ec0:	000f4240 	andeq	r4, pc, r0, asr #4
  400ec4:	40008000 	andmi	r8, r0, r0
  400ec8:	400e1400 	andmi	r1, lr, r0, lsl #8
  400ecc:	000f423f 	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
  400ed0:	0001869f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
  400ed4:	00400f04 	subeq	r0, r0, r4, lsl #30
  400ed8:	00400f0c 	subeq	r0, r0, ip, lsl #30
  400edc:	524e0a0a 	subpl	r0, lr, #40960	; 0xa000
  400ee0:	65522046 	ldrbvs	r2, [r2, #-70]	; 0xffffffba
  400ee4:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0xfffff699
  400ee8:	44207265 	strtmi	r7, [r0], #-613	; 0xfffffd9b
  400eec:	3a706d75 	bcc	201c4c8 <__top_flash+0x1a1c4c8>
  400ef0:	00000a0a 	andeq	r0, r0, sl, lsl #20
  400ef4:	2020203a 	eorcs	r2, r0, sl, lsr r0
  400ef8:	00000000 	andeq	r0, r0, r0
  400efc:	0000000a 	andeq	r0, r0, sl
  400f00:	00000a0a 	andeq	r0, r0, sl, lsl #20
  400f04:	03020100 	movweq	r0, #8448	; 0x2100
  400f08:	00000004 	andeq	r0, r0, r4
  400f0c:	7373654d 	cmnvc	r3, #322961408	; 0x13400000
  400f10:	20656761 	rsbcs	r6, r5, r1, ror #14
  400f14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .init:

00400f2c <_init>:
  400f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400f2e:	bf00      	nop

Disassembly of section .fini:

00400f30 <_fini>:
  400f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400f32:	bf00      	nop

Disassembly of section .bss:

20400000 <_bss>:
20400000:	00000000 	andeq	r0, r0, r0

20400004 <nrf_rx_buf>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002d41 	andeq	r2, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000023 	andeq	r0, r0, r3, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412080a 	ldreq	r0, [r2], #-2058	; 0xfffff7f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011c011a 	tsteq	ip, sl, lsl r1
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__top_flash+0xad0d24>
   4:	74412820 	strbvc	r2, [r1], #-2080	; 0xfffff7e0
   8:	206c656d 	rsbcs	r6, ip, sp, ror #10
   c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  10:	35203a64 	strcc	r3, [r0, #-2660]!	; 0xfffff59c
  14:	20293830 	eorcs	r3, r9, r0, lsr r8
  18:	2e332e36 	mrccs	14, 1, r2, cr3, cr6, {1}
  1c:	30322031 	eorscc	r2, r2, r1, lsr r0
  20:	36303731 			; <UNDEFINED> instruction: 0x36303731
  24:	28203032 	stmdacs	r0!, {r1, r4, r5, ip, sp}
  28:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  2c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  30:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  34:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
  38:	64646562 	strbtvs	r6, [r4], #-1378	; 0xfffffa9e
  3c:	362d6465 	strtcc	r6, [sp], -r5, ror #8
  40:	6172622d 	cmnvs	r2, sp, lsr #4
  44:	2068636e 	rsbcs	r6, r8, lr, ror #6
  48:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  4c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  50:	39343220 	ldmdbcc	r4!, {r5, r9, ip, sp}
  54:	5d373334 	ldcpl	3, cr3, [r7, #-208]!	; 0xffffff30
	...
