<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.443</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.443</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>7.443</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.557</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>2.557</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.557</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>2.557</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>256</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>2894</FF>
      <LATCH>0</LATCH>
      <LUT>5770</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="rv32i_npp_ip" DISPNAME="inst" RTLNAME="rv32i_npp_ip">
      <SubModules count="1">control_s_axi_U</SubModules>
      <Resources BRAM="256" FF="2894" LUT="5770"/>
      <LocalResources FF="2756" LUT="128"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="rv32i_npp_ip_control_s_axi" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="rv32i_npp_ip_control_s_axi">
      <Resources BRAM="256" FF="138" LUT="5642"/>
      <LocalResources FF="138" LUT="138"/>
      <BindNode BINDTYPE="adapter" BRAM="256" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="7.436" DATAPATH_LOGIC_DELAY="3.478" DATAPATH_NET_DELAY="3.958" ENDPOINT_PIN="pc_fu_270_reg[15]/D" LOGIC_LEVELS="11" MAX_FANOUT="65" SLACK="2.557" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1436"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="771"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[15]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="771"/>
      <CELL NAME="pc_fu_270_reg[15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="772"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.436" DATAPATH_LOGIC_DELAY="3.478" DATAPATH_NET_DELAY="3.958" ENDPOINT_PIN="pc_fu_270_reg[15]_rep/D" LOGIC_LEVELS="11" MAX_FANOUT="65" SLACK="2.557" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1436"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="771"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[15]_rep_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="771"/>
      <CELL NAME="pc_fu_270_reg[15]_rep" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="772"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.436" DATAPATH_LOGIC_DELAY="3.478" DATAPATH_NET_DELAY="3.958" ENDPOINT_PIN="pc_fu_270_reg[15]_rep__0/D" LOGIC_LEVELS="11" MAX_FANOUT="65" SLACK="2.557" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1436"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="771"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__0_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="771"/>
      <CELL NAME="pc_fu_270_reg[15]_rep__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="772"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.436" DATAPATH_LOGIC_DELAY="3.478" DATAPATH_NET_DELAY="3.958" ENDPOINT_PIN="pc_fu_270_reg[15]_rep__1/D" LOGIC_LEVELS="11" MAX_FANOUT="65" SLACK="2.557" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1436"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="771"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__1_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="771"/>
      <CELL NAME="pc_fu_270_reg[15]_rep__1" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="772"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.436" DATAPATH_LOGIC_DELAY="3.478" DATAPATH_NET_DELAY="3.958" ENDPOINT_PIN="pc_fu_270_reg[15]_rep__10/D" LOGIC_LEVELS="11" MAX_FANOUT="65" SLACK="2.557" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_0_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_1_1_5" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[31]_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/reg_file_1_fu_278[0]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1093"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[3]_i_12" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1436"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[3]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[7]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[11]_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270_reg[15]_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="731"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[15]_i_3" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="771"/>
      <CELL NAME="control_s_axi_U/int_code_ram/pc_fu_270[15]_rep__10_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="771"/>
      <CELL NAME="pc_fu_270_reg[15]_rep__10" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="772"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/rv32i_npp_ip_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/rv32i_npp_ip_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/rv32i_npp_ip_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/rv32i_npp_ip_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/rv32i_npp_ip_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/rv32i_npp_ip_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Nov 23 19:21:44 +0800 2023"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="rv32i_npp_ip"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

