// Seed: 1520224235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output logic [7:0] id_10;
  output wire id_9;
  output logic [7:0] id_8;
  output wire id_7;
  output wire id_6;
  assign module_1.id_19 = 0;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(1 !== id_2) #(-1);
  wire id_18;
  ;
  assign id_16 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd82
) (
    output wire id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input tri1 _id_4,
    input supply1 id_5,
    output wire id_6
    , id_27,
    input supply0 id_7,
    input tri id_8,
    output tri1 id_9,
    input wand id_10,
    output wire id_11,
    input supply0 id_12,
    output wand id_13,
    input wand id_14,
    input tri0 id_15,
    input tri id_16,
    output tri0 id_17,
    output wor id_18,
    output uwire id_19,
    input tri id_20,
    input tri0 id_21,
    input wire id_22,
    output tri1 id_23,
    inout uwire id_24,
    input supply1 id_25
);
  logic id_28;
  always @(posedge -1'h0 == id_14) begin : LABEL_0
    assume #1  ((id_20 ? -1 : id_27))
    else $unsigned(26);
    ;
  end
  supply0 id_29 = 1'b0;
  localparam id_30 = -1;
  assign id_28[1] = 1 - id_4 ? -1 : id_2;
  assign id_9 = id_12;
  module_0 modCall_1 (
      id_29,
      id_27,
      id_27,
      id_30,
      id_27,
      id_30,
      id_30,
      id_28,
      id_27,
      id_28,
      id_30,
      id_29,
      id_27,
      id_30,
      id_29,
      id_30,
      id_27
  );
  localparam id_31 = -1;
  logic [id_4 : -1] id_32;
  wire id_33;
endmodule
