// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Mon Mar  1 14:39:10 2021
// Host        : 350D running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ WICSC_daq_data_select_top_1_0_stub.v
// Design      : WICSC_daq_data_select_top_1_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "data_select_top,Vivado 2020.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(in_data_16b_a1, in_data_16b_b1, 
  in_data_16b_c1, in_data_16b_d1, in_data_16b_e1, in_data_16b_f1, in_data_16b_g1, 
  in_data_16b_h1, in_data_16b_a2, in_data_16b_b2, in_data_16b_c2, in_data_16b_d2, 
  in_data_16b_e2, in_data_16b_f2, in_data_16b_g2, in_data_16b_h2, out_data_16b_a1, 
  out_data_16b_b1, out_data_16b_c1, out_data_16b_d1, out_data_16b_e1, out_data_16b_f1, 
  out_data_16b_g1, out_data_16b_h1, out_data_16b_a2, out_data_16b_b2, out_data_16b_c2, 
  out_data_16b_d2, out_data_16b_e2, out_data_16b_f2, out_data_16b_g2, out_data_16b_h2)
/* synthesis syn_black_box black_box_pad_pin="in_data_16b_a1[15:0],in_data_16b_b1[15:0],in_data_16b_c1[15:0],in_data_16b_d1[15:0],in_data_16b_e1[15:0],in_data_16b_f1[15:0],in_data_16b_g1[15:0],in_data_16b_h1[15:0],in_data_16b_a2[15:0],in_data_16b_b2[15:0],in_data_16b_c2[15:0],in_data_16b_d2[15:0],in_data_16b_e2[15:0],in_data_16b_f2[15:0],in_data_16b_g2[15:0],in_data_16b_h2[15:0],out_data_16b_a1[13:0],out_data_16b_b1[13:0],out_data_16b_c1[13:0],out_data_16b_d1[13:0],out_data_16b_e1[13:0],out_data_16b_f1[13:0],out_data_16b_g1[13:0],out_data_16b_h1[13:0],out_data_16b_a2[13:0],out_data_16b_b2[13:0],out_data_16b_c2[13:0],out_data_16b_d2[13:0],out_data_16b_e2[13:0],out_data_16b_f2[13:0],out_data_16b_g2[13:0],out_data_16b_h2[13:0]" */;
  input [15:0]in_data_16b_a1;
  input [15:0]in_data_16b_b1;
  input [15:0]in_data_16b_c1;
  input [15:0]in_data_16b_d1;
  input [15:0]in_data_16b_e1;
  input [15:0]in_data_16b_f1;
  input [15:0]in_data_16b_g1;
  input [15:0]in_data_16b_h1;
  input [15:0]in_data_16b_a2;
  input [15:0]in_data_16b_b2;
  input [15:0]in_data_16b_c2;
  input [15:0]in_data_16b_d2;
  input [15:0]in_data_16b_e2;
  input [15:0]in_data_16b_f2;
  input [15:0]in_data_16b_g2;
  input [15:0]in_data_16b_h2;
  output [13:0]out_data_16b_a1;
  output [13:0]out_data_16b_b1;
  output [13:0]out_data_16b_c1;
  output [13:0]out_data_16b_d1;
  output [13:0]out_data_16b_e1;
  output [13:0]out_data_16b_f1;
  output [13:0]out_data_16b_g1;
  output [13:0]out_data_16b_h1;
  output [13:0]out_data_16b_a2;
  output [13:0]out_data_16b_b2;
  output [13:0]out_data_16b_c2;
  output [13:0]out_data_16b_d2;
  output [13:0]out_data_16b_e2;
  output [13:0]out_data_16b_f2;
  output [13:0]out_data_16b_g2;
  output [13:0]out_data_16b_h2;
endmodule
