<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: mt48lc2m32b2</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_mt48lc2m32b2'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_mt48lc2m32b2')">mt48lc2m32b2</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.31</td>
<td class="s6 cl rt"><a href="mod8.html#Line" > 61.51</a></td>
<td class="s9 cl rt"><a href="mod8.html#Toggle" > 93.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/mnt/vol_NFS_alajuela/qtree_NFS_rh003/MP6134_3_2022_maestria/fporras/p3/mt48lc2m32b2.v')">/mnt/vol_NFS_alajuela/qtree_NFS_rh003/MP6134_3_2022_maestria/fporras/p3/mt48lc2m32b2.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod8.html#inst_tag_8"  onclick="showContent('inst_tag_8')">duv_top.u_sdram32</a></td>
<td class="s7 cl rt"> 77.31</td>
<td class="s6 cl rt"><a href="mod8.html#Line" > 61.51</a></td>
<td class="s9 cl rt"><a href="mod8.html#Toggle" > 93.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_mt48lc2m32b2'>
<hr>
<a name="inst_tag_8"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_8" >duv_top.u_sdram32</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.31</td>
<td class="s6 cl rt"><a href="mod8.html#Line" > 61.51</a></td>
<td class="s9 cl rt"><a href="mod8.html#Toggle" > 93.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.31</td>
<td class="s6 cl rt"> 61.51</td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod14.html#inst_tag_16" >duv_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td colspan=5>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_mt48lc2m32b2'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod8.html" >mt48lc2m32b2</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>504</td><td>310</td><td>61.51</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>162</td><td>43</td><td>43</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>180</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>190</td><td>425</td><td>237</td><td>55.76</td></tr>
<tr class="s8"><td class="lf">ROUTINE</td><td>1015</td><td>32</td><td>26</td><td>81.25</td></tr>
</table>
<pre class="code"><br clear=all>
161                         initial begin
162        1/1                  Dq_reg = {data_bits{1'bz}};
163        2/2                  Data_in_enable = 0; Data_out_enable = 0;
164        4/4                  Act_b0 = 1; Act_b1 = 1; Act_b2 = 1; Act_b3 = 1;
165        4/4                  Pc_b0 = 0; Pc_b1 = 0; Pc_b2 = 0; Pc_b3 = 0;
166        4/4                  WR_chkm[0] = 0; WR_chkm[1] = 0; WR_chkm[2] = 0; WR_chkm[3] = 0;
167        4/4                  RW_interrupt_read[0] = 0; RW_interrupt_read[1] = 0; RW_interrupt_read[2] = 0; RW_interrupt_read[3] = 0;
168        4/4                  RW_interrupt_write[0] = 0; RW_interrupt_write[1] = 0; RW_interrupt_write[2] = 0; RW_interrupt_write[3] = 0;
169        3/3                  MRD_chk = 0; RFC_chk = 0; RRD_chk = 0;
170        4/4                  RAS_chk0 = 0; RAS_chk1 = 0; RAS_chk2 = 0; RAS_chk3 = 0;
171        4/4                  RCD_chk0 = 0; RCD_chk1 = 0; RCD_chk2 = 0; RCD_chk3 = 0;
172        4/4                  RC_chk0 = 0; RC_chk1 = 0; RC_chk2 = 0; RC_chk3 = 0;
173        4/4                  RP_chk0 = 0; RP_chk1 = 0; RP_chk2 = 0; RP_chk3 = 0;
174        1/1                  $timeformat (-9, 1, &quot; ns&quot;, 12);
175                         end
176                     
177                         // System clock generator
178                         always begin
179                             @ (posedge Clk) begin
180        1/1                      Sys_clk = CkeZ;
181        1/1                      CkeZ = Cke;
182                             end
183        1/1                  @ (negedge Clk) begin
184        1/1                      Sys_clk = 1'b0;
185                             end
186                         end
187                     
188                         always @ (posedge Sys_clk) begin
189                             // Internal Commamd Pipelined
190        1/1                  Command[0] = Command[1];
191        1/1                  Command[1] = Command[2];
192        1/1                  Command[2] = Command[3];
193        1/1                  Command[3] = `NOP;
194                     
195        1/1                  Col_addr[0] = Col_addr[1];
196        1/1                  Col_addr[1] = Col_addr[2];
197        1/1                  Col_addr[2] = Col_addr[3];
198        1/1                  Col_addr[3] = {col_bits{1'b0}};
199                     
200        1/1                  Bank_addr[0] = Bank_addr[1];
201        1/1                  Bank_addr[1] = Bank_addr[2];
202        1/1                  Bank_addr[2] = Bank_addr[3];
203        1/1                  Bank_addr[3] = 2'b0;
204                     
205        1/1                  Bank_precharge[0] = Bank_precharge[1];
206        1/1                  Bank_precharge[1] = Bank_precharge[2];
207        1/1                  Bank_precharge[2] = Bank_precharge[3];
208        1/1                  Bank_precharge[3] = 2'b0;
209                     
210        1/1                  A10_precharge[0] = A10_precharge[1];
211        1/1                  A10_precharge[1] = A10_precharge[2];
212        1/1                  A10_precharge[2] = A10_precharge[3];
213        1/1                  A10_precharge[3] = 1'b0;
214                     
215                             // Dqm pipeline for Read
216        1/1                  Dqm_reg0 = Dqm_reg1;
217        1/1                  Dqm_reg1 = Dqm;
218                     
219                             // Read or Write with Auto Precharge Counter
220        1/1                  if (Auto_precharge[0] === 1'b1) begin
221        <font color = "red">0/1     ==>              Count_precharge[0] = Count_precharge[0] + 1;</font>
222                             end
                        MISSING_ELSE
223        1/1                  if (Auto_precharge[1] === 1'b1) begin
224        <font color = "red">0/1     ==>              Count_precharge[1] = Count_precharge[1] + 1;</font>
225                             end
                        MISSING_ELSE
226        1/1                  if (Auto_precharge[2] === 1'b1) begin
227        <font color = "red">0/1     ==>              Count_precharge[2] = Count_precharge[2] + 1;</font>
228                             end
                        MISSING_ELSE
229        1/1                  if (Auto_precharge[3] === 1'b1) begin
230        <font color = "red">0/1     ==>              Count_precharge[3] = Count_precharge[3] + 1;</font>
231                             end
                        MISSING_ELSE
232                     
233                             // Read or Write Interrupt Counter
234        1/1                  if (RW_interrupt_write[0] === 1'b1) begin
235        <font color = "red">0/1     ==>              RW_interrupt_counter[0] = RW_interrupt_counter[0] + 1;</font>
236                             end
                        MISSING_ELSE
237        1/1                  if (RW_interrupt_write[1] === 1'b1) begin
238        <font color = "red">0/1     ==>              RW_interrupt_counter[1] = RW_interrupt_counter[1] + 1;</font>
239                             end
                        MISSING_ELSE
240        1/1                  if (RW_interrupt_write[2] === 1'b1) begin
241        <font color = "red">0/1     ==>              RW_interrupt_counter[2] = RW_interrupt_counter[2] + 1;</font>
242                             end
                        MISSING_ELSE
243        1/1                  if (RW_interrupt_write[3] === 1'b1) begin
244        <font color = "red">0/1     ==>              RW_interrupt_counter[3] = RW_interrupt_counter[3] + 1;</font>
245                             end
                        MISSING_ELSE
246                     
247                             // tMRD Counter
248        1/1                  MRD_chk = MRD_chk + 1;
249                     
250                             // Auto Refresh
251        1/1                  if (Aref_enable === 1'b1) begin
252        1/1                      if (Debug) begin
253        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t AREF : Auto Refresh&quot;, $time);</font>
254                                 end
                        MISSING_ELSE
255                     
256                                 // Auto Refresh to Auto Refresh
257        1/1                      if ($time - RFC_chk &lt; tRFC) begin
258        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: tRFC violation during Auto Refresh&quot;, $time);</font>
259                                 end
                        MISSING_ELSE
260                     
261                                 // Precharge to Auto Refresh
262        1/1                      if (($time - RP_chk0 &lt; tRP) || ($time - RP_chk1 &lt; tRP) ||
263                                     ($time - RP_chk2 &lt; tRP) || ($time - RP_chk3 &lt; tRP)) begin
264        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: tRP violation during Auto Refresh&quot;, $time);</font>
265                                 end
                        MISSING_ELSE
266                     
267                                 // Precharge to Refresh
268        1/1                      if (Pc_b0 === 1'b0 || Pc_b1 === 1'b0 || Pc_b2 === 1'b0 || Pc_b3 === 1'b0) begin
269        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: All banks must be Precharge before Auto Refresh&quot;, $time);</font>
270                                 end
                        MISSING_ELSE
271                     
272                                 // Load Mode Register to Auto Refresh
273        1/1                      if (MRD_chk &lt; tMRD) begin
274        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: tMRD violation during Auto Refresh&quot;, $time);</font>
275                                 end
                        MISSING_ELSE
276                     
277                                 // Record Current tRFC time
278        1/1                      RFC_chk = $time;
279                             end
                        MISSING_ELSE
280                             
281                             // Load Mode Register
282        1/1                  if (Mode_reg_enable === 1'b1) begin
283                                 // Register Mode
284        1/1                      Mode_reg = Addr;
285                     
286                                 // Decode CAS Latency, Burst Length, Burst Type, and Write Burst Mode
287        1/1                      if (Debug) begin
288        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t LMR  : Load Mode Register&quot;, $time);</font>
289                                     // CAS Latency
290        <font color = "red">0/1     ==>                  case (Addr[6 : 4])</font>
291        <font color = "red">0/1     ==>                      3'b001  : $display (&quot;%m :                             CAS Latency      = 1&quot;);</font>
292        <font color = "red">0/1     ==>                      3'b010  : $display (&quot;%m :                             CAS Latency      = 2&quot;);</font>
293        <font color = "red">0/1     ==>                      3'b011  : $display (&quot;%m :                             CAS Latency      = 3&quot;);</font>
294        <font color = "red">0/1     ==>                      default : $display (&quot;%m :                             CAS Latency      = Reserved&quot;);</font>
295                                     endcase
296                     
297                                     // Burst Length
298        <font color = "red">0/1     ==>                  case (Addr[2 : 0])</font>
299        <font color = "red">0/1     ==>                      3'b000  : $display (&quot;%m :                             Burst Length     = 1&quot;);</font>
300        <font color = "red">0/1     ==>                      3'b001  : $display (&quot;%m :                             Burst Length     = 2&quot;);</font>
301        <font color = "red">0/1     ==>                      3'b010  : $display (&quot;%m :                             Burst Length     = 4&quot;);</font>
302        <font color = "red">0/1     ==>                      3'b011  : $display (&quot;%m :                             Burst Length     = 8&quot;);</font>
303        <font color = "red">0/1     ==>                      3'b111  : $display (&quot;%m :                             Burst Length     = Full&quot;);</font>
304        <font color = "red">0/1     ==>                      default : $display (&quot;%m :                             Burst Length     = Reserved&quot;);</font>
305                                     endcase
306                     
307                                     // Burst Type
308        <font color = "red">0/1     ==>                  if (Addr[3] === 1'b0) begin</font>
309        <font color = "red">0/1     ==>                      $display (&quot;%m :                             Burst Type       = Sequential&quot;);</font>
310        <font color = "red">0/1     ==>                  end else if (Addr[3] === 1'b1) begin</font>
311        <font color = "red">0/1     ==>                      $display (&quot;%m :                             Burst Type       = Interleaved&quot;);</font>
312                                     end else begin
313        <font color = "red">0/1     ==>                      $display (&quot;%m :                             Burst Type       = Reserved&quot;);</font>
314                                     end
315                     
316                                     // Write Burst Mode
317        <font color = "red">0/1     ==>                  if (Addr[9] === 1'b0) begin</font>
318        <font color = "red">0/1     ==>                      $display (&quot;%m :                             Write Burst Mode = Programmed Burst Length&quot;);</font>
319        <font color = "red">0/1     ==>                  end else if (Addr[9] === 1'b1) begin</font>
320        <font color = "red">0/1     ==>                      $display (&quot;%m :                             Write Burst Mode = Single Location Access&quot;);</font>
321                                     end else begin
322        <font color = "red">0/1     ==>                      $display (&quot;%m :                             Write Burst Mode = Reserved&quot;);</font>
323                                     end
324                                 end
                        MISSING_ELSE
325                     
326                                 // Precharge to Load Mode Register
327        1/1                      if (Pc_b0 === 1'b0 &amp;&amp; Pc_b1 === 1'b0 &amp;&amp; Pc_b2 === 1'b0 &amp;&amp; Pc_b3 === 1'b0) begin
328        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: all banks must be Precharge before Load Mode Register&quot;, $time);</font>
329                                 end
                        MISSING_ELSE
330                     
331                                 // Precharge to Load Mode Register
332        1/1                      if (($time - RP_chk0 &lt; tRP) || ($time - RP_chk1 &lt; tRP) ||
333                                     ($time - RP_chk2 &lt; tRP) || ($time - RP_chk3 &lt; tRP)) begin
334        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: tRP violation during Load Mode Register&quot;, $time);</font>
335                                 end
                        MISSING_ELSE
336                     
337                                 // Auto Refresh to Load Mode Register
338        1/1                      if ($time - RFC_chk &lt; tRFC) begin
339        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: tRFC violation during Load Mode Register&quot;, $time);</font>
340                                 end
                        MISSING_ELSE
341                     
342                                 // Load Mode Register to Load Mode Register
343        1/1                      if (MRD_chk &lt; tMRD) begin
344        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: tMRD violation during Load Mode Register&quot;, $time);</font>
345                                 end
                        MISSING_ELSE
346                     
347                                 // Reset MRD Counter
348        1/1                      MRD_chk = 0;
349                             end
                        MISSING_ELSE
350                             
351                             // Active Block (Latch Bank Address and Row Address)
352        1/1                  if (Active_enable === 1'b1) begin
353                                 // Activate an open bank can corrupt data
354        1/1                      if ((Ba === 2'b00 &amp;&amp; Act_b0 === 1'b1) || (Ba === 2'b01 &amp;&amp; Act_b1 === 1'b1) ||
355                                     (Ba === 2'b10 &amp;&amp; Act_b2 === 1'b1) || (Ba === 2'b11 &amp;&amp; Act_b3 === 1'b1)) begin
356        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: Bank already activated -- data can be corrupted&quot;, $time);</font>
357                                 end
                        MISSING_ELSE
358                     
359                                 // Activate Bank 0
360        1/1                      if (Ba === 2'b00 &amp;&amp; Pc_b0 === 1'b1) begin
361                                     // Debug Message
362        1/1                          if (Debug) begin
363        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ACT  : Bank = 0 Row = %d&quot;, $time, Addr);</font>
364                                     end
                        MISSING_ELSE
365                     
366                                     // ACTIVE to ACTIVE command period
367        1/1                          if ($time - RC_chk0 &lt; tRC) begin
368        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRC violation during Activate bank 0&quot;, $time);</font>
369                                     end
                        MISSING_ELSE
370                     
371                                     // Precharge to Activate Bank 0
372        1/1                          if ($time - RP_chk0 &lt; tRP) begin
373        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRP violation during Activate bank 0&quot;, $time);</font>
374                                     end
                        MISSING_ELSE
375                     
376                                     // Record variables
377        1/1                          Act_b0 = 1'b1;
378        1/1                          Pc_b0 = 1'b0;
379        1/1                          B0_row_addr = Addr [addr_bits - 1 : 0];
380        1/1                          RAS_chk0 = $time;
381        1/1                          RC_chk0 = $time;
382        1/1                          RCD_chk0 = $time;
383                                 end
                        MISSING_ELSE
384                     
385        1/1                      if (Ba == 2'b01 &amp;&amp; Pc_b1 == 1'b1) begin
386                                     // Debug Message
387        1/1                          if (Debug) begin
388        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ACT  : Bank = 1 Row = %d&quot;, $time, Addr);</font>
389                                     end
                        MISSING_ELSE
390                     
391                                     // ACTIVE to ACTIVE command period
392        1/1                          if ($time - RC_chk1 &lt; tRC) begin
393        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRC violation during Activate bank 1&quot;, $time);</font>
394                                     end
                        MISSING_ELSE
395                     
396                                     // Precharge to Activate Bank 1
397        1/1                          if ($time - RP_chk1 &lt; tRP) begin
398        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRP violation during Activate bank 1&quot;, $time);</font>
399                                     end
                        MISSING_ELSE
400                     
401                                     // Record variables
402        1/1                          Act_b1 = 1'b1;
403        1/1                          Pc_b1 = 1'b0;
404        1/1                          B1_row_addr = Addr [addr_bits - 1 : 0];
405        1/1                          RAS_chk1 = $time;
406        1/1                          RC_chk1 = $time;
407        1/1                          RCD_chk1 = $time;
408                                 end
                        MISSING_ELSE
409                     
410        1/1                      if (Ba == 2'b10 &amp;&amp; Pc_b2 == 1'b1) begin
411                                     // Debug Message
412        1/1                          if (Debug) begin
413        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ACT  : Bank = 2 Row = %d&quot;, $time, Addr);</font>
414                                     end
                        MISSING_ELSE
415                     
416                                     // ACTIVE to ACTIVE command period
417        1/1                          if ($time - RC_chk2 &lt; tRC) begin
418        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRC violation during Activate bank 2&quot;, $time);</font>
419                                     end
                        MISSING_ELSE
420                     
421                                     // Precharge to Activate Bank 2
422        1/1                          if ($time - RP_chk2 &lt; tRP) begin
423        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRP violation during Activate bank 2&quot;, $time);</font>
424                                     end
                        MISSING_ELSE
425                     
426                                     // Record variables
427        1/1                          Act_b2 = 1'b1;
428        1/1                          Pc_b2 = 1'b0;
429        1/1                          B2_row_addr = Addr [addr_bits - 1 : 0];
430        1/1                          RAS_chk2 = $time;
431        1/1                          RC_chk2 = $time;
432        1/1                          RCD_chk2 = $time;
433                                 end
                        MISSING_ELSE
434                     
435        1/1                      if (Ba == 2'b11 &amp;&amp; Pc_b3 == 1'b1) begin
436                                     // Debug Message
437        1/1                          if (Debug) begin
438        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ACT  : Bank = 3 Row = %d&quot;, $time, Addr);</font>
439                                     end
                        MISSING_ELSE
440                     
441                                     // ACTIVE to ACTIVE command period
442        1/1                          if ($time - RC_chk3 &lt; tRC) begin
443        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRC violation during Activate bank 3&quot;, $time);</font>
444                                     end
                        MISSING_ELSE
445                     
446                                     // Precharge to Activate Bank 3
447        1/1                          if ($time - RP_chk3 &lt; tRP) begin
448        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRP violation during Activate bank 3&quot;, $time);</font>
449                                     end
                        MISSING_ELSE
450                     
451                                     // Record variables
452        1/1                          Act_b3 = 1'b1;
453        1/1                          Pc_b3 = 1'b0;
454        1/1                          B3_row_addr = Addr [addr_bits - 1 : 0];
455        1/1                          RAS_chk3 = $time;
456        1/1                          RC_chk3 = $time;
457        1/1                          RCD_chk3 = $time;
458                                 end
                        MISSING_ELSE
459                     
460                                 // Active Bank A to Active Bank B
461        1/1                      if ((Prev_bank != Ba) &amp;&amp; ($time - RRD_chk &lt; tRRD)) begin
462        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: tRRD violation during Activate bank = %d&quot;, $time, Ba);</font>
463                                 end
                        MISSING_ELSE
464                     
465                                 // Auto Refresh to Activate
466        1/1                      if ($time - RFC_chk &lt; tRFC) begin
467        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: tRFC violation during Activate bank = %d&quot;, $time, Ba);</font>
468                                 end
                        MISSING_ELSE
469                     
470                                 // Load Mode Register to Active
471        1/1                      if (MRD_chk &lt; tMRD ) begin
472        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: tMRD violation during Activate bank = %d&quot;, $time, Ba);</font>
473                                 end
                        MISSING_ELSE
474                     
475                                 // Record variables for checking violation
476        1/1                      RRD_chk = $time;
477        1/1                      Prev_bank = Ba;
478                             end
                        MISSING_ELSE
479                             
480                             // Precharge Block
481        1/1                  if (Prech_enable == 1'b1) begin
482                                 // Load Mode Register to Precharge
483        1/1                      if ($time - MRD_chk &lt; tMRD) begin
484        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t ERROR: tMRD violaiton during Precharge&quot;, $time);</font>
485                                 end
                        MISSING_ELSE
486                     
487                                 // Precharge Bank 0
488        1/1                      if ((Addr[10] === 1'b1 || (Addr[10] === 1'b0 &amp;&amp; Ba === 2'b00)) &amp;&amp; Act_b0 === 1'b1) begin
489        1/1                          Act_b0 = 1'b0;
490        1/1                          Pc_b0 = 1'b1;
491        1/1                          RP_chk0 = $time;
492                     
493                                     // Activate to Precharge
494        1/1                          if ($time - RAS_chk0 &lt; tRAS) begin
495        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRAS violation during Precharge&quot;, $time);</font>
496                                     end
                        MISSING_ELSE
497                     
498                                     // tWR violation check for write
499        1/1                          if ($time - WR_chkm[0] &lt; tWRm) begin
500        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tWR violation during Precharge&quot;, $time);</font>
501                                     end
                        MISSING_ELSE
502                                 end
                        MISSING_ELSE
503                     
504                                 // Precharge Bank 1
505        1/1                      if ((Addr[10] === 1'b1 || (Addr[10] === 1'b0 &amp;&amp; Ba === 2'b01)) &amp;&amp; Act_b1 === 1'b1) begin
506        1/1                          Act_b1 = 1'b0;
507        1/1                          Pc_b1 = 1'b1;
508        1/1                          RP_chk1 = $time;
509                     
510                                     // Activate to Precharge
511        1/1                          if ($time - RAS_chk1 &lt; tRAS) begin
512        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRAS violation during Precharge&quot;, $time);</font>
513                                     end
                        MISSING_ELSE
514                     
515                                     // tWR violation check for write
516        1/1                          if ($time - WR_chkm[1] &lt; tWRm) begin
517        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tWR violation during Precharge&quot;, $time);</font>
518                                     end
                        MISSING_ELSE
519                                 end
                        MISSING_ELSE
520                     
521                                 // Precharge Bank 2
522        1/1                      if ((Addr[10] === 1'b1 || (Addr[10] === 1'b0 &amp;&amp; Ba === 2'b10)) &amp;&amp; Act_b2 === 1'b1) begin
523        1/1                          Act_b2 = 1'b0;
524        1/1                          Pc_b2 = 1'b1;
525        1/1                          RP_chk2 = $time;
526                     
527                                     // Activate to Precharge
528        1/1                          if ($time - RAS_chk2 &lt; tRAS) begin
529        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRAS violation during Precharge&quot;, $time);</font>
530                                     end
                        MISSING_ELSE
531                     
532                                     // tWR violation check for write
533        1/1                          if ($time - WR_chkm[2] &lt; tWRm) begin
534        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tWR violation during Precharge&quot;, $time);</font>
535                                     end
                        MISSING_ELSE
536                                 end
                        MISSING_ELSE
537                     
538                                 // Precharge Bank 3
539        1/1                      if ((Addr[10] === 1'b1 || (Addr[10] === 1'b0 &amp;&amp; Ba === 2'b11)) &amp;&amp; Act_b3 === 1'b1) begin
540        1/1                          Act_b3 = 1'b0;
541        1/1                          Pc_b3 = 1'b1;
542        1/1                          RP_chk3 = $time;
543                     
544                                     // Activate to Precharge
545        1/1                          if ($time - RAS_chk3 &lt; tRAS) begin
546        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tRAS violation during Precharge&quot;, $time);</font>
547                                     end
                        MISSING_ELSE
548                     
549                                     // tWR violation check for write
550        1/1                          if ($time - WR_chkm[3] &lt; tWRm) begin
551        <font color = "red">0/1     ==>                      $display (&quot;%m : at time %t ERROR: tWR violation during Precharge&quot;, $time);</font>
552                                     end
                        MISSING_ELSE
553                                 end
                        MISSING_ELSE
554                     
555                                 // Terminate a Write Immediately (if same bank or all banks)
556        1/1                      if (Data_in_enable === 1'b1 &amp;&amp; (Bank === Ba || Addr[10] === 1'b1)) begin
557        <font color = "red">0/1     ==>                  Data_in_enable = 1'b0;</font>
558                                 end
                        MISSING_ELSE
559                     
560                                 // Precharge Command Pipeline for Read
561        1/1                      if (Cas_latency_3 === 1'b1) begin
562        1/1                          Command[2] = `PRECH;
563        1/1                          Bank_precharge[2] = Ba;
564        1/1                          A10_precharge[2] = Addr[10];
565        1/1                      end else if (Cas_latency_2 === 1'b1) begin
566        1/1                          Command[1] = `PRECH;
567        1/1                          Bank_precharge[1] = Ba;
568        1/1                          A10_precharge[1] = Addr[10];
569        1/1                      end else if (Cas_latency_1 === 1'b1) begin
570        <font color = "red">0/1     ==>                  Command[0] = `PRECH;</font>
571        <font color = "red">0/1     ==>                  Bank_precharge[0] = Ba;</font>
572        <font color = "red">0/1     ==>                  A10_precharge[0] = Addr[10];</font>
573                                 end
                        MISSING_ELSE
574                             end
                        MISSING_ELSE
575                             
576                             // Burst terminate
577        1/1                  if (Burst_term === 1'b1) begin
578                                 // Terminate a Write Immediately
579        1/1                      if (Data_in_enable == 1'b1) begin
580        1/1                          Data_in_enable = 1'b0;
581                                 end
                        MISSING_ELSE
582                     
583                                 // Terminate a Read Depend on CAS Latency
584        1/1                      if (Cas_latency_3 === 1'b1) begin
585        1/1                          Command[2] = `BST;
586        1/1                      end else if (Cas_latency_2 == 1'b1) begin
587        1/1                          Command[1] = `BST;
588        <font color = "red">0/1     ==>              end else if (Cas_latency_1 == 1'b1) begin</font>
589        <font color = "red">0/1     ==>                  Command[0] = `BST;</font>
590                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
591                     
592                                 // Display debug message
593        1/1                      if (Debug) begin
594        <font color = "red">0/1     ==>                  $display (&quot;%m : at time %t BST  : Burst Terminate&quot;,$time);</font>
595                                 end
                        MISSING_ELSE
596                             end
                        MISSING_ELSE
597                             
598                             // Read, Write, Column Latch
599        1/1                  if (Read_enable === 1'b1) begin
600                                 // Check to see if bank is open (ACT)
601        1/1                      if ((Ba == 2'b00 &amp;&amp; Pc_b0 == 1'b1) || (Ba == 2'b01 &amp;&amp; Pc_b1 == 1'b1) ||
602                                     (Ba == 2'b10 &amp;&amp; Pc_b2 == 1'b1) || (Ba == 2'b11 &amp;&amp; Pc_b3 == 1'b1)) begin
603        <font color = "red">0/1     ==>                  $display(&quot;%m : at time %t ERROR: Bank is not Activated for Read&quot;, $time);</font>
604                                 end
                        MISSING_ELSE
605                     
606                                 // Activate to Read or Write
607        1/1                      if ((Ba == 2'b00) &amp;&amp; ($time - RCD_chk0 &lt; tRCD) ||
608                                     (Ba == 2'b01) &amp;&amp; ($time - RCD_chk1 &lt; tRCD) ||
609                                     (Ba == 2'b10) &amp;&amp; ($time - RCD_chk2 &lt; tRCD) ||
610                                     (Ba == 2'b11) &amp;&amp; ($time - RCD_chk3 &lt; tRCD)) begin
611        <font color = "red">0/1     ==>                  $display(&quot;%m : at time %t ERROR: tRCD violation during Read&quot;, $time);</font>
612                                 end
                        MISSING_ELSE
613                     
614                                 // CAS Latency pipeline
615        1/1                      if (Cas_latency_3 == 1'b1) begin
616        1/1                          Command[2] = `READ;
617        1/1                          Col_addr[2] = Addr;
618        1/1                          Bank_addr[2] = Ba;
619        1/1                      end else if (Cas_latency_2 == 1'b1) begin
620        1/1                          Command[1] = `READ;
621        1/1                          Col_addr[1] = Addr;
622        1/1                          Bank_addr[1] = Ba;
623        <font color = "red">0/1     ==>              end else if (Cas_latency_1 == 1'b1) begin</font>
624        <font color = "red">0/1     ==>                  Command[0] = `READ;</font>
625        <font color = "red">0/1     ==>                  Col_addr[0] = Addr;</font>
626        <font color = "red">0/1     ==>                  Bank_addr[0] = Ba;</font>
627                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
628                     
629                                 // Read interrupt Write (terminate Write immediately)
630        1/1                      if (Data_in_enable == 1'b1) begin
631        <font color = "red">0/1     ==>                  Data_in_enable = 1'b0;</font>
632                     
633                                     // Interrupting a Write with Autoprecharge
634        <font color = "red">0/1     ==>                  if (Auto_precharge[RW_interrupt_bank] == 1'b1 &amp;&amp; Write_precharge[RW_interrupt_bank] == 1'b1) begin</font>
635        <font color = "red">0/1     ==>                      RW_interrupt_write[RW_interrupt_bank] = 1'b1;</font>
636        <font color = "red">0/1     ==>                      RW_interrupt_counter[RW_interrupt_bank] = 0;</font>
637                     
638                                         // Display debug message
639        <font color = "red">0/1     ==>                      if (Debug) begin</font>
640        <font color = "red">0/1     ==>                          $display (&quot;%m : at time %t NOTE : Read interrupt Write with Autoprecharge&quot;, $time);</font>
641                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
642                                     end
                   <font color = "red">==>  MISSING_ELSE</font>
643                                 end
                        MISSING_ELSE
644                     
645                                 // Read with Auto Precharge
646        1/1                      if (Addr[10] == 1'b1) begin
647        <font color = "red">0/1     ==>                  Auto_precharge[Ba] = 1'b1;</font>
648        <font color = "red">0/1     ==>                  Count_precharge[Ba] = 0;</font>
649        <font color = "red">0/1     ==>                  RW_interrupt_bank = Ba;</font>
650        <font color = "red">0/1     ==>                  Read_precharge[Ba] = 1'b1;</font>
651                                 end
                        MISSING_ELSE
652                             end
                        MISSING_ELSE
653                     
654                             // Write Command
655        1/1                  if (Write_enable == 1'b1) begin
656                                 // Activate to Write
657        1/1                      if ((Ba == 2'b00 &amp;&amp; Pc_b0 == 1'b1) || (Ba == 2'b01 &amp;&amp; Pc_b1 == 1'b1) ||
658                                     (Ba == 2'b10 &amp;&amp; Pc_b2 == 1'b1) || (Ba == 2'b11 &amp;&amp; Pc_b3 == 1'b1)) begin
659        <font color = "red">0/1     ==>                  $display(&quot;%m : at time %t ERROR: Bank is not Activated for Write&quot;, $time);</font>
660                                 end
                        MISSING_ELSE
661                     
662                                 // Activate to Read or Write
663        1/1                      if ((Ba == 2'b00) &amp;&amp; ($time - RCD_chk0 &lt; tRCD) ||
664                                     (Ba == 2'b01) &amp;&amp; ($time - RCD_chk1 &lt; tRCD) ||
665                                     (Ba == 2'b10) &amp;&amp; ($time - RCD_chk2 &lt; tRCD) ||
666                                     (Ba == 2'b11) &amp;&amp; ($time - RCD_chk3 &lt; tRCD)) begin
667        <font color = "red">0/1     ==>                  $display(&quot;%m : at time %t ERROR: tRCD violation during Read&quot;, $time);</font>
668                                 end
                        MISSING_ELSE
669                     
670                                 // Latch Write command, Bank, and Column
671        1/1                      Command[0] = `WRITE;
672        1/1                      Col_addr[0] = Addr;
673        1/1                      Bank_addr[0] = Ba;
674                     
675                                 // Write interrupt Write (terminate Write immediately)
676        1/1                      if (Data_in_enable == 1'b1) begin
677        <font color = "red">0/1     ==>                  Data_in_enable = 1'b0;</font>
678                     
679                                     // Interrupting a Write with Autoprecharge
680        <font color = "red">0/1     ==>                  if (Auto_precharge[RW_interrupt_bank] == 1'b1 &amp;&amp; Write_precharge[RW_interrupt_bank] == 1'b1) begin</font>
681        <font color = "red">0/1     ==>                      RW_interrupt_write[RW_interrupt_bank] = 1'b1;</font>
682                     
683                                         // Display debug message
684        <font color = "red">0/1     ==>                      if (Debug) begin</font>
685        <font color = "red">0/1     ==>                          $display (&quot;%m : at time %t NOTE : Read Bank %d interrupt Write Bank %d with Autoprecharge&quot;, $time, Ba, RW_interrupt_bank);</font>
686                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
687                                     end
                   <font color = "red">==>  MISSING_ELSE</font>
688                                 end
                        MISSING_ELSE
689                     
690                                 // Write interrupt Read (terminate Read immediately)
691        1/1                      if (Data_out_enable == 1'b1) begin
692        <font color = "red">0/1     ==>                  Data_out_enable = 1'b0;</font>
693                                     
694                                     // Interrupting a Read with Autoprecharge
695        <font color = "red">0/1     ==>                  if (Auto_precharge[RW_interrupt_bank] == 1'b1 &amp;&amp; Read_precharge[RW_interrupt_bank] == 1'b1) begin</font>
696        <font color = "red">0/1     ==>                      RW_interrupt_read[RW_interrupt_bank] = 1'b1;</font>
697                     
698                                         // Display debug message
699        <font color = "red">0/1     ==>                      if (Debug) begin</font>
700        <font color = "red">0/1     ==>                          $display (&quot;%m : at time %t NOTE : Write Bank %d interrupt Read Bank %d with Autoprecharge&quot;, $time, Ba, RW_interrupt_bank);</font>
701                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
702                                     end
                   <font color = "red">==>  MISSING_ELSE</font>
703                                 end
                        MISSING_ELSE
704                     
705                                 // Write with Auto Precharge
706        1/1                      if (Addr[10] == 1'b1) begin
707        <font color = "red">0/1     ==>                  Auto_precharge[Ba] = 1'b1;</font>
708        <font color = "red">0/1     ==>                  Count_precharge[Ba] = 0;</font>
709        <font color = "red">0/1     ==>                  RW_interrupt_bank = Ba;</font>
710        <font color = "red">0/1     ==>                  Write_precharge[Ba] = 1'b1;</font>
711                                 end
                        MISSING_ELSE
712                             end
                        MISSING_ELSE
713                     
714                             /*
715                                 Write with Auto Precharge Calculation
716                                     The device start internal precharge when:
717                                         1.  Meet minimum tRAS requirement
718                                     and 2.  tWR cycle(s) after last valid data
719                                      or 3.  Interrupt by a Read or Write (with or without Auto Precharge)
720                     
721                                 Note: Model is starting the internal precharge 1 cycle after they meet all the
722                                       requirement but tRP will be compensate for the time after the 1 cycle.
723                             */
724        1/1                  if ((Auto_precharge[0] == 1'b1) &amp;&amp; (Write_precharge[0] == 1'b1)) begin
725        <font color = "red">0/1     ==>              if ((($time - RAS_chk0 &gt;= tRAS) &amp;&amp;                                                          // Case 1</font>
726                                    (((Burst_length_1 == 1'b1 || Write_burst_mode == 1'b1) &amp;&amp; Count_precharge [0] &gt;= 1) ||   // Case 2
727                                      (Burst_length_2 == 1'b1                              &amp;&amp; Count_precharge [0] &gt;= 2) ||
728                                      (Burst_length_4 == 1'b1                              &amp;&amp; Count_precharge [0] &gt;= 4) ||
729                                      (Burst_length_8 == 1'b1                              &amp;&amp; Count_precharge [0] &gt;= 8))) ||
730                                      (RW_interrupt_write[0] == 1'b1 &amp;&amp; RW_interrupt_counter[0] &gt;= 1)) begin                 // Case 3
731        <font color = "red">0/1     ==>                      Auto_precharge[0] = 1'b0;</font>
732        <font color = "red">0/1     ==>                      Write_precharge[0] = 1'b0;</font>
733        <font color = "red">0/1     ==>                      RW_interrupt_write[0] = 1'b0;</font>
734        <font color = "red">0/1     ==>                      Pc_b0 = 1'b1;</font>
735        <font color = "red">0/1     ==>                      Act_b0 = 1'b0;</font>
736        <font color = "red">0/1     ==>                      RP_chk0 = $time + tWRa;</font>
737        <font color = "red">0/1     ==>                      if (Debug) begin</font>
738        <font color = "red">0/1     ==>                          $display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0&quot;, $time);</font>
739                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
740                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
741                             end
                        MISSING_ELSE
742        1/1                  if ((Auto_precharge[1] == 1'b1) &amp;&amp; (Write_precharge[1] == 1'b1)) begin
743        <font color = "red">0/1     ==>              if ((($time - RAS_chk1 &gt;= tRAS) &amp;&amp;                                                          // Case 1</font>
744                                    (((Burst_length_1 == 1'b1 || Write_burst_mode == 1'b1) &amp;&amp; Count_precharge [1] &gt;= 1) ||   // Case 2
745                                      (Burst_length_2 == 1'b1                              &amp;&amp; Count_precharge [1] &gt;= 2) ||
746                                      (Burst_length_4 == 1'b1                              &amp;&amp; Count_precharge [1] &gt;= 4) ||
747                                      (Burst_length_8 == 1'b1                              &amp;&amp; Count_precharge [1] &gt;= 8))) ||
748                                      (RW_interrupt_write[1] == 1'b1 &amp;&amp; RW_interrupt_counter[1] &gt;= 1)) begin                 // Case 3
749        <font color = "red">0/1     ==>                      Auto_precharge[1] = 1'b0;</font>
750        <font color = "red">0/1     ==>                      Write_precharge[1] = 1'b0;</font>
751        <font color = "red">0/1     ==>                      RW_interrupt_write[1] = 1'b0;</font>
752        <font color = "red">0/1     ==>                      Pc_b1 = 1'b1;</font>
753        <font color = "red">0/1     ==>                      Act_b1 = 1'b0;</font>
754        <font color = "red">0/1     ==>                      RP_chk1 = $time + tWRa;</font>
755        <font color = "red">0/1     ==>                      if (Debug) begin</font>
756        <font color = "red">0/1     ==>                          $display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1&quot;, $time);</font>
757                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
758                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
759                             end
                        MISSING_ELSE
760        1/1                  if ((Auto_precharge[2] == 1'b1) &amp;&amp; (Write_precharge[2] == 1'b1)) begin
761        <font color = "red">0/1     ==>              if ((($time - RAS_chk2 &gt;= tRAS) &amp;&amp;                                                          // Case 1</font>
762                                    (((Burst_length_1 == 1'b1 || Write_burst_mode == 1'b1) &amp;&amp; Count_precharge [2] &gt;= 1) ||   // Case 2
763                                      (Burst_length_2 == 1'b1                              &amp;&amp; Count_precharge [2] &gt;= 2) ||
764                                      (Burst_length_4 == 1'b1                              &amp;&amp; Count_precharge [2] &gt;= 4) ||
765                                      (Burst_length_8 == 1'b1                              &amp;&amp; Count_precharge [2] &gt;= 8))) ||
766                                      (RW_interrupt_write[2] == 1'b1 &amp;&amp; RW_interrupt_counter[2] &gt;= 1)) begin                 // Case 3
767        <font color = "red">0/1     ==>                      Auto_precharge[2] = 1'b0;</font>
768        <font color = "red">0/1     ==>                      Write_precharge[2] = 1'b0;</font>
769        <font color = "red">0/1     ==>                      RW_interrupt_write[2] = 1'b0;</font>
770        <font color = "red">0/1     ==>                      Pc_b2 = 1'b1;</font>
771        <font color = "red">0/1     ==>                      Act_b2 = 1'b0;</font>
772        <font color = "red">0/1     ==>                      RP_chk2 = $time + tWRa;</font>
773        <font color = "red">0/1     ==>                      if (Debug) begin</font>
774        <font color = "red">0/1     ==>                          $display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2&quot;, $time);</font>
775                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
776                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
777                             end
                        MISSING_ELSE
778        1/1                  if ((Auto_precharge[3] == 1'b1) &amp;&amp; (Write_precharge[3] == 1'b1)) begin
779        <font color = "red">0/1     ==>              if ((($time - RAS_chk3 &gt;= tRAS) &amp;&amp;                                                          // Case 1</font>
780                                    (((Burst_length_1 == 1'b1 || Write_burst_mode == 1'b1) &amp;&amp; Count_precharge [3] &gt;= 1) ||   // Case 2
781                                      (Burst_length_2 == 1'b1                              &amp;&amp; Count_precharge [3] &gt;= 2) ||
782                                      (Burst_length_4 == 1'b1                              &amp;&amp; Count_precharge [3] &gt;= 4) ||
783                                      (Burst_length_8 == 1'b1                              &amp;&amp; Count_precharge [3] &gt;= 8))) ||
784                                      (RW_interrupt_write[3] == 1'b1 &amp;&amp; RW_interrupt_counter[3] &gt;= 1)) begin                 // Case 3
785        <font color = "red">0/1     ==>                      Auto_precharge[3] = 1'b0;</font>
786        <font color = "red">0/1     ==>                      Write_precharge[3] = 1'b0;</font>
787        <font color = "red">0/1     ==>                      RW_interrupt_write[3] = 1'b0;</font>
788        <font color = "red">0/1     ==>                      Pc_b3 = 1'b1;</font>
789        <font color = "red">0/1     ==>                      Act_b3 = 1'b0;</font>
790        <font color = "red">0/1     ==>                      RP_chk3 = $time + tWRa;</font>
791        <font color = "red">0/1     ==>                      if (Debug) begin</font>
792        <font color = "red">0/1     ==>                          $display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3&quot;, $time);</font>
793                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
794                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
795                             end
                        MISSING_ELSE
796                     
797                             //  Read with Auto Precharge Calculation
798                             //      The device start internal precharge:
799                             //          1.  Meet minimum tRAS requirement
800                             //      and 2.  CAS Latency - 1 cycles before last burst
801                             //       or 3.  Interrupt by a Read or Write (with or without AutoPrecharge)
802        1/1                  if ((Auto_precharge[0] == 1'b1) &amp;&amp; (Read_precharge[0] == 1'b1)) begin
803        <font color = "red">0/1     ==>              if ((($time - RAS_chk0 &gt;= tRAS) &amp;&amp;                                                      // Case 1</font>
804                                     ((Burst_length_1 == 1'b1 &amp;&amp; Count_precharge[0] &gt;= 1) ||                             // Case 2
805                                      (Burst_length_2 == 1'b1 &amp;&amp; Count_precharge[0] &gt;= 2) ||
806                                      (Burst_length_4 == 1'b1 &amp;&amp; Count_precharge[0] &gt;= 4) ||
807                                      (Burst_length_8 == 1'b1 &amp;&amp; Count_precharge[0] &gt;= 8))) ||
808                                      (RW_interrupt_read[0] == 1'b1)) begin                                              // Case 3
809        <font color = "red">0/1     ==>                      Pc_b0 = 1'b1;</font>
810        <font color = "red">0/1     ==>                      Act_b0 = 1'b0;</font>
811        <font color = "red">0/1     ==>                      RP_chk0 = $time;</font>
812        <font color = "red">0/1     ==>                      Auto_precharge[0] = 1'b0;</font>
813        <font color = "red">0/1     ==>                      Read_precharge[0] = 1'b0;</font>
814        <font color = "red">0/1     ==>                      RW_interrupt_read[0] = 1'b0;</font>
815        <font color = "red">0/1     ==>                      if (Debug) begin</font>
816        <font color = "red">0/1     ==>                          $display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0&quot;, $time);</font>
817                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
818                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
819                             end
                        MISSING_ELSE
820        1/1                  if ((Auto_precharge[1] == 1'b1) &amp;&amp; (Read_precharge[1] == 1'b1)) begin
821        <font color = "red">0/1     ==>              if ((($time - RAS_chk1 &gt;= tRAS) &amp;&amp;</font>
822                                     ((Burst_length_1 == 1'b1 &amp;&amp; Count_precharge[1] &gt;= 1) || 
823                                      (Burst_length_2 == 1'b1 &amp;&amp; Count_precharge[1] &gt;= 2) ||
824                                      (Burst_length_4 == 1'b1 &amp;&amp; Count_precharge[1] &gt;= 4) ||
825                                      (Burst_length_8 == 1'b1 &amp;&amp; Count_precharge[1] &gt;= 8))) ||
826                                      (RW_interrupt_read[1] == 1'b1)) begin
827        <font color = "red">0/1     ==>                      Pc_b1 = 1'b1;</font>
828        <font color = "red">0/1     ==>                      Act_b1 = 1'b0;</font>
829        <font color = "red">0/1     ==>                      RP_chk1 = $time;</font>
830        <font color = "red">0/1     ==>                      Auto_precharge[1] = 1'b0;</font>
831        <font color = "red">0/1     ==>                      Read_precharge[1] = 1'b0;</font>
832        <font color = "red">0/1     ==>                      RW_interrupt_read[1] = 1'b0;</font>
833        <font color = "red">0/1     ==>                      if (Debug) begin</font>
834        <font color = "red">0/1     ==>                          $display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1&quot;, $time);</font>
835                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
836                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
837                             end
                        MISSING_ELSE
838        1/1                  if ((Auto_precharge[2] == 1'b1) &amp;&amp; (Read_precharge[2] == 1'b1)) begin
839        <font color = "red">0/1     ==>              if ((($time - RAS_chk2 &gt;= tRAS) &amp;&amp;</font>
840                                     ((Burst_length_1 == 1'b1 &amp;&amp; Count_precharge[2] &gt;= 1) || 
841                                      (Burst_length_2 == 1'b1 &amp;&amp; Count_precharge[2] &gt;= 2) ||
842                                      (Burst_length_4 == 1'b1 &amp;&amp; Count_precharge[2] &gt;= 4) ||
843                                      (Burst_length_8 == 1'b1 &amp;&amp; Count_precharge[2] &gt;= 8))) ||
844                                      (RW_interrupt_read[2] == 1'b1)) begin
845        <font color = "red">0/1     ==>                      Pc_b2 = 1'b1;</font>
846        <font color = "red">0/1     ==>                      Act_b2 = 1'b0;</font>
847        <font color = "red">0/1     ==>                      RP_chk2 = $time;</font>
848        <font color = "red">0/1     ==>                      Auto_precharge[2] = 1'b0;</font>
849        <font color = "red">0/1     ==>                      Read_precharge[2] = 1'b0;</font>
850        <font color = "red">0/1     ==>                      RW_interrupt_read[2] = 1'b0;</font>
851        <font color = "red">0/1     ==>                      if (Debug) begin</font>
852        <font color = "red">0/1     ==>                          $display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2&quot;, $time);</font>
853                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
854                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
855                             end
                        MISSING_ELSE
856        1/1                  if ((Auto_precharge[3] == 1'b1) &amp;&amp; (Read_precharge[3] == 1'b1)) begin
857        <font color = "red">0/1     ==>              if ((($time - RAS_chk3 &gt;= tRAS) &amp;&amp;</font>
858                                     ((Burst_length_1 == 1'b1 &amp;&amp; Count_precharge[3] &gt;= 1) || 
859                                      (Burst_length_2 == 1'b1 &amp;&amp; Count_precharge[3] &gt;= 2) ||
860                                      (Burst_length_4 == 1'b1 &amp;&amp; Count_precharge[3] &gt;= 4) ||
861                                      (Burst_length_8 == 1'b1 &amp;&amp; Count_precharge[3] &gt;= 8))) ||
862                                      (RW_interrupt_read[3] == 1'b1)) begin
863        <font color = "red">0/1     ==>                      Pc_b3 = 1'b1;</font>
864        <font color = "red">0/1     ==>                      Act_b3 = 1'b0;</font>
865        <font color = "red">0/1     ==>                      RP_chk3 = $time;</font>
866        <font color = "red">0/1     ==>                      Auto_precharge[3] = 1'b0;</font>
867        <font color = "red">0/1     ==>                      Read_precharge[3] = 1'b0;</font>
868        <font color = "red">0/1     ==>                      RW_interrupt_read[3] = 1'b0;</font>
869        <font color = "red">0/1     ==>                      if (Debug) begin</font>
870        <font color = "red">0/1     ==>                          $display(&quot;%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3&quot;, $time);</font>
871                                         end
                   <font color = "red">==>  MISSING_ELSE</font>
872                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
873                             end
                        MISSING_ELSE
874                     
875                             // Internal Precharge or Bst
876        1/1                  if (Command[0] == `PRECH) begin                         // Precharge terminate a read with same bank or all banks
877        1/1                      if (Bank_precharge[0] == Bank || A10_precharge[0] == 1'b1) begin
878        1/1                          if (Data_out_enable == 1'b1) begin
879        <font color = "red">0/1     ==>                      Data_out_enable = 1'b0;</font>
880                                     end
                        MISSING_ELSE
881                                 end
                        MISSING_ELSE
882        1/1                  end else if (Command[0] == `BST) begin                  // BST terminate a read to current bank
883        1/1                      if (Data_out_enable == 1'b1) begin
884        1/1                          Data_out_enable = 1'b0;
885                                 end
                        MISSING_ELSE
886                             end
                        MISSING_ELSE
887                     
888        1/1                  if (Data_out_enable == 1'b0) begin
889        1/1                      Dq_reg &lt;= #tOH {data_bits{1'bz}};
890                             end
                   <font color = "red">==>  MISSING_ELSE</font>
891                     
892                             // Detect Read or Write command
893        1/1                  if (Command[0] == `READ) begin
894        1/1                      Bank = Bank_addr[0];
895        1/1                      Col = Col_addr[0];
896        1/1                      Col_brst = Col_addr[0];
897        1/1                      case (Bank_addr[0])
898        1/1                          2'b00 : Row = B0_row_addr;
899        1/1                          2'b01 : Row = B1_row_addr;
900        1/1                          2'b10 : Row = B2_row_addr;
901        1/1                          2'b11 : Row = B3_row_addr;
                   <font color = "red">==>  MISSING_DEFAULT</font>
902                                 endcase
903        1/1                      Burst_counter = 0;
904        1/1                      Data_in_enable = 1'b0;
905        1/1                      Data_out_enable = 1'b1;
906        1/1                  end else if (Command[0] == `WRITE) begin
907        1/1                      Bank = Bank_addr[0];
908        1/1                      Col = Col_addr[0];
909        1/1                      Col_brst = Col_addr[0];
910        1/1                      case (Bank_addr[0])
911        1/1                          2'b00 : Row = B0_row_addr;
912        1/1                          2'b01 : Row = B1_row_addr;
913        1/1                          2'b10 : Row = B2_row_addr;
914        1/1                          2'b11 : Row = B3_row_addr;
                   <font color = "red">==>  MISSING_DEFAULT</font>
915                                 endcase
916        1/1                      Burst_counter = 0;
917        1/1                      Data_in_enable = 1'b1;
918        1/1                      Data_out_enable = 1'b0;
919                             end
                        MISSING_ELSE
920                     
921                             // DQ buffer (Driver/Receiver)
922        1/1                  if (Data_in_enable == 1'b1) begin                                   // Writing Data to Memory
923                                 // Array buffer
924        1/1                      case (Bank)
925        1/1                          2'b00 : Dq_dqm = Bank0 [{Row, Col}];
926        1/1                          2'b01 : Dq_dqm = Bank1 [{Row, Col}];
927        1/1                          2'b10 : Dq_dqm = Bank2 [{Row, Col}];
928        1/1                          2'b11 : Dq_dqm = Bank3 [{Row, Col}];
                   <font color = "red">==>  MISSING_DEFAULT</font>
929                                 endcase
930                     
931                                 // Dqm operation
932        1/1                      if (Dqm[0] == 1'b0) begin
933        1/1                          Dq_dqm [ 7 :  0] = Dq [ 7 :  0];
934                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
935        1/1                      if (Dqm[1] == 1'b0) begin
936        1/1                          Dq_dqm [15 :  8] = Dq [15 :  8];
937                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
938        1/1                      if (Dqm[2] == 1'b0) begin
939        1/1                          Dq_dqm [23 : 16] = Dq [23 : 16];
940                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
941        1/1                      if (Dqm[3] == 1'b0) begin
942        1/1                          Dq_dqm [31 : 24] = Dq [31 : 24];
943                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
944                     
945                                 // Write to memory
946        1/1                      case (Bank)
947        1/1                          2'b00 : Bank0 [{Row, Col}] = Dq_dqm;
948        1/1                          2'b01 : Bank1 [{Row, Col}] = Dq_dqm;
949        1/1                          2'b10 : Bank2 [{Row, Col}] = Dq_dqm;
950        1/1                          2'b11 : Bank3 [{Row, Col}] = Dq_dqm;
                   <font color = "red">==>  MISSING_DEFAULT</font>
951                                 endcase
952                     
953                                 // Display debug message
954        1/1                      if (Dqm !== 4'b1111) begin
955                                     // Record tWR for manual precharge
956        1/1                          WR_chkm [Bank] = $time;
957                     
958        1/1                          if (Debug) begin
959        <font color = "red">0/1     ==>                      $display(&quot;%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = %h&quot;, $time, Bank, Row, Col, Dq_dqm);</font>
960                                     end
                        MISSING_ELSE
961                                 end else begin
962        <font color = "red">0/1     ==>                  if (Debug) begin</font>
963        <font color = "red">0/1     ==>                      $display(&quot;%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM&quot;, $time, Bank, Row, Col);</font>
964                                     end
                   <font color = "red">==>  MISSING_ELSE</font>
965                                 end
966                     
967                                 // Advance burst counter subroutine
968        2/2                      #tHZ Burst_decode;
969                     
970        1/1                  end else if (Data_out_enable == 1'b1) begin                         // Reading Data from Memory
971                                 // Array buffer
972        1/1                      case (Bank)
973        1/1                          2'b00 : Dq_dqm = Bank0[{Row, Col}];
974        1/1                          2'b01 : Dq_dqm = Bank1[{Row, Col}];
975        1/1                          2'b10 : Dq_dqm = Bank2[{Row, Col}];
976        1/1                          2'b11 : Dq_dqm = Bank3[{Row, Col}];
                   <font color = "red">==>  MISSING_DEFAULT</font>
977                                 endcase
978                     
979                                 // Dqm operation
980        1/1                      if (Dqm_reg0 [0] == 1'b1) begin
981        <font color = "red">0/1     ==>                  Dq_dqm [ 7 :  0] = 8'bz;</font>
982                                 end
                        MISSING_ELSE
983        1/1                      if (Dqm_reg0 [1] == 1'b1) begin
984        <font color = "red">0/1     ==>                  Dq_dqm [15 :  8] = 8'bz;</font>
985                                 end
                        MISSING_ELSE
986        1/1                      if (Dqm_reg0 [2] == 1'b1) begin
987        <font color = "red">0/1     ==>                  Dq_dqm [23 : 16] = 8'bz;</font>
988                                 end
                        MISSING_ELSE
989        1/1                      if (Dqm_reg0 [3] == 1'b1) begin
990        <font color = "red">0/1     ==>                  Dq_dqm [31 : 24] = 8'bz;</font>
991                                 end
                        MISSING_ELSE
992                     
993                                 // Display debug message
994        1/1                      if (Dqm_reg0 !== 4'b1111) begin
995        1/1                          Dq_reg = #tAC Dq_dqm;
996        1/1                          if (Debug) begin
997        <font color = "red">0/1     ==>                      $display(&quot;%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = %h&quot;, $time, Bank, Row, Col, Dq_reg);</font>
998                                     end
                        MISSING_ELSE
999                                 end else begin
1000       <font color = "red">0/1     ==>                  Dq_reg = #tHZ {data_bits{1'bz}};</font>
1001       <font color = "red">0/1     ==>                  if (Debug) begin</font>
1002       <font color = "red">0/1     ==>                      $display(&quot;%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM&quot;, $time, Bank, Row, Col);</font>
1003                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1004                                end
1005                    
1006                                // Advance burst counter subroutine
1007       1/1                      Burst_decode;
1008                            end
                        MISSING_ELSE
1009                        end
1010                    
1011                        // Burst counter decode
1012                        task Burst_decode;
1013                            begin
1014                                // Advance Burst Counter
1015       1/1                      Burst_counter = Burst_counter + 1;
1016                    
1017                                // Burst Type
1018       1/1                      if (Mode_reg[3] == 1'b0) begin                                  // Sequential Burst
1019       1/1                          Col_temp = Col + 1;
1020       1/1                      end else if (Mode_reg[3] == 1'b1) begin                         // Interleaved Burst
1021       1/1                          Col_temp[2] =  Burst_counter[2] ^  Col_brst[2];
1022       1/1                          Col_temp[1] =  Burst_counter[1] ^  Col_brst[1];
1023       1/1                          Col_temp[0] =  Burst_counter[0] ^  Col_brst[0];
1024                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1025                    
1026                                // Burst Length
1027       1/1                      if (Burst_length_2) begin                                       // Burst Length = 2
1028       1/1                          Col [0] = Col_temp [0];
1029       1/1                      end else if (Burst_length_4) begin                              // Burst Length = 4
1030       1/1                          Col [1 : 0] = Col_temp [1 : 0];
1031       1/1                      end else if (Burst_length_8) begin                              // Burst Length = 8
1032       1/1                          Col [2 : 0] = Col_temp [2 : 0];
1033                                end else begin                                                  // Burst Length = FULL
1034       1/1                          Col = Col_temp;
1035                                end
1036                    
1037                                // Burst Read Single Write            
1038       1/1                      if (Write_burst_mode == 1'b1) begin
1039       1/1                          Data_in_enable = 1'b0;
1040                                end
                        MISSING_ELSE
1041                    
1042                                // Data Counter
1043       1/1                      if (Burst_length_1 == 1'b1) begin
1044       1/1                          if (Burst_counter &gt;= 1) begin
1045       1/1                              Data_in_enable = 1'b0;
1046       1/1                              Data_out_enable = 1'b0;
1047                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1048       1/1                      end else if (Burst_length_2 == 1'b1) begin
1049       1/1                          if (Burst_counter &gt;= 2) begin
1050       <font color = "red">0/1     ==>                      Data_in_enable = 1'b0;</font>
1051       <font color = "red">0/1     ==>                      Data_out_enable = 1'b0;</font>
1052                                    end
                        MISSING_ELSE
1053       1/1                      end else if (Burst_length_4 == 1'b1) begin
1054       1/1                          if (Burst_counter &gt;= 4) begin
1055       <font color = "red">0/1     ==>                      Data_in_enable = 1'b0;</font>
1056       <font color = "red">0/1     ==>                      Data_out_enable = 1'b0;</font>
1057                                    end
                        MISSING_ELSE
1058       1/1                      end else if (Burst_length_8 == 1'b1) begin
1059       1/1                          if (Burst_counter &gt;= 8) begin
1060       <font color = "red">0/1     ==>                      Data_in_enable = 1'b0;</font>
1061       <font color = "red">0/1     ==>                      Data_out_enable = 1'b0;</font>
1062                                    end
                        MISSING_ELSE
1063                                end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod8.html" >mt48lc2m32b2</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">57</td>
<td class="rt">51</td>
<td class="rt">89.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">486</td>
<td class="rt">93.10 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">243</td>
<td class="rt">93.10 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">243</td>
<td class="rt">93.10 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">110</td>
<td class="rt">110</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">55</td>
<td class="rt">55</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">55</td>
<td class="rt">55</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">47</td>
<td class="rt">41</td>
<td class="rt">87.23 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">412</td>
<td class="rt">376</td>
<td class="rt">91.26 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">206</td>
<td class="rt">188</td>
<td class="rt">91.26 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">206</td>
<td class="rt">188</td>
<td class="rt">91.26 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Dq[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INOUT</td>
</tr><tr>
<td>Addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ba[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Cke</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Cs_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ras_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Cas_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>We_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Dqm[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Dqm_reg0[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dqm_reg1[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>B0_row_addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>B1_row_addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>B2_row_addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>B3_row_addr[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Mode_reg[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Mode_reg[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Mode_reg[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Mode_reg[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Mode_reg[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Mode_reg[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dq_reg[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Dq_dqm[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Col_temp[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_counter[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_counter[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Act_b0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Act_b1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Act_b2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Act_b3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pc_b0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pc_b1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pc_b2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pc_b3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RW_interrupt_bank[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data_in_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Data_out_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Bank[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Prev_bank[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Row[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Col[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Col_brst[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CkeZ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Sys_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Active_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Aref_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_term</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Mode_reg_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Prech_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Read_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Write_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_length_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_length_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_length_4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_length_8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_length_f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cas_latency_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cas_latency_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cas_latency_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Write_burst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dq_chk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_8">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_mt48lc2m32b2">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
