// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "05/22/2020 19:03:23"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU_Design (
	FETCH,
	Clock,
	EXEC1,
	EXEC2,
	pc_enale,
	PC_sload,
	wren,
	ACC_output,
	IRQ,
	memaddress,
	PC_out,
	Ram_out);
output 	FETCH;
input 	Clock;
output 	EXEC1;
output 	EXEC2;
output 	pc_enale;
output 	PC_sload;
output 	wren;
output 	[15:0] ACC_output;
output 	[15:0] IRQ;
output 	[11:0] memaddress;
output 	[11:0] PC_out;
output 	[15:0] Ram_out;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \FETCH~output_o ;
wire \EXEC1~output_o ;
wire \EXEC2~output_o ;
wire \pc_enale~output_o ;
wire \PC_sload~output_o ;
wire \wren~output_o ;
wire \ACC_output[15]~output_o ;
wire \ACC_output[14]~output_o ;
wire \ACC_output[13]~output_o ;
wire \ACC_output[12]~output_o ;
wire \ACC_output[11]~output_o ;
wire \ACC_output[10]~output_o ;
wire \ACC_output[9]~output_o ;
wire \ACC_output[8]~output_o ;
wire \ACC_output[7]~output_o ;
wire \ACC_output[6]~output_o ;
wire \ACC_output[5]~output_o ;
wire \ACC_output[4]~output_o ;
wire \ACC_output[3]~output_o ;
wire \ACC_output[2]~output_o ;
wire \ACC_output[1]~output_o ;
wire \ACC_output[0]~output_o ;
wire \IRQ[15]~output_o ;
wire \IRQ[14]~output_o ;
wire \IRQ[13]~output_o ;
wire \IRQ[12]~output_o ;
wire \IRQ[11]~output_o ;
wire \IRQ[10]~output_o ;
wire \IRQ[9]~output_o ;
wire \IRQ[8]~output_o ;
wire \IRQ[7]~output_o ;
wire \IRQ[6]~output_o ;
wire \IRQ[5]~output_o ;
wire \IRQ[4]~output_o ;
wire \IRQ[3]~output_o ;
wire \IRQ[2]~output_o ;
wire \IRQ[1]~output_o ;
wire \IRQ[0]~output_o ;
wire \memaddress[11]~output_o ;
wire \memaddress[10]~output_o ;
wire \memaddress[9]~output_o ;
wire \memaddress[8]~output_o ;
wire \memaddress[7]~output_o ;
wire \memaddress[6]~output_o ;
wire \memaddress[5]~output_o ;
wire \memaddress[4]~output_o ;
wire \memaddress[3]~output_o ;
wire \memaddress[2]~output_o ;
wire \memaddress[1]~output_o ;
wire \memaddress[0]~output_o ;
wire \PC_out[11]~output_o ;
wire \PC_out[10]~output_o ;
wire \PC_out[9]~output_o ;
wire \PC_out[8]~output_o ;
wire \PC_out[7]~output_o ;
wire \PC_out[6]~output_o ;
wire \PC_out[5]~output_o ;
wire \PC_out[4]~output_o ;
wire \PC_out[3]~output_o ;
wire \PC_out[2]~output_o ;
wire \PC_out[1]~output_o ;
wire \PC_out[0]~output_o ;
wire \Ram_out[15]~output_o ;
wire \Ram_out[14]~output_o ;
wire \Ram_out[13]~output_o ;
wire \Ram_out[12]~output_o ;
wire \Ram_out[11]~output_o ;
wire \Ram_out[10]~output_o ;
wire \Ram_out[9]~output_o ;
wire \Ram_out[8]~output_o ;
wire \Ram_out[7]~output_o ;
wire \Ram_out[6]~output_o ;
wire \Ram_out[5]~output_o ;
wire \Ram_out[4]~output_o ;
wire \Ram_out[3]~output_o ;
wire \Ram_out[2]~output_o ;
wire \Ram_out[1]~output_o ;
wire \Ram_out[0]~output_o ;
wire \Clock~input_o ;
wire \inst|inst~0_combout ;
wire \inst|inst~q ;
wire \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \inst7|sel3~0_combout ;
wire \inst7|add_sub~0_combout ;
wire \PC|auto_generated|counter_comb_bita0~sumout ;
wire \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \inst7|cnt_en~0_combout ;
wire \inst1|EQ~0_combout ;
wire \inst1|EQ~1_combout ;
wire \inst1|EQ~2_combout ;
wire \inst7|PC_sload~0_combout ;
wire \inst7|PC_sload~1_combout ;
wire \inst7|PC_sload~2_combout ;
wire \inst7|cnt_en~1_combout ;
wire \PC|auto_generated|_~0_combout ;
wire \PC|auto_generated|counter_comb_bita0~COUT ;
wire \PC|auto_generated|counter_comb_bita1~sumout ;
wire \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita1~COUT ;
wire \PC|auto_generated|counter_comb_bita2~sumout ;
wire \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita2~COUT ;
wire \PC|auto_generated|counter_comb_bita3~sumout ;
wire \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita3~COUT ;
wire \PC|auto_generated|counter_comb_bita4~sumout ;
wire \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita4~COUT ;
wire \PC|auto_generated|counter_comb_bita5~sumout ;
wire \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita5~COUT ;
wire \PC|auto_generated|counter_comb_bita6~sumout ;
wire \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita6~COUT ;
wire \PC|auto_generated|counter_comb_bita7~sumout ;
wire \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita7~COUT ;
wire \PC|auto_generated|counter_comb_bita8~sumout ;
wire \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita8~COUT ;
wire \PC|auto_generated|counter_comb_bita9~sumout ;
wire \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita9~COUT ;
wire \PC|auto_generated|counter_comb_bita10~sumout ;
wire \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \PC|auto_generated|counter_comb_bita10~COUT ;
wire \PC|auto_generated|counter_comb_bita11~sumout ;
wire \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \ALU|auto_generated|add_sub_cella[0]~2_cout ;
wire \ALU|auto_generated|add_sub_cella[0]~COUT ;
wire \ALU|auto_generated|add_sub_cella[1]~COUT ;
wire \ALU|auto_generated|add_sub_cella[2]~COUT ;
wire \ALU|auto_generated|add_sub_cella[3]~COUT ;
wire \ALU|auto_generated|add_sub_cella[4]~COUT ;
wire \ALU|auto_generated|add_sub_cella[5]~COUT ;
wire \ALU|auto_generated|add_sub_cella[6]~COUT ;
wire \ALU|auto_generated|add_sub_cella[7]~COUT ;
wire \ALU|auto_generated|add_sub_cella[8]~COUT ;
wire \ALU|auto_generated|add_sub_cella[9]~COUT ;
wire \acc|_~9_combout ;
wire \inst7|acc_en~1_combout ;
wire \inst7|acc_en~combout ;
wire \acc|_~10_combout ;
wire \acc|_~11_combout ;
wire \acc|_~12_combout ;
wire \acc|_~13_combout ;
wire \acc|_~14_combout ;
wire \acc|_~15_combout ;
wire \acc|_~1_combout ;
wire \acc|_~2_combout ;
wire \acc|_~3_combout ;
wire \acc|_~4_combout ;
wire \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \ALU|auto_generated|add_sub_cella[10]~COUT ;
wire \acc|_~8_combout ;
wire \ALU|auto_generated|add_sub_cella[11]~COUT ;
wire \acc|_~7_combout ;
wire \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \inst7|acc_en~0_combout ;
wire \inst7|acc_sload~0_combout ;
wire \ALU|auto_generated|add_sub_cella[12]~COUT ;
wire \ALU|auto_generated|add_sub_cella[13]~COUT ;
wire \acc|_~5_combout ;
wire \acc|_~6_combout ;
wire \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \inst7|sel3~1_combout ;
wire \ALU|auto_generated|add_sub_cella[14]~COUT ;
wire \acc|_~0_combout ;
wire \inst7|WRen~0_combout ;
wire \statemachine|NS[1]~0_combout ;
wire \inst|inst1~q ;
wire \statemachine|FETCH~0_combout ;
wire \inst7|cnt_en~2_combout ;
wire [15:0] \RAM|altsyncram_component|auto_generated|q_a ;
wire [15:0] \IR1|dffs ;
wire [11:0] \PC|auto_generated|counter_reg_bit ;
wire [15:0] \ALU|auto_generated|result ;
wire [15:0] \acc|dffs ;

wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \RAM|altsyncram_component|auto_generated|q_a [14] = \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [15] = \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [12] = \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [13] = \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [11] = \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [10] = \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [9] = \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [8] = \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [7] = \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [6] = \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [5] = \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [4] = \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [3] = \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [2] = \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [1] = \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|q_a [0] = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cyclonev_io_obuf \FETCH~output (
	.i(!\statemachine|FETCH~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FETCH~output_o ),
	.obar());
// synopsys translate_off
defparam \FETCH~output .bus_hold = "false";
defparam \FETCH~output .open_drain_output = "false";
defparam \FETCH~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \EXEC1~output (
	.i(\inst|inst~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EXEC1~output_o ),
	.obar());
// synopsys translate_off
defparam \EXEC1~output .bus_hold = "false";
defparam \EXEC1~output .open_drain_output = "false";
defparam \EXEC1~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \EXEC2~output (
	.i(\inst|inst1~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EXEC2~output_o ),
	.obar());
// synopsys translate_off
defparam \EXEC2~output .bus_hold = "false";
defparam \EXEC2~output .open_drain_output = "false";
defparam \EXEC2~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pc_enale~output (
	.i(\inst7|cnt_en~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_enale~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_enale~output .bus_hold = "false";
defparam \pc_enale~output .open_drain_output = "false";
defparam \pc_enale~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_sload~output (
	.i(\inst7|PC_sload~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_sload~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_sload~output .bus_hold = "false";
defparam \PC_sload~output .open_drain_output = "false";
defparam \PC_sload~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \wren~output (
	.i(\inst7|WRen~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
defparam \wren~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[15]~output (
	.i(\acc|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[15]~output .bus_hold = "false";
defparam \ACC_output[15]~output .open_drain_output = "false";
defparam \ACC_output[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[14]~output (
	.i(\acc|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[14]~output .bus_hold = "false";
defparam \ACC_output[14]~output .open_drain_output = "false";
defparam \ACC_output[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[13]~output (
	.i(\acc|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[13]~output .bus_hold = "false";
defparam \ACC_output[13]~output .open_drain_output = "false";
defparam \ACC_output[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[12]~output (
	.i(\acc|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[12]~output .bus_hold = "false";
defparam \ACC_output[12]~output .open_drain_output = "false";
defparam \ACC_output[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[11]~output (
	.i(\acc|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[11]~output .bus_hold = "false";
defparam \ACC_output[11]~output .open_drain_output = "false";
defparam \ACC_output[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[10]~output (
	.i(\acc|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[10]~output .bus_hold = "false";
defparam \ACC_output[10]~output .open_drain_output = "false";
defparam \ACC_output[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[9]~output (
	.i(\acc|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[9]~output .bus_hold = "false";
defparam \ACC_output[9]~output .open_drain_output = "false";
defparam \ACC_output[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[8]~output (
	.i(\acc|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[8]~output .bus_hold = "false";
defparam \ACC_output[8]~output .open_drain_output = "false";
defparam \ACC_output[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[7]~output (
	.i(\acc|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[7]~output .bus_hold = "false";
defparam \ACC_output[7]~output .open_drain_output = "false";
defparam \ACC_output[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[6]~output (
	.i(\acc|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[6]~output .bus_hold = "false";
defparam \ACC_output[6]~output .open_drain_output = "false";
defparam \ACC_output[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[5]~output (
	.i(\acc|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[5]~output .bus_hold = "false";
defparam \ACC_output[5]~output .open_drain_output = "false";
defparam \ACC_output[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[4]~output (
	.i(\acc|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[4]~output .bus_hold = "false";
defparam \ACC_output[4]~output .open_drain_output = "false";
defparam \ACC_output[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[3]~output (
	.i(\acc|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[3]~output .bus_hold = "false";
defparam \ACC_output[3]~output .open_drain_output = "false";
defparam \ACC_output[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[2]~output (
	.i(\acc|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[2]~output .bus_hold = "false";
defparam \ACC_output[2]~output .open_drain_output = "false";
defparam \ACC_output[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[1]~output (
	.i(\acc|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[1]~output .bus_hold = "false";
defparam \ACC_output[1]~output .open_drain_output = "false";
defparam \ACC_output[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_output[0]~output (
	.i(\acc|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_output[0]~output .bus_hold = "false";
defparam \ACC_output[0]~output .open_drain_output = "false";
defparam \ACC_output[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[15]~output (
	.i(\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[15]~output .bus_hold = "false";
defparam \IRQ[15]~output .open_drain_output = "false";
defparam \IRQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[14]~output (
	.i(\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[14]~output .bus_hold = "false";
defparam \IRQ[14]~output .open_drain_output = "false";
defparam \IRQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[13]~output (
	.i(\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[13]~output .bus_hold = "false";
defparam \IRQ[13]~output .open_drain_output = "false";
defparam \IRQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[12]~output (
	.i(\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[12]~output .bus_hold = "false";
defparam \IRQ[12]~output .open_drain_output = "false";
defparam \IRQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[11]~output (
	.i(\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[11]~output .bus_hold = "false";
defparam \IRQ[11]~output .open_drain_output = "false";
defparam \IRQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[10]~output (
	.i(\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[10]~output .bus_hold = "false";
defparam \IRQ[10]~output .open_drain_output = "false";
defparam \IRQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[9]~output (
	.i(\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[9]~output .bus_hold = "false";
defparam \IRQ[9]~output .open_drain_output = "false";
defparam \IRQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[8]~output (
	.i(\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[8]~output .bus_hold = "false";
defparam \IRQ[8]~output .open_drain_output = "false";
defparam \IRQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[7]~output (
	.i(\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[7]~output .bus_hold = "false";
defparam \IRQ[7]~output .open_drain_output = "false";
defparam \IRQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[6]~output (
	.i(\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[6]~output .bus_hold = "false";
defparam \IRQ[6]~output .open_drain_output = "false";
defparam \IRQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[5]~output (
	.i(\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[5]~output .bus_hold = "false";
defparam \IRQ[5]~output .open_drain_output = "false";
defparam \IRQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[4]~output (
	.i(\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[4]~output .bus_hold = "false";
defparam \IRQ[4]~output .open_drain_output = "false";
defparam \IRQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[3]~output (
	.i(\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[3]~output .bus_hold = "false";
defparam \IRQ[3]~output .open_drain_output = "false";
defparam \IRQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[2]~output (
	.i(\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[2]~output .bus_hold = "false";
defparam \IRQ[2]~output .open_drain_output = "false";
defparam \IRQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[1]~output (
	.i(\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[1]~output .bus_hold = "false";
defparam \IRQ[1]~output .open_drain_output = "false";
defparam \IRQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \IRQ[0]~output (
	.i(\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IRQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IRQ[0]~output .bus_hold = "false";
defparam \IRQ[0]~output .open_drain_output = "false";
defparam \IRQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[11]~output (
	.i(\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[11]~output .bus_hold = "false";
defparam \memaddress[11]~output .open_drain_output = "false";
defparam \memaddress[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[10]~output (
	.i(\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[10]~output .bus_hold = "false";
defparam \memaddress[10]~output .open_drain_output = "false";
defparam \memaddress[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[9]~output (
	.i(\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[9]~output .bus_hold = "false";
defparam \memaddress[9]~output .open_drain_output = "false";
defparam \memaddress[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[8]~output (
	.i(\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[8]~output .bus_hold = "false";
defparam \memaddress[8]~output .open_drain_output = "false";
defparam \memaddress[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[7]~output (
	.i(\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[7]~output .bus_hold = "false";
defparam \memaddress[7]~output .open_drain_output = "false";
defparam \memaddress[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[6]~output (
	.i(\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[6]~output .bus_hold = "false";
defparam \memaddress[6]~output .open_drain_output = "false";
defparam \memaddress[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[5]~output (
	.i(\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[5]~output .bus_hold = "false";
defparam \memaddress[5]~output .open_drain_output = "false";
defparam \memaddress[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[4]~output (
	.i(\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[4]~output .bus_hold = "false";
defparam \memaddress[4]~output .open_drain_output = "false";
defparam \memaddress[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[3]~output (
	.i(\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[3]~output .bus_hold = "false";
defparam \memaddress[3]~output .open_drain_output = "false";
defparam \memaddress[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[2]~output (
	.i(\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[2]~output .bus_hold = "false";
defparam \memaddress[2]~output .open_drain_output = "false";
defparam \memaddress[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[1]~output (
	.i(\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[1]~output .bus_hold = "false";
defparam \memaddress[1]~output .open_drain_output = "false";
defparam \memaddress[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \memaddress[0]~output (
	.i(\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memaddress[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memaddress[0]~output .bus_hold = "false";
defparam \memaddress[0]~output .open_drain_output = "false";
defparam \memaddress[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[11]~output (
	.i(\PC|auto_generated|counter_reg_bit [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
defparam \PC_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[10]~output (
	.i(\PC|auto_generated|counter_reg_bit [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
defparam \PC_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[9]~output (
	.i(\PC|auto_generated|counter_reg_bit [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
defparam \PC_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[8]~output (
	.i(\PC|auto_generated|counter_reg_bit [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
defparam \PC_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[7]~output (
	.i(\PC|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
defparam \PC_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[6]~output (
	.i(\PC|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
defparam \PC_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[5]~output (
	.i(\PC|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
defparam \PC_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[4]~output (
	.i(\PC|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
defparam \PC_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[3]~output (
	.i(\PC|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
defparam \PC_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[2]~output (
	.i(\PC|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
defparam \PC_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[1]~output (
	.i(\PC|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
defparam \PC_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_out[0]~output (
	.i(\PC|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
defparam \PC_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[15]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[15]~output .bus_hold = "false";
defparam \Ram_out[15]~output .open_drain_output = "false";
defparam \Ram_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[14]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[14]~output .bus_hold = "false";
defparam \Ram_out[14]~output .open_drain_output = "false";
defparam \Ram_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[13]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[13]~output .bus_hold = "false";
defparam \Ram_out[13]~output .open_drain_output = "false";
defparam \Ram_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[12]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[12]~output .bus_hold = "false";
defparam \Ram_out[12]~output .open_drain_output = "false";
defparam \Ram_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[11]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[11]~output .bus_hold = "false";
defparam \Ram_out[11]~output .open_drain_output = "false";
defparam \Ram_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[10]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[10]~output .bus_hold = "false";
defparam \Ram_out[10]~output .open_drain_output = "false";
defparam \Ram_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[9]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[9]~output .bus_hold = "false";
defparam \Ram_out[9]~output .open_drain_output = "false";
defparam \Ram_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[8]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[8]~output .bus_hold = "false";
defparam \Ram_out[8]~output .open_drain_output = "false";
defparam \Ram_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[7]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[7]~output .bus_hold = "false";
defparam \Ram_out[7]~output .open_drain_output = "false";
defparam \Ram_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[6]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[6]~output .bus_hold = "false";
defparam \Ram_out[6]~output .open_drain_output = "false";
defparam \Ram_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[5]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[5]~output .bus_hold = "false";
defparam \Ram_out[5]~output .open_drain_output = "false";
defparam \Ram_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[4]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[4]~output .bus_hold = "false";
defparam \Ram_out[4]~output .open_drain_output = "false";
defparam \Ram_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[3]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[3]~output .bus_hold = "false";
defparam \Ram_out[3]~output .open_drain_output = "false";
defparam \Ram_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[2]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[2]~output .bus_hold = "false";
defparam \Ram_out[2]~output .open_drain_output = "false";
defparam \Ram_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[1]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[1]~output .bus_hold = "false";
defparam \Ram_out[1]~output .open_drain_output = "false";
defparam \Ram_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ram_out[0]~output (
	.i(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Ram_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Ram_out[0]~output .bus_hold = "false";
defparam \Ram_out[0]~output .open_drain_output = "false";
defparam \Ram_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst|inst~0 (
// Equation(s):
// \inst|inst~0_combout  = !\statemachine|FETCH~0_combout 

	.dataa(!\statemachine|FETCH~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|inst~0 .extended_lut = "off";
defparam \inst|inst~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst|inst~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst (
	.clk(\Clock~input_o ),
	.d(\inst|inst~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst .is_wysiwyg = "true";
defparam \inst|inst .power_up = "low";
// synopsys translate_on

dffeas \IR1|dffs[14] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[14] .is_wysiwyg = "true";
defparam \IR1|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [14]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [14]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\IR1|dffs [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[15] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[15] .is_wysiwyg = "true";
defparam \IR1|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|sel3~0 (
// Equation(s):
// \inst7|sel3~0_combout  = (\inst|inst1~q  & ((!\inst|inst~q  & (!\IR1|dffs [15])) # (\inst|inst~q  & ((!\RAM|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(!\inst|inst~q ),
	.datab(!\inst|inst1~q ),
	.datac(!\IR1|dffs [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|sel3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|sel3~0 .extended_lut = "off";
defparam \inst7|sel3~0 .lut_mask = 64'h3120312031203120;
defparam \inst7|sel3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|add_sub~0 (
// Equation(s):
// \inst7|add_sub~0_combout  = (!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & (!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & \inst7|sel3~0_combout )))

	.dataa(!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst7|sel3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|add_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|add_sub~0 .extended_lut = "off";
defparam \inst7|add_sub~0 .lut_mask = 64'h0008000800080008;
defparam \inst7|add_sub~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita0~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \PC|auto_generated|counter_comb_bita0~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita0~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \PC|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[0] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[0] .is_wysiwyg = "true";
defparam \IR1|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [0]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [0]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\IR1|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = (!\inst|inst~q  & (\IR1|dffs [15])) # (\inst|inst~q  & ((\RAM|altsyncram_component|auto_generated|q_a [15])))

	.dataa(!\inst|inst~q ),
	.datab(!\IR1|dffs [15]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h2727272727272727;
defparam \MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[12] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[12] .is_wysiwyg = "true";
defparam \IR1|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|cnt_en~0 (
// Equation(s):
// \inst7|cnt_en~0_combout  = (!\acc|dffs [15] & ((!\inst|inst~q  & ((\IR1|dffs [12]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(!\inst|inst~q ),
	.datab(!\acc|dffs [15]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\IR1|dffs [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|cnt_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|cnt_en~0 .extended_lut = "off";
defparam \inst7|cnt_en~0 .lut_mask = 64'h048C048C048C048C;
defparam \inst7|cnt_en~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|EQ~0 (
// Equation(s):
// \inst1|EQ~0_combout  = (!\acc|dffs [3] & (!\acc|dffs [2] & (!\acc|dffs [1] & !\acc|dffs [0])))

	.dataa(!\acc|dffs [3]),
	.datab(!\acc|dffs [2]),
	.datac(!\acc|dffs [1]),
	.datad(!\acc|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|EQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|EQ~0 .extended_lut = "off";
defparam \inst1|EQ~0 .lut_mask = 64'h8000800080008000;
defparam \inst1|EQ~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|EQ~1 (
// Equation(s):
// \inst1|EQ~1_combout  = ( !\acc|dffs [11] & ( !\acc|dffs [10] & ( (!\acc|dffs [15] & (!\acc|dffs [14] & (!\acc|dffs [13] & !\acc|dffs [12]))) ) ) )

	.dataa(!\acc|dffs [15]),
	.datab(!\acc|dffs [14]),
	.datac(!\acc|dffs [13]),
	.datad(!\acc|dffs [12]),
	.datae(!\acc|dffs [11]),
	.dataf(!\acc|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|EQ~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|EQ~1 .extended_lut = "off";
defparam \inst1|EQ~1 .lut_mask = 64'h8000000000000000;
defparam \inst1|EQ~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|EQ~2 (
// Equation(s):
// \inst1|EQ~2_combout  = ( !\acc|dffs [5] & ( !\acc|dffs [4] & ( (!\acc|dffs [9] & (!\acc|dffs [8] & (!\acc|dffs [7] & !\acc|dffs [6]))) ) ) )

	.dataa(!\acc|dffs [9]),
	.datab(!\acc|dffs [8]),
	.datac(!\acc|dffs [7]),
	.datad(!\acc|dffs [6]),
	.datae(!\acc|dffs [5]),
	.dataf(!\acc|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|EQ~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|EQ~2 .extended_lut = "off";
defparam \inst1|EQ~2 .lut_mask = 64'h8000000000000000;
defparam \inst1|EQ~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC_sload~0 (
// Equation(s):
// \inst7|PC_sload~0_combout  = ( \inst1|EQ~1_combout  & ( \inst1|EQ~2_combout  & ( (\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (\inst7|cnt_en~0_combout  & (\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & 
// !\inst1|EQ~0_combout ))) ) ) ) # ( !\inst1|EQ~1_combout  & ( \inst1|EQ~2_combout  & ( (\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (\inst7|cnt_en~0_combout  & \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) ) ) ) # ( 
// \inst1|EQ~1_combout  & ( !\inst1|EQ~2_combout  & ( (\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (\inst7|cnt_en~0_combout  & \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) ) ) ) # ( !\inst1|EQ~1_combout  & ( 
// !\inst1|EQ~2_combout  & ( (\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (\inst7|cnt_en~0_combout  & \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datab(!\inst7|cnt_en~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst1|EQ~0_combout ),
	.datae(!\inst1|EQ~1_combout ),
	.dataf(!\inst1|EQ~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|PC_sload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|PC_sload~0 .extended_lut = "off";
defparam \inst7|PC_sload~0 .lut_mask = 64'h0101010101010100;
defparam \inst7|PC_sload~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC_sload~1 (
// Equation(s):
// \inst7|PC_sload~1_combout  = ( \inst1|EQ~1_combout  & ( \inst1|EQ~2_combout  & ( (!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (((!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # (\inst1|EQ~0_combout )))) # 
// (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (\acc|dffs [15] & (!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) ) ) ) # ( !\inst1|EQ~1_combout  & ( \inst1|EQ~2_combout  & ( 
// (!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (\acc|dffs [15]))) ) ) ) # ( \inst1|EQ~1_combout  & ( !\inst1|EQ~2_combout  & ( 
// (!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (\acc|dffs [15]))) ) ) ) # ( !\inst1|EQ~1_combout  & ( !\inst1|EQ~2_combout  & ( 
// (!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (\acc|dffs [15]))) ) ) )

	.dataa(!\acc|dffs [15]),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst1|EQ~0_combout ),
	.datae(!\inst1|EQ~1_combout ),
	.dataf(!\inst1|EQ~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|PC_sload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|PC_sload~1 .extended_lut = "off";
defparam \inst7|PC_sload~1 .lut_mask = 64'hD0D0D0D0D0D0D0DC;
defparam \inst7|PC_sload~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|PC_sload~2 (
// Equation(s):
// \inst7|PC_sload~2_combout  = ( \inst7|PC_sload~1_combout  & ( (\inst|inst~q  & ((!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & ((\inst7|PC_sload~0_combout ))) # (\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & 
// (!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )))) ) ) # ( !\inst7|PC_sload~1_combout  & ( (\inst|inst~q  & (!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & \inst7|PC_sload~0_combout )) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datad(!\inst7|PC_sload~0_combout ),
	.datae(!\inst7|PC_sload~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|PC_sload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|PC_sload~2 .extended_lut = "off";
defparam \inst7|PC_sload~2 .lut_mask = 64'h0044105400441054;
defparam \inst7|PC_sload~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|cnt_en~1 (
// Equation(s):
// \inst7|cnt_en~1_combout  = ( \inst1|EQ~1_combout  & ( \inst1|EQ~2_combout  & ( (!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (((\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & !\inst1|EQ~0_combout )))) # 
// (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (!\acc|dffs [15] & (!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) ) ) ) # ( !\inst1|EQ~1_combout  & ( \inst1|EQ~2_combout  & ( 
// (!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) # (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (!\acc|dffs [15] & 
// !\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) ) ) ) # ( \inst1|EQ~1_combout  & ( !\inst1|EQ~2_combout  & ( (!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) 
// # (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (!\acc|dffs [15] & !\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) ) ) ) # ( !\inst1|EQ~1_combout  & ( !\inst1|EQ~2_combout  & ( 
// (!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) # (\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (!\acc|dffs [15] & 
// !\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )) ) ) )

	.dataa(!\acc|dffs [15]),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst1|EQ~0_combout ),
	.datae(!\inst1|EQ~1_combout ),
	.dataf(!\inst1|EQ~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|cnt_en~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|cnt_en~1 .extended_lut = "off";
defparam \inst7|cnt_en~1 .lut_mask = 64'h2C2C2C2C2C2C2C20;
defparam \inst7|cnt_en~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|_~0 (
// Equation(s):
// \PC|auto_generated|_~0_combout  = ( \inst7|cnt_en~1_combout  & ( \inst7|PC_sload~1_combout  & ( (\inst|inst~q  & ((!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # (!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\inst7|cnt_en~1_combout  & ( \inst7|PC_sload~1_combout  & ( (\inst|inst~q  & ((!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # (!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ))) ) ) ) # ( \inst7|cnt_en~1_combout  & ( 
// !\inst7|PC_sload~1_combout  & ( (\inst|inst~q  & ((!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # (!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ))) ) ) ) # ( !\inst7|cnt_en~1_combout  & ( !\inst7|PC_sload~1_combout  & ( 
// (\inst|inst~q  & !\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\inst7|cnt_en~1_combout ),
	.dataf(!\inst7|PC_sload~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|_~0 .extended_lut = "off";
defparam \PC|auto_generated|_~0 .lut_mask = 64'h4444545454545454;
defparam \PC|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[0] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita1~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita0~COUT  ))
// \PC|auto_generated|counter_comb_bita1~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita1~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[1] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[1] .is_wysiwyg = "true";
defparam \IR1|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [1]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [1]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\IR1|dffs [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[1] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita2~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita1~COUT  ))
// \PC|auto_generated|counter_comb_bita2~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita2~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[2] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[2] .is_wysiwyg = "true";
defparam \IR1|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [2]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [2]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\IR1|dffs [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[2] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita3~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita2~COUT  ))
// \PC|auto_generated|counter_comb_bita3~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita3~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[3] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[3] .is_wysiwyg = "true";
defparam \IR1|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [3]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [3]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\IR1|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[3] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita4~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita3~COUT  ))
// \PC|auto_generated|counter_comb_bita4~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita4~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[4] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[4] .is_wysiwyg = "true";
defparam \IR1|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [4]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [4]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\IR1|dffs [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[4] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita5~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita4~COUT  ))
// \PC|auto_generated|counter_comb_bita5~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita5~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[5] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[5] .is_wysiwyg = "true";
defparam \IR1|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [5]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [5]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\IR1|dffs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[5] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita6~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita5~COUT  ))
// \PC|auto_generated|counter_comb_bita6~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita6~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[6] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[6] .is_wysiwyg = "true";
defparam \IR1|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [6]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [6]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\IR1|dffs [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[6] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita7~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita6~COUT  ))
// \PC|auto_generated|counter_comb_bita7~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita7~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[7] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[7] .is_wysiwyg = "true";
defparam \IR1|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [7]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [7]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\IR1|dffs [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[7] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita8 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita8~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita7~COUT  ))
// \PC|auto_generated|counter_comb_bita8~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita8~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[8] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[8] .is_wysiwyg = "true";
defparam \IR1|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [8]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [8]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\IR1|dffs [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[8] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita9 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita9~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita8~COUT  ))
// \PC|auto_generated|counter_comb_bita9~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita9~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[9] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[9] .is_wysiwyg = "true";
defparam \IR1|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [9]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [9]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\IR1|dffs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[9] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita10 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita10~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita9~COUT  ))
// \PC|auto_generated|counter_comb_bita10~COUT  = CARRY(( \PC|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita10~sumout ),
	.cout(\PC|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[10] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[10] .is_wysiwyg = "true";
defparam \IR1|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [10]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [10]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\IR1|dffs [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[10] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita10~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [10] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [10]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [10] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [10]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \PC|auto_generated|counter_comb_bita11 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita11~sumout  = SUM(( \PC|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( \PC|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC|auto_generated|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC|auto_generated|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \PC|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

dffeas \IR1|dffs[11] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[11] .is_wysiwyg = "true";
defparam \IR1|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [11]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [11]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\IR1|dffs [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \PC|auto_generated|counter_reg_bit[11] (
	.clk(\Clock~input_o ),
	.d(\PC|auto_generated|counter_comb_bita11~sumout ),
	.asdata(\MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst7|PC_sload~2_combout ),
	.ena(\PC|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [11] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [11]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [11] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [11]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [9]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [9] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [9]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [9] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [9]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [8]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B645";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [8] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [8]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [8] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [8]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [7]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [7] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [7]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [7] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [6]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [6] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [6]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [6] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [6]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [5]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [5] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [5]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [5] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [5]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [4]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [4] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [4]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [4] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [4]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [3]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [3] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [3]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [3] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [3]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [2]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [2] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [2]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [2] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [2]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [1]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000175";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [1] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [1]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [1] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [1]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [10]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[0]~2 (
// Equation(s):
// \ALU|auto_generated|add_sub_cella[0]~2_cout  = CARRY(( VCC ) + ( !\inst7|add_sub~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst7|add_sub~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ALU|auto_generated|add_sub_cella[0]~2_cout ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[0]~2 .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[0]~2 .lut_mask = 64'h000000FF0000FFFF;
defparam \ALU|auto_generated|add_sub_cella[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[0] (
// Equation(s):
// \ALU|auto_generated|result [0] = SUM(( \acc|dffs [0] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [0]) ) + ( \ALU|auto_generated|add_sub_cella[0]~2_cout  ))
// \ALU|auto_generated|add_sub_cella[0]~COUT  = CARRY(( \acc|dffs [0] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [0]) ) + ( \ALU|auto_generated|add_sub_cella[0]~2_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [0]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[0]~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [0]),
	.cout(\ALU|auto_generated|add_sub_cella[0]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[0] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[0] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[1] (
// Equation(s):
// \ALU|auto_generated|result [1] = SUM(( \acc|dffs [1] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [1]) ) + ( \ALU|auto_generated|add_sub_cella[0]~COUT  ))
// \ALU|auto_generated|add_sub_cella[1]~COUT  = CARRY(( \acc|dffs [1] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [1]) ) + ( \ALU|auto_generated|add_sub_cella[0]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [1]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[0]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [1]),
	.cout(\ALU|auto_generated|add_sub_cella[1]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[1] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[1] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[2] (
// Equation(s):
// \ALU|auto_generated|result [2] = SUM(( \acc|dffs [2] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [2]) ) + ( \ALU|auto_generated|add_sub_cella[1]~COUT  ))
// \ALU|auto_generated|add_sub_cella[2]~COUT  = CARRY(( \acc|dffs [2] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [2]) ) + ( \ALU|auto_generated|add_sub_cella[1]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [2]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[1]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [2]),
	.cout(\ALU|auto_generated|add_sub_cella[2]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[2] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[2] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[2] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[3] (
// Equation(s):
// \ALU|auto_generated|result [3] = SUM(( \acc|dffs [3] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [3]) ) + ( \ALU|auto_generated|add_sub_cella[2]~COUT  ))
// \ALU|auto_generated|add_sub_cella[3]~COUT  = CARRY(( \acc|dffs [3] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [3]) ) + ( \ALU|auto_generated|add_sub_cella[2]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [3]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[2]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [3]),
	.cout(\ALU|auto_generated|add_sub_cella[3]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[3] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[3] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[4] (
// Equation(s):
// \ALU|auto_generated|result [4] = SUM(( \acc|dffs [4] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [4]) ) + ( \ALU|auto_generated|add_sub_cella[3]~COUT  ))
// \ALU|auto_generated|add_sub_cella[4]~COUT  = CARRY(( \acc|dffs [4] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [4]) ) + ( \ALU|auto_generated|add_sub_cella[3]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [4]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[3]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [4]),
	.cout(\ALU|auto_generated|add_sub_cella[4]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[4] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[4] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[4] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[5] (
// Equation(s):
// \ALU|auto_generated|result [5] = SUM(( \acc|dffs [5] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [5]) ) + ( \ALU|auto_generated|add_sub_cella[4]~COUT  ))
// \ALU|auto_generated|add_sub_cella[5]~COUT  = CARRY(( \acc|dffs [5] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [5]) ) + ( \ALU|auto_generated|add_sub_cella[4]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [5]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[4]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [5]),
	.cout(\ALU|auto_generated|add_sub_cella[5]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[5] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[5] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[5] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[6] (
// Equation(s):
// \ALU|auto_generated|result [6] = SUM(( \acc|dffs [6] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [6]) ) + ( \ALU|auto_generated|add_sub_cella[5]~COUT  ))
// \ALU|auto_generated|add_sub_cella[6]~COUT  = CARRY(( \acc|dffs [6] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [6]) ) + ( \ALU|auto_generated|add_sub_cella[5]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [6]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[5]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [6]),
	.cout(\ALU|auto_generated|add_sub_cella[6]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[6] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[6] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[6] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[7] (
// Equation(s):
// \ALU|auto_generated|result [7] = SUM(( \acc|dffs [7] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [7]) ) + ( \ALU|auto_generated|add_sub_cella[6]~COUT  ))
// \ALU|auto_generated|add_sub_cella[7]~COUT  = CARRY(( \acc|dffs [7] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [7]) ) + ( \ALU|auto_generated|add_sub_cella[6]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [7]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[6]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [7]),
	.cout(\ALU|auto_generated|add_sub_cella[7]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[7] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[7] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[7] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[8] (
// Equation(s):
// \ALU|auto_generated|result [8] = SUM(( \acc|dffs [8] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [8]) ) + ( \ALU|auto_generated|add_sub_cella[7]~COUT  ))
// \ALU|auto_generated|add_sub_cella[8]~COUT  = CARRY(( \acc|dffs [8] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [8]) ) + ( \ALU|auto_generated|add_sub_cella[7]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [8]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[7]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [8]),
	.cout(\ALU|auto_generated|add_sub_cella[8]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[8] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[8] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[9] (
// Equation(s):
// \ALU|auto_generated|result [9] = SUM(( \acc|dffs [9] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [9]) ) + ( \ALU|auto_generated|add_sub_cella[8]~COUT  ))
// \ALU|auto_generated|add_sub_cella[9]~COUT  = CARRY(( \acc|dffs [9] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [9]) ) + ( \ALU|auto_generated|add_sub_cella[8]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [9]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[8]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [9]),
	.cout(\ALU|auto_generated|add_sub_cella[9]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[9] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[9] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[9] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[10] (
// Equation(s):
// \ALU|auto_generated|result [10] = SUM(( \acc|dffs [10] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [10]) ) + ( \ALU|auto_generated|add_sub_cella[9]~COUT  ))
// \ALU|auto_generated|add_sub_cella[10]~COUT  = CARRY(( \acc|dffs [10] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [10]) ) + ( \ALU|auto_generated|add_sub_cella[9]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [10]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[9]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [10]),
	.cout(\ALU|auto_generated|add_sub_cella[10]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[10] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[10] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~9 (
// Equation(s):
// \acc|_~9_combout  = ( \ALU|auto_generated|result [10] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [10])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [11])) ) ) # ( 
// !\ALU|auto_generated|result [10] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [10] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [11])) ) )

	.dataa(!\acc|dffs [11]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~9 .extended_lut = "off";
defparam \acc|_~9 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|acc_en~1 (
// Equation(s):
// \inst7|acc_en~1_combout  = (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (\RAM|altsyncram_component|auto_generated|q_a [15] & !\RAM|altsyncram_component|auto_generated|q_a [12])))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|acc_en~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|acc_en~1 .extended_lut = "off";
defparam \inst7|acc_en~1 .lut_mask = 64'h0400040004000400;
defparam \inst7|acc_en~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|acc_en (
// Equation(s):
// \inst7|acc_en~combout  = ( \inst7|sel3~0_combout  & ( \inst7|acc_en~1_combout  ) ) # ( !\inst7|sel3~0_combout  & ( \inst7|acc_en~1_combout  ) ) # ( \inst7|sel3~0_combout  & ( !\inst7|acc_en~1_combout  & ( 
// (!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & ((!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # (\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datae(!\inst7|sel3~0_combout ),
	.dataf(!\inst7|acc_en~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|acc_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|acc_en .extended_lut = "off";
defparam \inst7|acc_en .lut_mask = 64'h000088AAFFFFFFFF;
defparam \inst7|acc_en .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[10] (
	.clk(\Clock~input_o ),
	.d(\acc|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[10] .is_wysiwyg = "true";
defparam \acc|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~10 (
// Equation(s):
// \acc|_~10_combout  = ( \ALU|auto_generated|result [9] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [9])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [10])) ) ) # ( 
// !\ALU|auto_generated|result [9] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [9] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [10])) ) )

	.dataa(!\acc|dffs [10]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~10 .extended_lut = "off";
defparam \acc|_~10 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~10 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[9] (
	.clk(\Clock~input_o ),
	.d(\acc|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[9] .is_wysiwyg = "true";
defparam \acc|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~11 (
// Equation(s):
// \acc|_~11_combout  = ( \ALU|auto_generated|result [8] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [8])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [9])) ) ) # ( 
// !\ALU|auto_generated|result [8] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [8] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [9])) ) )

	.dataa(!\acc|dffs [9]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~11 .extended_lut = "off";
defparam \acc|_~11 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~11 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[8] (
	.clk(\Clock~input_o ),
	.d(\acc|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[8] .is_wysiwyg = "true";
defparam \acc|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~12 (
// Equation(s):
// \acc|_~12_combout  = ( \ALU|auto_generated|result [7] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [7])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [8])) ) ) # ( 
// !\ALU|auto_generated|result [7] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [7] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [8])) ) )

	.dataa(!\acc|dffs [8]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~12 .extended_lut = "off";
defparam \acc|_~12 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~12 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[7] (
	.clk(\Clock~input_o ),
	.d(\acc|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[7] .is_wysiwyg = "true";
defparam \acc|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~13 (
// Equation(s):
// \acc|_~13_combout  = ( \ALU|auto_generated|result [6] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [6])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [7])) ) ) # ( 
// !\ALU|auto_generated|result [6] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [6] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [7])) ) )

	.dataa(!\acc|dffs [7]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~13 .extended_lut = "off";
defparam \acc|_~13 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~13 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[6] (
	.clk(\Clock~input_o ),
	.d(\acc|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[6] .is_wysiwyg = "true";
defparam \acc|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~14 (
// Equation(s):
// \acc|_~14_combout  = ( \ALU|auto_generated|result [5] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [5])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [6])) ) ) # ( 
// !\ALU|auto_generated|result [5] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [5] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [6])) ) )

	.dataa(!\acc|dffs [6]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~14 .extended_lut = "off";
defparam \acc|_~14 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~14 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[5] (
	.clk(\Clock~input_o ),
	.d(\acc|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[5] .is_wysiwyg = "true";
defparam \acc|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~15 (
// Equation(s):
// \acc|_~15_combout  = ( \ALU|auto_generated|result [4] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [4])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [5])) ) ) # ( 
// !\ALU|auto_generated|result [4] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [4] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [5])) ) )

	.dataa(!\acc|dffs [5]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~15 .extended_lut = "off";
defparam \acc|_~15 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~15 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[4] (
	.clk(\Clock~input_o ),
	.d(\acc|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[4] .is_wysiwyg = "true";
defparam \acc|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~1 (
// Equation(s):
// \acc|_~1_combout  = ( \ALU|auto_generated|result [3] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [3])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [4])) ) ) # ( 
// !\ALU|auto_generated|result [3] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [3] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [4])) ) )

	.dataa(!\acc|dffs [4]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~1 .extended_lut = "off";
defparam \acc|_~1 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~1 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[3] (
	.clk(\Clock~input_o ),
	.d(\acc|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[3] .is_wysiwyg = "true";
defparam \acc|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~2 (
// Equation(s):
// \acc|_~2_combout  = ( \ALU|auto_generated|result [2] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [2])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [3])) ) ) # ( 
// !\ALU|auto_generated|result [2] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [2] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [3])) ) )

	.dataa(!\acc|dffs [3]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~2 .extended_lut = "off";
defparam \acc|_~2 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~2 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[2] (
	.clk(\Clock~input_o ),
	.d(\acc|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[2] .is_wysiwyg = "true";
defparam \acc|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~3 (
// Equation(s):
// \acc|_~3_combout  = ( \ALU|auto_generated|result [1] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [1])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [2])) ) ) # ( 
// !\ALU|auto_generated|result [1] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [1] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [2])) ) )

	.dataa(!\acc|dffs [2]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~3 .extended_lut = "off";
defparam \acc|_~3 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~3 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[1] (
	.clk(\Clock~input_o ),
	.d(\acc|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[1] .is_wysiwyg = "true";
defparam \acc|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~4 (
// Equation(s):
// \acc|_~4_combout  = ( \ALU|auto_generated|result [0] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [0])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [1])) ) ) # ( 
// !\ALU|auto_generated|result [0] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [0] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [1])) ) )

	.dataa(!\acc|dffs [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~4 .extended_lut = "off";
defparam \acc|_~4 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~4 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[0] (
	.clk(\Clock~input_o ),
	.d(\acc|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[0] .is_wysiwyg = "true";
defparam \acc|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [0]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002801";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \PC|auto_generated|counter_reg_bit [0] & ( (!\inst|inst~q ) # (((\RAM|altsyncram_component|auto_generated|q_a [0]) # (\RAM|altsyncram_component|auto_generated|q_a [15])) # 
// (\RAM|altsyncram_component|auto_generated|q_a [14])) ) ) # ( !\PC|auto_generated|counter_reg_bit [0] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & 
// \RAM|altsyncram_component|auto_generated|q_a [0]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [0]),
	.datae(gnd),
	.dataf(!\PC|auto_generated|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h00400040BFFFBFFF;
defparam \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [11]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[11] (
// Equation(s):
// \ALU|auto_generated|result [11] = SUM(( \acc|dffs [11] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [11]) ) + ( \ALU|auto_generated|add_sub_cella[10]~COUT  ))
// \ALU|auto_generated|add_sub_cella[11]~COUT  = CARRY(( \acc|dffs [11] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [11]) ) + ( \ALU|auto_generated|add_sub_cella[10]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [11]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[10]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [11]),
	.cout(\ALU|auto_generated|add_sub_cella[11]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[11] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[11] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[11] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~8 (
// Equation(s):
// \acc|_~8_combout  = ( \ALU|auto_generated|result [11] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [11])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [12])) ) ) # ( 
// !\ALU|auto_generated|result [11] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [11] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [12])) ) )

	.dataa(!\acc|dffs [12]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~8 .extended_lut = "off";
defparam \acc|_~8 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~8 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[11] (
	.clk(\Clock~input_o ),
	.d(\acc|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[11] .is_wysiwyg = "true";
defparam \acc|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[12] (
// Equation(s):
// \ALU|auto_generated|result [12] = SUM(( \acc|dffs [12] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [12]) ) + ( \ALU|auto_generated|add_sub_cella[11]~COUT  ))
// \ALU|auto_generated|add_sub_cella[12]~COUT  = CARRY(( \acc|dffs [12] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [12]) ) + ( \ALU|auto_generated|add_sub_cella[11]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [12]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[11]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [12]),
	.cout(\ALU|auto_generated|add_sub_cella[12]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[12] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[12] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[12] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~7 (
// Equation(s):
// \acc|_~7_combout  = ( \ALU|auto_generated|result [12] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout )) # (\RAM|altsyncram_component|auto_generated|q_a [12]))) # (\inst7|acc_sload~0_combout  & (((\acc|dffs [13])))) ) ) # ( 
// !\ALU|auto_generated|result [12] & ( (!\inst7|acc_sload~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [12] & ((!\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (((\acc|dffs [13])))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datab(!\acc|dffs [13]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~7 .extended_lut = "off";
defparam \acc|_~7 .lut_mask = 64'h50335F3350335F33;
defparam \acc|_~7 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[12] (
	.clk(\Clock~input_o ),
	.d(\acc|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[12] .is_wysiwyg = "true";
defparam \acc|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [12]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000014424";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [12]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [12]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datac(!\IR1|dffs [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|acc_en~0 (
// Equation(s):
// \inst7|acc_en~0_combout  = ( !\RAM|altsyncram_component|auto_generated|q_a [13] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (\RAM|altsyncram_component|auto_generated|q_a [15] & !\RAM|altsyncram_component|auto_generated|q_a 
// [12]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\RAM|altsyncram_component|auto_generated|q_a [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|acc_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|acc_en~0 .extended_lut = "off";
defparam \inst7|acc_en~0 .lut_mask = 64'h0400000004000000;
defparam \inst7|acc_en~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|acc_sload~0 (
// Equation(s):
// \inst7|acc_sload~0_combout  = ( !\inst7|acc_en~0_combout  & ( ((!\inst7|sel3~0_combout ) # ((\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & !\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) # 
// (\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) ) )

	.dataa(!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\inst7|sel3~0_combout ),
	.datae(!\inst7|acc_en~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|acc_sload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|acc_sload~0 .extended_lut = "off";
defparam \inst7|acc_sload~0 .lut_mask = 64'hFF750000FF750000;
defparam \inst7|acc_sload~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[13] (
// Equation(s):
// \ALU|auto_generated|result [13] = SUM(( \acc|dffs [13] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [13]) ) + ( \ALU|auto_generated|add_sub_cella[12]~COUT  ))
// \ALU|auto_generated|add_sub_cella[13]~COUT  = CARRY(( \acc|dffs [13] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [13]) ) + ( \ALU|auto_generated|add_sub_cella[12]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [13]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[12]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [13]),
	.cout(\ALU|auto_generated|add_sub_cella[13]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[13] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[13] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[13] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[14] (
// Equation(s):
// \ALU|auto_generated|result [14] = SUM(( \acc|dffs [14] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [14]) ) + ( \ALU|auto_generated|add_sub_cella[13]~COUT  ))
// \ALU|auto_generated|add_sub_cella[14]~COUT  = CARRY(( \acc|dffs [14] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [14]) ) + ( \ALU|auto_generated|add_sub_cella[13]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [14]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[13]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [14]),
	.cout(\ALU|auto_generated|add_sub_cella[14]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[14] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[14] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[14] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~5 (
// Equation(s):
// \acc|_~5_combout  = ( \ALU|auto_generated|result [14] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout )) # (\RAM|altsyncram_component|auto_generated|q_a [14]))) # (\inst7|acc_sload~0_combout  & (((\acc|dffs [15])))) ) ) # ( 
// !\ALU|auto_generated|result [14] & ( (!\inst7|acc_sload~0_combout  & (\RAM|altsyncram_component|auto_generated|q_a [14] & ((!\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (((\acc|dffs [15])))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datab(!\acc|dffs [15]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~5 .extended_lut = "off";
defparam \acc|_~5 .lut_mask = 64'h50335F3350335F33;
defparam \acc|_~5 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[14] (
	.clk(\Clock~input_o ),
	.d(\acc|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[14] .is_wysiwyg = "true";
defparam \acc|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~6 (
// Equation(s):
// \acc|_~6_combout  = ( \ALU|auto_generated|result [13] & ( (!\inst7|acc_sload~0_combout  & (((\inst7|sel3~1_combout ) # (\RAM|altsyncram_component|auto_generated|q_a [13])))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [14])) ) ) # ( 
// !\ALU|auto_generated|result [13] & ( (!\inst7|acc_sload~0_combout  & (((\RAM|altsyncram_component|auto_generated|q_a [13] & !\inst7|sel3~1_combout )))) # (\inst7|acc_sload~0_combout  & (\acc|dffs [14])) ) )

	.dataa(!\acc|dffs [14]),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\inst7|sel3~1_combout ),
	.datad(!\inst7|acc_sload~0_combout ),
	.datae(!\ALU|auto_generated|result [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~6 .extended_lut = "off";
defparam \acc|_~6 .lut_mask = 64'h30553F5530553F55;
defparam \acc|_~6 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[13] (
	.clk(\Clock~input_o ),
	.d(\acc|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[13] .is_wysiwyg = "true";
defparam \acc|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [13]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000011138";
// synopsys translate_on

dffeas \IR1|dffs[13] (
	.clk(\Clock~input_o ),
	.d(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.asdata(\RAM|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR1|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR1|dffs[13] .is_wysiwyg = "true";
defparam \IR1|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = (!\inst|inst~q  & ((\IR1|dffs [13]))) # (\inst|inst~q  & (\RAM|altsyncram_component|auto_generated|q_a [13]))

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [13]),
	.datac(!\IR1|dffs [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|sel3~1 (
// Equation(s):
// \inst7|sel3~1_combout  = (!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & (\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & \inst7|sel3~0_combout ))

	.dataa(!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datab(!\MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\inst7|sel3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|sel3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|sel3~1 .extended_lut = "off";
defparam \inst7|sel3~1 .lut_mask = 64'h0202020202020202;
defparam \inst7|sel3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU|auto_generated|add_sub_cella[15] (
// Equation(s):
// \ALU|auto_generated|result [15] = SUM(( \acc|dffs [15] ) + ( !\inst7|add_sub~0_combout  $ (\RAM|altsyncram_component|auto_generated|q_a [15]) ) + ( \ALU|auto_generated|add_sub_cella[14]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst7|add_sub~0_combout ),
	.datad(!\acc|dffs [15]),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU|auto_generated|add_sub_cella[14]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU|auto_generated|result [15]),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU|auto_generated|add_sub_cella[15] .extended_lut = "off";
defparam \ALU|auto_generated|add_sub_cella[15] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU|auto_generated|add_sub_cella[15] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \acc|_~0 (
// Equation(s):
// \acc|_~0_combout  = ( !\inst7|acc_sload~0_combout  & ( (!\inst7|sel3~1_combout  & (\RAM|altsyncram_component|auto_generated|q_a [15] & ((!\inst7|acc_en~0_combout )))) # (\inst7|sel3~1_combout  & (((\ALU|auto_generated|result [15])))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\inst7|sel3~1_combout ),
	.datac(!\ALU|auto_generated|result [15]),
	.datad(!\inst7|acc_en~0_combout ),
	.datae(!\inst7|acc_sload~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\acc|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \acc|_~0 .extended_lut = "off";
defparam \acc|_~0 .lut_mask = 64'h4703000047030000;
defparam \acc|_~0 .shared_arith = "off";
// synopsys translate_on

dffeas \acc|dffs[15] (
	.clk(\Clock~input_o ),
	.d(\acc|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|acc_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\acc|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \acc|dffs[15] .is_wysiwyg = "true";
defparam \acc|dffs[15] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [15]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000889";
// synopsys translate_on

cyclonev_lcell_comb \inst7|WRen~0 (
// Equation(s):
// \inst7|WRen~0_combout  = ( !\RAM|altsyncram_component|auto_generated|q_a [13] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & \RAM|altsyncram_component|auto_generated|q_a 
// [12]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\RAM|altsyncram_component|auto_generated|q_a [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|WRen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|WRen~0 .extended_lut = "off";
defparam \inst7|WRen~0 .lut_mask = 64'h0040000000400000;
defparam \inst7|WRen~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst7|WRen~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\acc|dffs [14]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "testdata (1).mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000001D700";
// synopsys translate_on

cyclonev_lcell_comb \statemachine|NS[1]~0 (
// Equation(s):
// \statemachine|NS[1]~0_combout  = ( \RAM|altsyncram_component|auto_generated|q_a [13] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & !\RAM|altsyncram_component|auto_generated|q_a [15])) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|q_a [13] & ( (\inst|inst~q  & (!\RAM|altsyncram_component|auto_generated|q_a [14] & (!\RAM|altsyncram_component|auto_generated|q_a [15] & !\RAM|altsyncram_component|auto_generated|q_a [12]))) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|q_a [14]),
	.datac(!\RAM|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\RAM|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\RAM|altsyncram_component|auto_generated|q_a [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\statemachine|NS[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \statemachine|NS[1]~0 .extended_lut = "off";
defparam \statemachine|NS[1]~0 .lut_mask = 64'h4000404040004040;
defparam \statemachine|NS[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst1 (
	.clk(\Clock~input_o ),
	.d(\statemachine|NS[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst1 .is_wysiwyg = "true";
defparam \inst|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \statemachine|FETCH~0 (
// Equation(s):
// \statemachine|FETCH~0_combout  = (\inst|inst1~q ) # (\inst|inst~q )

	.dataa(!\inst|inst~q ),
	.datab(!\inst|inst1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\statemachine|FETCH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \statemachine|FETCH~0 .extended_lut = "off";
defparam \statemachine|FETCH~0 .lut_mask = 64'h7777777777777777;
defparam \statemachine|FETCH~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|cnt_en~2 (
// Equation(s):
// \inst7|cnt_en~2_combout  = ( \inst7|cnt_en~1_combout  & ( (\inst|inst~q  & ((!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ) # ((!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & !\inst7|PC_sload~0_combout )))) ) ) # ( 
// !\inst7|cnt_en~1_combout  & ( (\inst|inst~q  & (!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & !\inst7|PC_sload~0_combout )) ) )

	.dataa(!\inst|inst~q ),
	.datab(!\MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datac(!\MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datad(!\inst7|PC_sload~0_combout ),
	.datae(!\inst7|cnt_en~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|cnt_en~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|cnt_en~2 .extended_lut = "off";
defparam \inst7|cnt_en~2 .lut_mask = 64'h4400545044005450;
defparam \inst7|cnt_en~2 .shared_arith = "off";
// synopsys translate_on

assign FETCH = \FETCH~output_o ;

assign EXEC1 = \EXEC1~output_o ;

assign EXEC2 = \EXEC2~output_o ;

assign pc_enale = \pc_enale~output_o ;

assign PC_sload = \PC_sload~output_o ;

assign wren = \wren~output_o ;

assign ACC_output[15] = \ACC_output[15]~output_o ;

assign ACC_output[14] = \ACC_output[14]~output_o ;

assign ACC_output[13] = \ACC_output[13]~output_o ;

assign ACC_output[12] = \ACC_output[12]~output_o ;

assign ACC_output[11] = \ACC_output[11]~output_o ;

assign ACC_output[10] = \ACC_output[10]~output_o ;

assign ACC_output[9] = \ACC_output[9]~output_o ;

assign ACC_output[8] = \ACC_output[8]~output_o ;

assign ACC_output[7] = \ACC_output[7]~output_o ;

assign ACC_output[6] = \ACC_output[6]~output_o ;

assign ACC_output[5] = \ACC_output[5]~output_o ;

assign ACC_output[4] = \ACC_output[4]~output_o ;

assign ACC_output[3] = \ACC_output[3]~output_o ;

assign ACC_output[2] = \ACC_output[2]~output_o ;

assign ACC_output[1] = \ACC_output[1]~output_o ;

assign ACC_output[0] = \ACC_output[0]~output_o ;

assign IRQ[15] = \IRQ[15]~output_o ;

assign IRQ[14] = \IRQ[14]~output_o ;

assign IRQ[13] = \IRQ[13]~output_o ;

assign IRQ[12] = \IRQ[12]~output_o ;

assign IRQ[11] = \IRQ[11]~output_o ;

assign IRQ[10] = \IRQ[10]~output_o ;

assign IRQ[9] = \IRQ[9]~output_o ;

assign IRQ[8] = \IRQ[8]~output_o ;

assign IRQ[7] = \IRQ[7]~output_o ;

assign IRQ[6] = \IRQ[6]~output_o ;

assign IRQ[5] = \IRQ[5]~output_o ;

assign IRQ[4] = \IRQ[4]~output_o ;

assign IRQ[3] = \IRQ[3]~output_o ;

assign IRQ[2] = \IRQ[2]~output_o ;

assign IRQ[1] = \IRQ[1]~output_o ;

assign IRQ[0] = \IRQ[0]~output_o ;

assign memaddress[11] = \memaddress[11]~output_o ;

assign memaddress[10] = \memaddress[10]~output_o ;

assign memaddress[9] = \memaddress[9]~output_o ;

assign memaddress[8] = \memaddress[8]~output_o ;

assign memaddress[7] = \memaddress[7]~output_o ;

assign memaddress[6] = \memaddress[6]~output_o ;

assign memaddress[5] = \memaddress[5]~output_o ;

assign memaddress[4] = \memaddress[4]~output_o ;

assign memaddress[3] = \memaddress[3]~output_o ;

assign memaddress[2] = \memaddress[2]~output_o ;

assign memaddress[1] = \memaddress[1]~output_o ;

assign memaddress[0] = \memaddress[0]~output_o ;

assign PC_out[11] = \PC_out[11]~output_o ;

assign PC_out[10] = \PC_out[10]~output_o ;

assign PC_out[9] = \PC_out[9]~output_o ;

assign PC_out[8] = \PC_out[8]~output_o ;

assign PC_out[7] = \PC_out[7]~output_o ;

assign PC_out[6] = \PC_out[6]~output_o ;

assign PC_out[5] = \PC_out[5]~output_o ;

assign PC_out[4] = \PC_out[4]~output_o ;

assign PC_out[3] = \PC_out[3]~output_o ;

assign PC_out[2] = \PC_out[2]~output_o ;

assign PC_out[1] = \PC_out[1]~output_o ;

assign PC_out[0] = \PC_out[0]~output_o ;

assign Ram_out[15] = \Ram_out[15]~output_o ;

assign Ram_out[14] = \Ram_out[14]~output_o ;

assign Ram_out[13] = \Ram_out[13]~output_o ;

assign Ram_out[12] = \Ram_out[12]~output_o ;

assign Ram_out[11] = \Ram_out[11]~output_o ;

assign Ram_out[10] = \Ram_out[10]~output_o ;

assign Ram_out[9] = \Ram_out[9]~output_o ;

assign Ram_out[8] = \Ram_out[8]~output_o ;

assign Ram_out[7] = \Ram_out[7]~output_o ;

assign Ram_out[6] = \Ram_out[6]~output_o ;

assign Ram_out[5] = \Ram_out[5]~output_o ;

assign Ram_out[4] = \Ram_out[4]~output_o ;

assign Ram_out[3] = \Ram_out[3]~output_o ;

assign Ram_out[2] = \Ram_out[2]~output_o ;

assign Ram_out[1] = \Ram_out[1]~output_o ;

assign Ram_out[0] = \Ram_out[0]~output_o ;

endmodule
