--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1952 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.672ns.
--------------------------------------------------------------------------------

Paths for end point countA_22 (SLICE_X13Y32.D2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_9 (FF)
  Destination:          countA_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.613ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.432 - 0.456)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_9 to countA_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BQ      Tcko                  0.391   countA<11>
                                                       countA_9
    SLICE_X14Y30.C2      net (fanout=2)        0.771   countA<9>
    SLICE_X14Y30.C       Tilo                  0.204   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X15Y30.B1      net (fanout=2)        0.534   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X15Y30.B       Tilo                  0.259   countA<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X13Y32.D2      net (fanout=12)       1.132   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X13Y32.CLK     Tas                   0.322   countA<22>
                                                       countA_22_rstpot
                                                       countA_22
    -------------------------------------------------  ---------------------------
    Total                                      3.613ns (1.176ns logic, 2.437ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_15 (FF)
  Destination:          countA_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.432 - 0.457)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_15 to countA_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.391   countA<18>
                                                       countA_15
    SLICE_X14Y30.C1      net (fanout=2)        0.672   countA<15>
    SLICE_X14Y30.C       Tilo                  0.204   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X15Y30.B1      net (fanout=2)        0.534   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X15Y30.B       Tilo                  0.259   countA<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X13Y32.D2      net (fanout=12)       1.132   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X13Y32.CLK     Tas                   0.322   countA<22>
                                                       countA_22_rstpot
                                                       countA_22
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.176ns logic, 2.338ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_12 (FF)
  Destination:          countA_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.432 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_12 to countA_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.391   countA<14>
                                                       countA_12
    SLICE_X13Y30.C2      net (fanout=2)        0.619   countA<12>
    SLICE_X13Y30.C       Tilo                  0.259   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X15Y30.B3      net (fanout=2)        0.491   GND_5_o_GND_5_o_equal_1_o<24>
    SLICE_X15Y30.B       Tilo                  0.259   countA<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X13Y32.D2      net (fanout=12)       1.132   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X13Y32.CLK     Tas                   0.322   countA<22>
                                                       countA_22_rstpot
                                                       countA_22
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.231ns logic, 2.242ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point countA_20 (SLICE_X13Y32.B1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_9 (FF)
  Destination:          countA_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.440ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.432 - 0.456)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_9 to countA_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BQ      Tcko                  0.391   countA<11>
                                                       countA_9
    SLICE_X14Y30.C2      net (fanout=2)        0.771   countA<9>
    SLICE_X14Y30.C       Tilo                  0.204   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X15Y30.B1      net (fanout=2)        0.534   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X15Y30.B       Tilo                  0.259   countA<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X13Y32.B1      net (fanout=12)       0.959   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X13Y32.CLK     Tas                   0.322   countA<22>
                                                       countA_20_rstpot
                                                       countA_20
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (1.176ns logic, 2.264ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_15 (FF)
  Destination:          countA_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.432 - 0.457)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_15 to countA_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.391   countA<18>
                                                       countA_15
    SLICE_X14Y30.C1      net (fanout=2)        0.672   countA<15>
    SLICE_X14Y30.C       Tilo                  0.204   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>4
    SLICE_X15Y30.B1      net (fanout=2)        0.534   GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X15Y30.B       Tilo                  0.259   countA<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X13Y32.B1      net (fanout=12)       0.959   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X13Y32.CLK     Tas                   0.322   countA<22>
                                                       countA_20_rstpot
                                                       countA_20
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.176ns logic, 2.165ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_12 (FF)
  Destination:          countA_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.300ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.432 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_12 to countA_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.391   countA<14>
                                                       countA_12
    SLICE_X13Y30.C2      net (fanout=2)        0.619   countA<12>
    SLICE_X13Y30.C       Tilo                  0.259   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X15Y30.B3      net (fanout=2)        0.491   GND_5_o_GND_5_o_equal_1_o<24>
    SLICE_X15Y30.B       Tilo                  0.259   countA<14>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5_1
    SLICE_X13Y32.B1      net (fanout=12)       0.959   GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X13Y32.CLK     Tas                   0.322   countA<22>
                                                       countA_20_rstpot
                                                       countA_20
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (1.231ns logic, 2.069ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point countA_1 (SLICE_X13Y27.B4), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_1 (FF)
  Destination:          countA_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_1 to countA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.391   countA<3>
                                                       countA_1
    SLICE_X15Y27.A2      net (fanout=2)        0.629   countA<1>
    SLICE_X15Y27.A       Tilo                  0.259   GND_5_o_GND_5_o_equal_1_o<24>2
                                                       GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X13Y30.B1      net (fanout=2)        0.825   GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y30.B       Tilo                  0.259   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X13Y27.B4      net (fanout=14)       0.734   GND_5_o_GND_5_o_equal_1_o
    SLICE_X13Y27.CLK     Tas                   0.322   countA<3>
                                                       countA_1_rstpot
                                                       countA_1
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.231ns logic, 2.188ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_0 (FF)
  Destination:          countA_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_0 to countA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.391   countA<3>
                                                       countA_0
    SLICE_X15Y27.A1      net (fanout=2)        0.627   countA<0>
    SLICE_X15Y27.A       Tilo                  0.259   GND_5_o_GND_5_o_equal_1_o<24>2
                                                       GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X13Y30.B1      net (fanout=2)        0.825   GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y30.B       Tilo                  0.259   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X13Y27.B4      net (fanout=14)       0.734   GND_5_o_GND_5_o_equal_1_o
    SLICE_X13Y27.CLK     Tas                   0.322   countA<3>
                                                       countA_1_rstpot
                                                       countA_1
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (1.231ns logic, 2.186ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_7 (FF)
  Destination:          countA_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.150 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_7 to countA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DQ      Tcko                  0.391   countA<7>
                                                       countA_7
    SLICE_X15Y27.A3      net (fanout=2)        0.508   countA<7>
    SLICE_X15Y27.A       Tilo                  0.259   GND_5_o_GND_5_o_equal_1_o<24>2
                                                       GND_5_o_GND_5_o_equal_1_o<24>3
    SLICE_X13Y30.B1      net (fanout=2)        0.825   GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y30.B       Tilo                  0.259   clk4Hz
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X13Y27.B4      net (fanout=14)       0.734   GND_5_o_GND_5_o_equal_1_o
    SLICE_X13Y27.CLK     Tas                   0.322   countA<3>
                                                       countA_1_rstpot
                                                       countA_1
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.231ns logic, 2.067ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk4Hz (SLICE_X13Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk4Hz (FF)
  Destination:          clk4Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk4Hz to clk4Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.AQ      Tcko                  0.198   clk4Hz
                                                       clk4Hz
    SLICE_X13Y30.A6      net (fanout=2)        0.025   clk4Hz
    SLICE_X13Y30.CLK     Tah         (-Th)    -0.215   clk4Hz
                                                       clk4Hz_rstpot
                                                       clk4Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clk1kHz (SLICE_X27Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk1kHz (FF)
  Destination:          clk1kHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk1kHz to clk1kHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.AQ      Tcko                  0.198   countB<24>
                                                       clk1kHz
    SLICE_X27Y25.A6      net (fanout=9)        0.025   clk1kHz
    SLICE_X27Y25.CLK     Tah         (-Th)    -0.215   countB<24>
                                                       clk1kHz_rstpot
                                                       clk1kHz
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clk1kHz (SLICE_X27Y25.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_24 (FF)
  Destination:          clk1kHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_24 to clk1kHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.CQ      Tcko                  0.198   countB<24>
                                                       countB_24
    SLICE_X27Y25.A4      net (fanout=27)       0.145   countB<24>
    SLICE_X27Y25.CLK     Tah         (-Th)    -0.215   countB<24>
                                                       clk1kHz_rstpot
                                                       clk1kHz
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.413ns logic, 0.145ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: countA<24>/CLK
  Logical resource: countA_23/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: countA<24>/CLK
  Logical resource: countA_24/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.672|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1952 paths, 0 nets, and 345 connections

Design statistics:
   Minimum period:   3.672ns{1}   (Maximum frequency: 272.331MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 18:16:00 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



