Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun 16 09:36:55 2025
| Host         : MKZ_XPS9500 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spectral_cnn_layer_control_sets_placed.rpt
| Design       : spectral_cnn_layer
| Device       : xczu7ev
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              22 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1071 |          187 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+-------------------+------------------+----------------+--------------+
|  Clock Signal  |                          Enable Signal                          |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | ewm_inst_top_level/complex_mult_inst/CEP                        | reset_IBUF_inst/O |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ewm_inst_top_level/complex_mult_inst/latency_counter[1]_i_1_n_0 | reset_IBUF_inst/O |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | ewm_inst_top_level/kernel_idx[2]_i_1_n_0                        | reset_IBUF_inst/O |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | ewm_inst_top_level/element_idx[3]_i_1_n_0                       | reset_IBUF_inst/O |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | control_inst_top_level/fft_store_idx_counter[3]_i_1_n_0         | reset_IBUF_inst/O |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | fft_inst_top_level/CU_inst/FSM_sequential_state[2]_i_1_n_0      | reset_IBUF_inst/O |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | control_inst_top_level/output_store_idx_counter[6]_i_1_n_0      | reset_IBUF_inst/O |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | ewm_inst_top_level/current_kernel_imag_op[15]_i_1_n_0           | reset_IBUF_inst/O |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | ewm_inst_top_level/current_fft_imag_op[15]_i_1_n_0              | reset_IBUF_inst/O |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | ewm_inst_top_level/current_fft_real_op[15]_i_1_n_0              | reset_IBUF_inst/O |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | ewm_inst_top_level/current_kernel_real_op[15]_i_1_n_0           | reset_IBUF_inst/O |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | ewm_inst_top_level/FSM_onehot_current_ctrl_state_reg[1]         |                   |                3 |             20 |         6.67 |
|  clk_IBUF_BUFG | ewm_inst_top_level/FSM_onehot_current_ctrl_state_reg[1]_0       |                   |                3 |             20 |         6.67 |
|  clk_IBUF_BUFG | ewm_inst_top_level/FSM_onehot_current_ctrl_state_reg[1]_1       |                   |                3 |             20 |         6.67 |
|  clk_IBUF_BUFG | control_inst_top_level/Q[2]                                     |                   |                2 |             20 |        10.00 |
|  clk_IBUF_BUFG | ewm_inst_top_level/E[0]                                         | reset_IBUF_inst/O |                2 |             21 |        10.50 |
|  clk_IBUF_BUFG |                                                                 | reset_IBUF_inst/O |               13 |             22 |         1.69 |
|  clk_IBUF_BUFG | ewm_inst_top_level/current_ewm_state_reg[3]_0[0]                | reset_IBUF_inst/O |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | control_inst_top_level/output_store_idx_counter_reg[5]_1        |                   |                5 |             36 |         7.20 |
|  clk_IBUF_BUFG | control_inst_top_level/output_store_idx_counter_reg[5]_0        |                   |                5 |             36 |         7.20 |
|  clk_IBUF_BUFG | control_inst_top_level/output_store_idx_counter_reg[6]_0        |                   |                5 |             36 |         7.20 |
|  clk_IBUF_BUFG | output_sram_read_en_IBUF_inst/O                                 | reset_IBUF_inst/O |               13 |             39 |         3.00 |
|  clk_IBUF_BUFG | ewm_inst_top_level/ewm_data_out_valid_w                         | reset_IBUF_inst/O |               24 |             64 |         2.67 |
|  clk_IBUF_BUFG | fft_inst_top_level/CU_inst/E[0]                                 | reset_IBUF_inst/O |               28 |             64 |         2.29 |
|  clk_IBUF_BUFG | fft_inst_top_level/CU_inst/FSM_sequential_state_reg[0]_13[0]    | reset_IBUF_inst/O |               23 |             64 |         2.78 |
|  clk_IBUF_BUFG | fft_inst_top_level/CU_inst/FSM_sequential_state_reg[0]_11[0]    | reset_IBUF_inst/O |               26 |             64 |         2.46 |
|  clk_IBUF_BUFG | fft_inst_top_level/CU_inst/FSM_sequential_state_reg[0]_12[0]    | reset_IBUF_inst/O |               24 |             64 |         2.67 |
|  clk_IBUF_BUFG | ewm_inst_top_level/complex_mult_inst/a_i_s0[15]_i_1_n_0         | reset_IBUF_inst/O |               21 |             64 |         3.05 |
|  clk_IBUF_BUFG | ewm_inst_top_level/complex_mult_inst/res_real_reg0              | reset_IBUF_inst/O |                8 |             64 |         8.00 |
|  clk_IBUF_BUFG | fft_inst_top_level/DU_inst/E[0]                                 | reset_IBUF_inst/O |               58 |            448 |         7.72 |
+----------------+-----------------------------------------------------------------+-------------------+------------------+----------------+--------------+


