Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'funct' [D:/VIVADOproject/CPU/lab_4/rtl/controller.v:59]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/VIVADOproject/CPU/lab_4/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/VIVADOproject/CPU/lab_4/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/VIVADOproject/CPU/lab_4/rtl/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/VIVADOproject/CPU/lab_4/rtl/controller.v:80]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/VIVADOproject/CPU/lab_4/rtl/controller.v:84]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/VIVADOproject/CPU/lab_4/rtl/controller.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'op' [D:/VIVADOproject/CPU/lab_4/rtl/datapath.v:205]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
