/* Copyright (c) 2011-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
#ifndef AK4960_CODEC_DIGITAL_H

#define AK4960_CODEC_DIGITAL_H

#define	FLOW_CONTROL_1				(0x0000)
#define	FLOW_CONTROL_2				(0x0001)
#define	FLOW_CONTROL_3				(0x0002)
#define	POWER_MANAGEMENT_1			(0x0003)
#define	POWER_MANAGEMENT_2			(0x0004)
#define	POWER_MANAGEMENT_3			(0x0005)
#define	POWER_MANAGEMENT_4			(0x0006)
#define	POWER_MANAGEMENT_5			(0x0007)
#define	POWER_MANAGEMENT_6			(0x0008)
#define	POWER_MANAGEMENT_7			(0x0009)
#define	POWER_MANAGEMENT_8			(0x000A)
#define	POWER_MANAGEMENT_9			(0x000B)
#define	POWER_MANAGEMENT_10			(0x000C)
#define	MIC_POWER_LEVEL				(0x000F)
#define	MIC_AMP_1_LCH_GAIN			(0x0010)
#define	MIC_AMP_1_RCH_GAIN			(0x0011)
#define	MIC_AMP_2_LCH_GAIN			(0x0012)
#define	MIC_AMP_3_RCH_GAIN			(0x0013)
#define	INPUT_ATT_1					(0x0014)
#define	INPUT_ATT_2					(0x0015)
#define	CHARGE_PUMP_1_SETTING_1		(0x0016)
#define	CLOCK_MODE_SELECT			(0x0020)
#define	DIGITAL_FILTER_SELECT_1		(0x0021)
#define	DIGITAL_FILTER_SELECT_2		(0x0022)
#define	DIGITAL_FILTER_SELECT_3		(0x0023)
#define	DIGITAL_MIC_1				(0x0024)
#define	DIGITAL_MIC_2				(0x0025)
#define	DAC1_MONO_MIXING			(0x0027)
#define	DAC2_MONO_MIXING			(0x0028)
#define	OUTPUT_VOLUME_SETTING		(0x0029)
#define	CHARGE_PUMP_2_SETTING_1		(0x002A)
#define	CHARGE_PUMP_2_SETTING_2		(0x002B)
#define	CHARGE_PUMP_3_SETTING_1		(0x002C)
#define	MODE_CONTROL				(0x002D)
#define DETECTION_EVENT_RESET		(0x0038)
#define EVENT_MASK_SETTING			(0x0039)
#define DETECTION_POWER_MANAGEMENT	(0x003A)
#define	DETECTION_SETTING			(0x003B)
#define	MIC_INPUT_SELECTOR_1		(0x003C)
#define	MIC_INPUT_SELECTOR_2		(0x003D)
#define	LCH_OUTPUT_VOLUME_1			(0x003E)
#define	RCH_OUTPUT_VOLUME_1			(0x003F)
#define	LCH_OUTPUT_VOLUME_2			(0x0040)
#define	RCH_OUTPUT_VOLUME_2			(0x0041)
#define	HP1_VOLUME_CONTROL			(0x0042)
#define	HP2_VOLUME_CONTROL			(0x0043)
#define	HP3_VOLUME_CONTROL			(0x0044)
#define	HP4_VOLUME_CONTROL			(0x0045)
#define PLL1_SOURCE_SELECTOR		(0x0048)
#define PLL1_REF_DIVISOR_H8			(0x0049)
#define PLL1_REF_DIVISOR_L8			(0x004A)
#define PLL1_FB_DIVISOR_H8			(0x004B)
#define PLL1_FB_DIVISOR_L8			(0x004C)
#define PLL2_SOURCE_SELECTOR		(0x004D)
#define PLL2_REF_DIVISOR_H8			(0x004E)
#define PLL2_REF_DIVISOR_L8			(0x004F)
#define PLL2_FB_DIVISOR_H8			(0x0050)
#define PLL2_FB_DIVISOR_L8			(0x0051)
#define MSYNC1_MSN_CKS				(0x0052)
#define MSYNC1_BDV					(0x0053)
#define MSYNC1_SDV					(0x0054)
#define MSYNC2_MSN_CKS				(0x0055)
#define MSYNC2_BDV					(0x0056)
#define MSYNC2_SDV					(0x0057)
#define MSYNC3_MSN_CKS				(0x0058)
#define MSYNC3_BDV					(0x0059)
#define MSYNC3_SDV					(0x005A)
#define MSYNC4_MSN_CKS				(0x005B)
#define MSYNC4_BDV					(0x005C)
#define MSYNC4_SDV					(0x005D)
#define MSYNC5_MSN_CKS				(0x005E)
#define MCKO_SOURCE_SELECTOR		(0x005F)
#define MCKO_DIVIDER				(0x0060)
#define CDCMCLK_SOURCE_SELECTOR		(0x0061)
#define CDCMCLK_DIVIDER				(0x0062)
#define DSPMCLK_SOURCE_SELECTOR		(0x0063)
#define MSYNC5_BDV					(0x0064)
#define MSYNC5_SDV					(0x0065)
#define SYNC_DOMAIN_SELECTOR1		(0x0066)
#define SYNC_DOMAIN_SELECTOR2		(0x0067)
#define SYNC_DOMAIN_SELECTOR3		(0x0068)
#define SYNC_DOMAIN_SELECTOR4		(0x0069)
#define SYNC_DOMAIN_SELECTOR5		(0x006A)
#define SYNC_DOMAIN_SELECTOR6		(0x006B)
#define SYNC_DOMAIN_SELECTOR7		(0x006C)
#define SDTO1_SOURCE_SELECTOR		(0x006D)
#define SDTO2_SOURCE_SELECTOR		(0x006E)
#define SDTO3_SOURCE_SELECTOR		(0x006F)
#define SDTO4_SOURCE_SELECTOR		(0x0070)
#define SBO1_SOURCE_SELECTOR		(0x0071)
#define SBO2_SOURCE_SELECTOR		(0x0072)
#define DAC1_SOURCE_SELECTOR		(0x0073)
#define DAC2_SOURCE_SELECTOR		(0x0074)
#define DSPI1_SOURCE_SELECTOR		(0x0075)
#define DSPI2_SOURCE_SELECTOR		(0x0076)
#define DSPI3_SOURCE_SELECTOR		(0x0077)
#define DSPI4_SOURCE_SELECTOR		(0x0078)
#define DSPI5_SOURCE_SELECTOR		(0x0079)
#define MIXAI1_SOURCE_SELECTOR		(0x007A)
#define MIXAI2_SOURCE_SELECTOR		(0x007B)
#define MIXBI1_SOURCE_SELECTOR		(0x007C)
#define MIXBI2_SOURCE_SELECTOR		(0x007D)
#define SRCAI_SOURCE_SELECTOR		(0x007E)
#define SRCBI_SOURCE_SELECTOR		(0x007F)
#define SRCCI_SOURCE_SELECTOR		(0x0080)
#define SRCDI_SOURCE_SELECTOR		(0x0081)
#define SDTO1_AIF_FORMAT			(0x0082)
#define SDTO2_AIF_FORMAT			(0x0083)
#define SDTO3_AIF_FORMAT			(0x0084)
#define SDTO4_AIF_FORMAT			(0x0085)
#define SDTO5_AIF_FORMAT			(0x0086)
#define STATUS_PIN_SETTING1			(0x0087)
#define STATUS_PIN_SETTING2			(0x0088)
#define DSP_SETTING1				(0x0089)
#define DSP_SETTING2				(0x008A)
#define DSP_SETTING3				(0x008B)
#define SDTO1_SETTING				(0x008C)
#define SRC_CLK_SETTING				(0x008D)
#define SRC_MUTE_CONTROL			(0x008E)
#define MIXER_A_CONTROL				(0x008F)
#define MIXER_B_CONTROL				(0x0090)
#define CRC_SETTING_1				(0x0091)
#define CRC_SETTING_2				(0x0092)
#define VIRTUAL_ADDRESS_CONTROL		(0x0093)
#define EXTERNAL_JUMP				(0x0094)
#define RUN_STATE_DATA_LENGTH		(0x0095)
#define RUN_STATE_START_ADDR1		(0x0096)
#define RUN_STATE_START_ADDR2		(0x0097)
#define RUN_STATE_DATA_1			(0x0098)
#define RUN_STATE_DATA_2			(0x0099)
#define RUN_STATE_DATA_3			(0x009A)
#define RUN_STATE_DATA_4			(0x009B)
#define RUN_STATE_DATA_5			(0x009C)
#define RUN_STATE_DATA_6			(0x009D)
#define RUN_STATE_DATA_7			(0x009E)
#define RUN_STATE_DATA_8			(0x009F)
#define RUN_STATE_DATA_9			(0x00A0)
#define RUN_STATE_DATA_10			(0x00A1)
#define RUN_STATE_DATA_11			(0x00A2)
#define RUN_STATE_DATA_12			(0x00A3)
#define RUN_STATE_DATA_13			(0x00A4)
#define RUN_STATE_DATA_14			(0x00A5)
#define RUN_STATE_DATA_15			(0x00A6)
#define RUN_STATE_DATA_16			(0x00A7)
#define RUN_STATE_DATA_17			(0x00A8)
#define RUN_STATE_DATA_18			(0x00A9)
#define RUN_STATE_DATA_19			(0x00AA)
#define RUN_STATE_DATA_20			(0x00AB)
#define RUN_STATE_DATA_21			(0x00AC)
#define RUN_STATE_DATA_22			(0x00AD)
#define RUN_STATE_DATA_23			(0x00AE)
#define RUN_STATE_DATA_24			(0x00AF)
#define RUN_STATE_DATA_25			(0x00B0)
#define RUN_STATE_DATA_26			(0x00B1)
#define RUN_STATE_DATA_27			(0x00B2)
#define RUN_STATE_DATA_28			(0x00B3)
#define RUN_STATE_DATA_29			(0x00B4)
#define RUN_STATE_DATA_30			(0x00B5)
#define RUN_STATE_DATA_31			(0x00B6)
#define RUN_STATE_DATA_32			(0x00B7)
#define RUN_STATE_DATA_33			(0x00B8)
#define RUN_STATE_DATA_34			(0x00B9)
#define RUN_STATE_DATA_35			(0x00BA)
#define RUN_STATE_DATA_36			(0x00BB)
#define RUN_STATE_DATA_37			(0x00BC)
#define RUN_STATE_DATA_38			(0x00BD)
#define RUN_STATE_DATA_39			(0x00BE)
#define RUN_STATE_DATA_40			(0x00BF)
#define RUN_STATE_DATA_41			(0x00C0)
#define RUN_STATE_DATA_42			(0x00C1)
#define RUN_STATE_DATA_43			(0x00C2)
#define RUN_STATE_DATA_44			(0x00C3)
#define RUN_STATE_DATA_45			(0x00C4)
#define RUN_STATE_DATA_46			(0x00C5)
#define RUN_STATE_DATA_47			(0x00C6)
#define RUN_STATE_DATA_48			(0x00C7)
#define CRAM_RUN_EXE				(0x00C8)
#define OFFREG_RUN_EXE				(0x00C9)
#define PRAM_READY					(0x00CA)
#define	MIR_HOLD					(0x00CB)
#define SLIMBUS_OVERFLOW_1			(0x00CC)
#define SLIMBUS_OVERFLOW_2			(0x00CD)
#define SLIMBUS_UNDERRUN_1			(0x00CE)
#define SLIMBUS_UNDERRUN_2			(0x00CF)
#define CRC_RESULT_H8				(0x00D0)
#define CRC_RESULT_L8				(0x00D1)
#define DEVICE_CODE					(0x00D2)
#define HARDWARE_KEY				(0x00D3)
#define	JACK_DETECTION_EVENT		(0x00D4)
#define JACK_DETECTION_STATUS		(0x00D5)
#define MIC_LEVEL_DETECTION			(0x00D6)
#define DSP_STATUS					(0x00D7)
#define SRC_STATUS					(0x00D8)
#define MIR1_REGISTER_1				(0x00D9)
#define MIR1_REGISTER_2				(0x00DA)
#define MIR1_REGISTER_3				(0x00DB)
#define MIR1_REGISTER_4				(0x00DC)
#define MIR2_REGISTER_1				(0x00DD)
#define MIR2_REGISTER_2				(0x00DE)
#define MIR2_REGISTER_3				(0x00DF)
#define MIR2_REGISTER_4				(0x00E0)
#define MIR3_REGISTER_1				(0x00E1)
#define MIR3_REGISTER_2				(0x00E2)
#define MIR3_REGISTER_3				(0x00E3)
#define MIR3_REGISTER_4				(0x00E4)
#define MIR4_REGISTER_1				(0x00E5)
#define MIR4_REGISTER_2				(0x00E6)
#define MIR4_REGISTER_3				(0x00E7)
#define MIR4_REGISTER_4				(0x00E8)

/* Default Value */
#define	FLOW_CONTROL_1__POR				(0x00)
#define	FLOW_CONTROL_2__POR				(0x00)
#define	FLOW_CONTROL_3__POR				(0x00)
#define	POWER_MANAGEMENT_1__POR			(0x00)
#define	POWER_MANAGEMENT_2__POR			(0x00)
#define	POWER_MANAGEMENT_3__POR			(0x00)
#define	POWER_MANAGEMENT_4__POR			(0x00)
#define	POWER_MANAGEMENT_5__POR			(0x00)
#define	POWER_MANAGEMENT_6__POR			(0x00)
#define	POWER_MANAGEMENT_7__POR			(0x00)
#define	POWER_MANAGEMENT_8__POR			(0x00)
#define	POWER_MANAGEMENT_9__POR			(0x00)
#define	POWER_MANAGEMENT_10__POR		(0x00)
#define	MIC_POWER_LEVEL__POR			(0x00)
#define	MIC_AMP_1_LCH_GAIN__POR			(0x00)
#define	MIC_AMP_1_RCH_GAIN__POR			(0x00)
#define	MIC_AMP_2_LCH_GAIN__POR			(0x00)
#define	MIC_AMP_3_RCH_GAIN__POR			(0x00)
#define	INPUT_ATT_1__POR				(0x00)
#define	INPUT_ATT_2__POR				(0x00)
#define	CHARGE_PUMP_1_SETTING_1__POR	(0x00)
#define	CLOCK_MODE_SELECT__POR			(0x00)
#define	DIGITAL_FILTER_SELECT_1__POR	(0x00)
#define	DIGITAL_FILTER_SELECT_2__POR	(0x00)
#define	DIGITAL_FILTER_SELECT_3__POR	(0x00)
#define	DIGITAL_MIC_1__POR				(0x00)
#define	DIGITAL_MIC_2__POR				(0x00)
#define	DAC1_MONO_MIXING__POR			(0x00)
#define	DAC2_MONO_MIXING__POR			(0x00)
#define	OUTPUT_VOLUME_SETTING__POR		(0x00)
#define	CHARGE_PUMP_2_SETTING_1__POR	(0x00)
#define	CHARGE_PUMP_2_SETTING_2__POR	(0x00)
#define	CHARGE_PUMP_3_SETTING_1__POR	(0x00)
#define	MODE_CONTROL__POR				(0x00)
#define	DETECTION_EVENT_RESET__POR		(0x00)
#define	EVENT_MASK_SETTING__POR			(0x00)
#define	DETECTION_POWER_MANAGEMENT__POR	(0x00)
#define	DETECTION_SETTING__POR			(0x00)
#define	MIC_INPUT_SELECTOR_1__POR 		(0x10)
#define	MIC_INPUT_SELECTOR_2__POR 		(0x32)
#define	LCH_OUTPUT_VOLUME_1__POR 		(0x19)
#define	RCH_OUTPUT_VOLUME_1__POR 		(0x19)
#define	LCH_OUTPUT_VOLUME_2__POR 		(0x19)
#define	RCH_OUTPUT_VOLUME_2__POR 		(0x19)
#define	HP1_VOLUME_CONTROL__POR 		(0xD5)
#define	HP2_VOLUME_CONTROL__POR 		(0x15)
#define	HP3_VOLUME_CONTROL__POR 		(0x15)
#define	HP4_VOLUME_CONTROL__POR 		(0x15)
#define	PLL1_SOURCE_SELECTOR__POR		(0x00)
#define	PLL1_REF_DIVISOR_H8__POR		(0x00)
#define	PLL1_REF_DIVISOR_L8__POR		(0x00)
#define	PLL1_FB_DIVISOR_H8__POR			(0x00)
#define	PLL1_FB_DIVISOR_L8__POR			(0x00)
#define	PLL2_SOURCE_SELECTOR__POR		(0x00)
#define	PLL2_REF_DIVISOR_H8__POR		(0x00)
#define	PLL2_REF_DIVISOR_L8__POR		(0x00)
#define	PLL2_FB_DIVISOR_H8__POR			(0x00)
#define	PLL2_FB_DIVISOR_L8__POR			(0x00)
#define	MSYNC1_MSN_CKS__POR				(0x00)
#define	MSYNC1_BDV__POR					(0x00)
#define	MSYNC1_SDV__POR					(0x00)
#define	MSYNC2_MSN_CKS__POR				(0x00)
#define	MSYNC2_BDV__POR					(0x00)
#define	MSYNC2_SDV__POR					(0x00)
#define	MSYNC3_MSN_CKS__POR				(0x00)
#define	MSYNC3_BDV__POR					(0x00)
#define	MSYNC3_SDV__POR					(0x00)
#define	MSYNC4_MSN_CKS__POR				(0x00)
#define	MSYNC4_BDV__POR					(0x00)
#define	MSYNC4_SDV__POR					(0x00)
#define	MSYNC5_MSN_CKS__POR				(0x00)
#define	MCKO_SOURCE_SELECTOR__POR		(0x00)
#define	MCKO_DIVIDER__POR				(0x00)
#define	CDCMCLK_SOURCE_SELECTOR__POR	(0x00)
#define	CDCMCLK_DIVIDER__POR			(0x00)
#define	DSPMCLK_SOURCE_SELECTOR__POR	(0x00)
#define	MSYNC5_BDV__POR					(0x00)
#define	MSYNC5_SDV__POR					(0x00)
#define	SYNC_DOMAIN_SELECTOR1__POR		(0x00)
#define	SYNC_DOMAIN_SELECTOR2__POR		(0x00)
#define	SYNC_DOMAIN_SELECTOR3__POR		(0x00)
#define	SYNC_DOMAIN_SELECTOR4__POR		(0x00)
#define	SYNC_DOMAIN_SELECTOR5__POR		(0x00)
#define	SYNC_DOMAIN_SELECTOR6__POR		(0x00)
#define	SYNC_DOMAIN_SELECTOR7__POR		(0x00)
#define	SDTO1_SOURCE_SELECTOR__POR		(0x00)
#define	SDTO2_SOURCE_SELECTOR__POR		(0x00)
#define	SDTO3_SOURCE_SELECTOR__POR		(0x00)
#define	SDTO4_SOURCE_SELECTOR__POR		(0x00)
#define	SBO1_SOURCE_SELECTOR__POR		(0x00)
#define	SBO2_SOURCE_SELECTOR__POR		(0x00)
#define	DAC1_SOURCE_SELECTOR__POR		(0x00)
#define	DAC2_SOURCE_SELECTOR__POR		(0x00)
#define	DSPI1_SOURCE_SELECTOR__POR		(0x00)
#define	DSPI2_SOURCE_SELECTOR__POR		(0x00)
#define	DSPI3_SOURCE_SELECTOR__POR		(0x00)
#define	DSPI4_SOURCE_SELECTOR__POR		(0x00)
#define	DSPI5_SOURCE_SELECTOR__POR		(0x00)
#define	MIXAI1_SOURCE_SELECTOR__POR		(0x00)
#define	MIXAI2_SOURCE_SELECTOR__POR		(0x00)
#define	MIXBI1_SOURCE_SELECTOR__POR		(0x00)
#define	MIXBI2_SOURCE_SELECTOR__POR		(0x00)
#define	SRCAI_SOURCE_SELECTOR__POR		(0x00)
#define	SRCBI_SOURCE_SELECTOR__POR		(0x00)
#define	SRCCI_SOURCE_SELECTOR__POR		(0x00)
#define	SRCDI_SOURCE_SELECTOR__POR		(0x00)
#define	SDTO1_AIF_FORMAT__POR			(0x00)
#define	SDTO2_AIF_FORMAT__POR			(0x00)
#define	SDTO3_AIF_FORMAT__POR			(0x00)
#define	SDTO4_AIF_FORMAT__POR			(0x00)
#define	SDTO5_AIF_FORMAT__POR			(0x00)
#define	STATUS_PIN_SETTING1__POR		(0x00)
#define	STATUS_PIN_SETTING2__POR		(0x00)
#define	DSP_SETTING1__POR				(0x00)
#define	DSP_SETTING2__POR				(0x00)
#define	DSP_SETTING3__POR				(0x00)
#define	SDTO1_SETTING__POR				(0x00)
#define	SRC_CLK_SETTING__POR			(0x00)
#define	SRC_MUTE_CONTROL__POR			(0x00)
#define	MIXER_A_CONTROL__POR			(0x00)
#define	MIXER_B_CONTROL__POR			(0x00)
#define	CRC_SETTING_1__POR				(0x00)
#define	CRC_SETTING_2__POR				(0x00)
#define	VIRTUAL_ADDRESS_CONTROL__POR	(0x00)
#define	EXTERNAL_JUMP__POR				(0x00)
#define	RUN_STATE_DATA_LENGTH__POR		(0x00)
#define	RUN_STATE_START_ADDR1__POR		(0x00)
#define	RUN_STATE_START_ADDR2__POR		(0x00)
#define	RUN_STATE_DATA_1__POR			(0x00)
#define	RUN_STATE_DATA_2__POR			(0x00)
#define	RUN_STATE_DATA_3__POR			(0x00)
#define	RUN_STATE_DATA_4__POR			(0x00)
#define	RUN_STATE_DATA_5__POR			(0x00)
#define	RUN_STATE_DATA_6__POR			(0x00)
#define	RUN_STATE_DATA_7__POR			(0x00)
#define	RUN_STATE_DATA_8__POR			(0x00)
#define	RUN_STATE_DATA_9__POR			(0x00)
#define	RUN_STATE_DATA_10__POR			(0x00)
#define	RUN_STATE_DATA_11__POR			(0x00)
#define	RUN_STATE_DATA_12__POR			(0x00)
#define	RUN_STATE_DATA_13__POR			(0x00)
#define	RUN_STATE_DATA_14__POR			(0x00)
#define	RUN_STATE_DATA_15__POR			(0x00)
#define	RUN_STATE_DATA_16__POR			(0x00)
#define	RUN_STATE_DATA_17__POR			(0x00)
#define	RUN_STATE_DATA_18__POR			(0x00)
#define	RUN_STATE_DATA_19__POR			(0x00)
#define	RUN_STATE_DATA_20__POR			(0x00)
#define	RUN_STATE_DATA_21__POR			(0x00)
#define	RUN_STATE_DATA_22__POR			(0x00)
#define	RUN_STATE_DATA_23__POR			(0x00)
#define	RUN_STATE_DATA_24__POR			(0x00)
#define	RUN_STATE_DATA_25__POR			(0x00)
#define	RUN_STATE_DATA_26__POR			(0x00)
#define	RUN_STATE_DATA_27__POR			(0x00)
#define	RUN_STATE_DATA_28__POR			(0x00)
#define	RUN_STATE_DATA_29__POR			(0x00)
#define	RUN_STATE_DATA_30__POR			(0x00)
#define	RUN_STATE_DATA_31__POR			(0x00)
#define	RUN_STATE_DATA_32__POR			(0x00)
#define	RUN_STATE_DATA_33__POR			(0x00)
#define	RUN_STATE_DATA_34__POR			(0x00)
#define	RUN_STATE_DATA_35__POR			(0x00)
#define	RUN_STATE_DATA_36__POR			(0x00)
#define	RUN_STATE_DATA_37__POR			(0x00)
#define	RUN_STATE_DATA_38__POR			(0x00)
#define	RUN_STATE_DATA_39__POR			(0x00)
#define	RUN_STATE_DATA_40__POR			(0x00)
#define	RUN_STATE_DATA_41__POR			(0x00)
#define	RUN_STATE_DATA_42__POR			(0x00)
#define	RUN_STATE_DATA_43__POR			(0x00)
#define	RUN_STATE_DATA_44__POR			(0x00)
#define	RUN_STATE_DATA_45__POR			(0x00)
#define	RUN_STATE_DATA_46__POR			(0x00)
#define	RUN_STATE_DATA_47__POR			(0x00)
#define	RUN_STATE_DATA_48__POR			(0x00)
#define	CRAM_RUN_EXE__POR				(0x00)
#define	OFFREG_RUN_EXE__POR				(0x00)
#define	PRAM_READY__POR					(0x00)
#define	MIR_HOLD__POR					(0x00)
#define	SLIMBUS_OVERFLOW_1__POR			(0x00)
#define	SLIMBUS_OVERFLOW_2__POR			(0x00)
#define	SLIMBUS_UNDERRUN_1__POR			(0x00)
#define	SLIMBUS_UNDERRUN_2__POR			(0x00)
#define	CRC_RESULT_H8__POR				(0x00)
#define	CRC_RESULT_L8__POR				(0x00)
#define	DEVICE_CODE__POR				(0x00)
#define	HARDWARE_KEY__POR				(0x00)
#define	JACK_DETECTION_EVENT__POR		(0x00)
#define	JACK_DETECTION_STATUS__POR		(0x00)
#define	MIC_LEVEL_DETECTION__POR		(0x00)
#define	DSP_STATUS__POR					(0x00)
#define	SRC_STATUS__POR					(0x00)
#define	MIR1_REGISTER_1__POR			(0x00)
#define	MIR1_REGISTER_2__POR			(0x00)
#define	MIR1_REGISTER_3__POR			(0x00)
#define	MIR1_REGISTER_4__POR			(0x00)
#define	MIR2_REGISTER_1__POR			(0x00)
#define	MIR2_REGISTER_2__POR			(0x00)
#define	MIR2_REGISTER_3__POR			(0x00)
#define	MIR2_REGISTER_4__POR			(0x00)
#define	MIR3_REGISTER_1__POR			(0x00)
#define	MIR3_REGISTER_2__POR			(0x00)
#define	MIR3_REGISTER_3__POR			(0x00)
#define	MIR3_REGISTER_4__POR			(0x00)
#define	MIR4_REGISTER_1__POR			(0x00)
#define	MIR4_REGISTER_2__POR			(0x00)
#define	MIR4_REGISTER_3__POR			(0x00)
#define	MIR4_REGISTER_4__POR			(0x00)

#endif

