#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c4a7bd2ee00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c4a7bd2d6b0 .scope module, "thiele_cpu" "thiele_cpu" 3 24;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "partition_ops";
    .port_info 6 /OUTPUT 32 "mdl_ops";
    .port_info 7 /OUTPUT 32 "info_gain";
    .port_info 8 /OUTPUT 32 "mu";
    .port_info 9 /OUTPUT 32 "mem_addr";
    .port_info 10 /OUTPUT 32 "mem_wdata";
    .port_info 11 /INPUT 32 "mem_rdata";
    .port_info 12 /OUTPUT 1 "mem_we";
    .port_info 13 /OUTPUT 1 "mem_en";
    .port_info 14 /OUTPUT 1 "logic_req";
    .port_info 15 /OUTPUT 32 "logic_addr";
    .port_info 16 /INPUT 1 "logic_ack";
    .port_info 17 /INPUT 32 "logic_data";
    .port_info 18 /OUTPUT 1 "py_req";
    .port_info 19 /OUTPUT 32 "py_code_addr";
    .port_info 20 /INPUT 1 "py_ack";
    .port_info 21 /INPUT 32 "py_result";
    .port_info 22 /INPUT 32 "instr_data";
    .port_info 23 /OUTPUT 32 "pc";
P_0x5c4a7bd46fc0 .param/l "ALU_CTX_MDLACC" 1 3 175, C4<00000001>;
P_0x5c4a7bd47000 .param/l "ALU_CTX_ORACLE" 1 3 178, C4<00000100>;
P_0x5c4a7bd47040 .param/l "ALU_CTX_PDISCOVER1" 1 3 176, C4<00000010>;
P_0x5c4a7bd47080 .param/l "ALU_CTX_PDISCOVER2" 1 3 177, C4<00000011>;
P_0x5c4a7bd470c0 .param/l "CSR_CERT_ADDR" 1 3 79, C4<00000000>;
P_0x5c4a7bd47100 .param/l "CSR_ERROR" 1 3 81, C4<00000010>;
P_0x5c4a7bd47140 .param/l "CSR_INFO_GAIN" 1 3 84, C4<00000101>;
P_0x5c4a7bd47180 .param/l "CSR_MDL_OPS" 1 3 83, C4<00000100>;
P_0x5c4a7bd471c0 .param/l "CSR_PARTITION_OPS" 1 3 82, C4<00000011>;
P_0x5c4a7bd47200 .param/l "CSR_STATUS" 1 3 80, C4<00000001>;
P_0x5c4a7bd47240 .param/l "MAX_MU" 1 3 72, C4<11111111111111111111111111111111>;
P_0x5c4a7bd47280 .param/l "NUM_MODULES" 1 3 69, +C4<00000000000000000000000001000000>;
P_0x5c4a7bd472c0 .param/l "OPCODE_CHSH_TRIAL" 1 4 18, C4<00001001>;
P_0x5c4a7bd47300 .param/l "OPCODE_EMIT" 1 4 23, C4<00001110>;
P_0x5c4a7bd47340 .param/l "OPCODE_HALT" 1 4 25, C4<11111111>;
P_0x5c4a7bd47380 .param/l "OPCODE_LASSERT" 1 4 12, C4<00000011>;
P_0x5c4a7bd473c0 .param/l "OPCODE_LJOIN" 1 4 13, C4<00000100>;
P_0x5c4a7bd47400 .param/l "OPCODE_MDLACC" 1 4 14, C4<00000101>;
P_0x5c4a7bd47440 .param/l "OPCODE_ORACLE_HALTS" 1 4 24, C4<00001111>;
P_0x5c4a7bd47480 .param/l "OPCODE_PDISCOVER" 1 4 15, C4<00000110>;
P_0x5c4a7bd474c0 .param/l "OPCODE_PMERGE" 1 4 11, C4<00000010>;
P_0x5c4a7bd47500 .param/l "OPCODE_PNEW" 1 4 9, C4<00000000>;
P_0x5c4a7bd47540 .param/l "OPCODE_PSPLIT" 1 4 10, C4<00000001>;
P_0x5c4a7bd47580 .param/l "OPCODE_PYEXEC" 1 4 17, C4<00001000>;
P_0x5c4a7bd475c0 .param/l "OPCODE_XFER" 1 4 16, C4<00000111>;
P_0x5c4a7bd47600 .param/l "OPCODE_XOR_ADD" 1 4 20, C4<00001011>;
P_0x5c4a7bd47640 .param/l "OPCODE_XOR_LOAD" 1 4 19, C4<00001010>;
P_0x5c4a7bd47680 .param/l "OPCODE_XOR_RANK" 1 4 22, C4<00001101>;
P_0x5c4a7bd476c0 .param/l "OPCODE_XOR_SWAP" 1 4 21, C4<00001100>;
P_0x5c4a7bd47700 .param/l "REGION_SIZE" 1 3 70, +C4<00000000000000000000010000000000>;
P_0x5c4a7bd47740 .param/l "STATE_ALU_WAIT" 1 3 168, C4<0111>;
P_0x5c4a7bd47780 .param/l "STATE_ALU_WAIT2" 1 3 169, C4<1000>;
P_0x5c4a7bd477c0 .param/l "STATE_COMPLETE" 1 3 167, C4<0110>;
P_0x5c4a7bd47800 .param/l "STATE_DECODE" 1 3 162, C4<0001>;
P_0x5c4a7bd47840 .param/l "STATE_EXECUTE" 1 3 163, C4<0010>;
P_0x5c4a7bd47880 .param/l "STATE_FETCH" 1 3 161, C4<0000>;
P_0x5c4a7bd478c0 .param/l "STATE_LOGIC" 1 3 165, C4<0100>;
P_0x5c4a7bd47900 .param/l "STATE_MEMORY" 1 3 164, C4<0011>;
P_0x5c4a7bd47940 .param/l "STATE_PDISCOVER_ARM2" 1 3 172, C4<1011>;
P_0x5c4a7bd47980 .param/l "STATE_PDISCOVER_LAUNCH2" 1 3 171, C4<1010>;
P_0x5c4a7bd479c0 .param/l "STATE_PYTHON" 1 3 166, C4<0101>;
P_0x5c4a7bd47a00 .param/l "STATE_RECEIPT_HOLD" 1 3 170, C4<1001>;
L_0x5c4a7bd34070 .functor BUFZ 32, v0x5c4a7bd6b450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7834ab9fea88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x5c4a7bd28880 .functor BUFZ 32, o0x7834ab9fea88, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c4a7bd6cc90 .functor BUFZ 32, v0x5c4a7bd68c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c4a7bd6cd60 .functor BUFZ 32, v0x5c4a7bd68d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c4a7bd6ce60 .functor BUFZ 32, v0x5c4a7bd68ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c4a7bd6cf30 .functor BUFZ 32, v0x5c4a7bd6b290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c4a7bd6d040 .functor BUFZ 32, v0x5c4a7bd69e30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c4a7bd6d0e0 .functor BUFZ 32, v0x5c4a7bd69500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c4a7bd6d200 .functor BUFZ 32, v0x5c4a7bd6a5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c4a7bd6d790 .functor OR 1, L_0x5c4a7bd6d490, L_0x5c4a7bd6d5e0, C4<0>, C4<0>;
L_0x5c4a7bd7e0e0 .functor BUFZ 32, v0x5c4a7bd6b450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7834ab9b4018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5c4a7bd67c00_0 .net/2u *"_ivl_26", 3 0, L_0x7834ab9b4018;  1 drivers
v0x5c4a7bd67d00_0 .net *"_ivl_28", 0 0, L_0x5c4a7bd6d490;  1 drivers
L_0x7834ab9b4060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5c4a7bd67dc0_0 .net/2u *"_ivl_30", 3 0, L_0x7834ab9b4060;  1 drivers
v0x5c4a7bd67eb0_0 .net *"_ivl_32", 0 0, L_0x5c4a7bd6d5e0;  1 drivers
L_0x7834ab9b40f0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5c4a7bd67f70_0 .net/2u *"_ivl_38", 3 0, L_0x7834ab9b40f0;  1 drivers
L_0x7834ab9b4138 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c4a7bd68050_0 .net/2u *"_ivl_42", 23 0, L_0x7834ab9b4138;  1 drivers
v0x5c4a7bd68130_0 .net *"_ivl_44", 39 0, L_0x5c4a7bd7da50;  1 drivers
L_0x7834ab9b4180 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5c4a7bd68210_0 .net/2u *"_ivl_48", 3 0, L_0x7834ab9b4180;  1 drivers
L_0x7834ab9b41c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c4a7bd682f0_0 .net/2u *"_ivl_52", 23 0, L_0x7834ab9b41c8;  1 drivers
v0x5c4a7bd683d0_0 .net *"_ivl_54", 39 0, L_0x5c4a7bd7deb0;  1 drivers
v0x5c4a7bd684b0_0 .var "alu_context", 7 0;
v0x5c4a7bd68590_0 .var "alu_return_state", 3 0;
v0x5c4a7bd68670_0 .net "cert_addr", 31 0, L_0x5c4a7bd6cc90;  1 drivers
o0x7834ab9fd828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c4a7bd68750_0 .net "clk", 0 0, o0x7834ab9fd828;  0 drivers
v0x5c4a7bd687f0_0 .var "clz8_in", 7 0;
v0x5c4a7bd688b0_0 .net "clz8_out", 3 0, v0x5c4a7bd289a0_0;  1 drivers
v0x5c4a7bd68950_0 .net "core_status", 31 0, v0x5c4a7bd66750_0;  1 drivers
v0x5c4a7bd68b30_0 .net "cost_gate_open", 0 0, v0x5c4a7bd668c0_0;  1 drivers
v0x5c4a7bd68c00_0 .var "csr_cert_addr", 31 0;
v0x5c4a7bd68ca0_0 .var "csr_error", 31 0;
v0x5c4a7bd68d80_0 .var "csr_status", 31 0;
v0x5c4a7bd68e60_0 .net "current_instr", 31 0, L_0x5c4a7bd28880;  1 drivers
v0x5c4a7bd68f50_0 .var "current_module", 5 0;
v0x5c4a7bd69010 .array "data_mem", 255 0, 31 0;
v0x5c4a7bd690d0_0 .net "enforcement_active", 0 0, v0x5c4a7bd66ab0_0;  1 drivers
v0x5c4a7bd691a0_0 .net "error_code", 31 0, L_0x5c4a7bd6ce60;  1 drivers
v0x5c4a7bd69260_0 .var "even_count", 31 0;
v0x5c4a7bd69340_0 .var "i", 31 0;
v0x5c4a7bd69420_0 .net "info_gain", 31 0, L_0x5c4a7bd6d0e0;  1 drivers
v0x5c4a7bd69500_0 .var "info_gain_counter", 31 0;
v0x5c4a7bd695e0_0 .var "info_gain_value", 31 0;
v0x5c4a7bd696c0_0 .net "instr_allowed", 0 0, v0x5c4a7bd66c50_0;  1 drivers
v0x5c4a7bd69790_0 .net "instr_data", 31 0, o0x7834ab9fea88;  0 drivers
v0x5c4a7bd69850_0 .var "j", 31 0;
o0x7834ab9feae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c4a7bd69930_0 .net "logic_ack", 0 0, o0x7834ab9feae8;  0 drivers
v0x5c4a7bd699f0_0 .net "logic_addr", 31 0, L_0x5c4a7bd7dc30;  1 drivers
o0x7834ab9feb48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5c4a7bd69ad0_0 .net "logic_data", 31 0, o0x7834ab9feb48;  0 drivers
v0x5c4a7bd69bb0_0 .net "logic_req", 0 0, L_0x5c4a7bd7d960;  1 drivers
v0x5c4a7bd69c70_0 .var "mdl_cost", 31 0;
v0x5c4a7bd69d50_0 .net "mdl_ops", 31 0, L_0x5c4a7bd6d040;  1 drivers
v0x5c4a7bd69e30_0 .var "mdl_ops_counter", 31 0;
v0x5c4a7bd69f10_0 .net "mem_addr", 31 0, L_0x5c4a7bd7e0e0;  1 drivers
L_0x7834ab9b42a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c4a7bd69ff0_0 .net "mem_en", 0 0, L_0x7834ab9b42a0;  1 drivers
o0x7834ab9fec98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5c4a7bd6a0b0_0 .net "mem_rdata", 31 0, o0x7834ab9fec98;  0 drivers
L_0x7834ab9b4210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c4a7bd6a190_0 .net "mem_wdata", 31 0, L_0x7834ab9b4210;  1 drivers
L_0x7834ab9b4258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c4a7bd6a270_0 .net "mem_we", 0 0, L_0x7834ab9b4258;  1 drivers
v0x5c4a7bd6a330_0 .var "module_size", 31 0;
v0x5c4a7bd6a410 .array "module_table", 63 0, 31 0;
v0x5c4a7bd6a4d0_0 .net "mu", 31 0, L_0x5c4a7bd6d200;  1 drivers
v0x5c4a7bd6a5b0_0 .var "mu_accumulator", 31 0;
v0x5c4a7bd6a6a0_0 .var "mu_alu_op", 2 0;
v0x5c4a7bd6a770_0 .var "mu_alu_operand_a", 31 0;
v0x5c4a7bd6a840_0 .var "mu_alu_operand_b", 31 0;
v0x5c4a7bd6a910_0 .net "mu_alu_overflow", 0 0, v0x5c4a7bd64a50_0;  1 drivers
v0x5c4a7bd6a9e0_0 .net "mu_alu_ready", 0 0, v0x5c4a7bd64b10_0;  1 drivers
v0x5c4a7bd6aab0_0 .net "mu_alu_result", 31 0, v0x5c4a7bd64ce0_0;  1 drivers
v0x5c4a7bd6ab80_0 .var "mu_alu_valid", 0 0;
v0x5c4a7bd6ac50_0 .var "next_module_id", 5 0;
v0x5c4a7bd6ad20_0 .var "odd_count", 31 0;
v0x5c4a7bd6adc0_0 .net "opcode", 7 0, L_0x5c4a7bd6c920;  1 drivers
v0x5c4a7bd6ae60_0 .net "operand_a", 7 0, L_0x5c4a7bd6c9f0;  1 drivers
v0x5c4a7bd6af40_0 .net "operand_b", 7 0, L_0x5c4a7bd6cac0;  1 drivers
v0x5c4a7bd6b020_0 .net "operand_cost", 7 0, L_0x5c4a7bd6cb90;  1 drivers
v0x5c4a7bd6b100_0 .net "partition_gate_open", 0 0, v0x5c4a7bd672d0_0;  1 drivers
v0x5c4a7bd6b1d0_0 .net "partition_ops", 31 0, L_0x5c4a7bd6cf30;  1 drivers
v0x5c4a7bd6b290_0 .var "partition_ops_counter", 31 0;
v0x5c4a7bd6b370_0 .net "pc", 31 0, L_0x5c4a7bd34070;  1 drivers
v0x5c4a7bd6b450_0 .var "pc_reg", 31 0;
v0x5c4a7bd6b530_0 .var "pdiscover_mu_next", 31 0;
v0x5c4a7bd6b610_0 .var "proposed_cost", 31 0;
o0x7834ab9fef68 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c4a7bd6b700_0 .net "py_ack", 0 0, o0x7834ab9fef68;  0 drivers
v0x5c4a7bd6b7a0_0 .net "py_code_addr", 31 0, L_0x5c4a7bd7df80;  1 drivers
v0x5c4a7bd6b880_0 .net "py_req", 0 0, L_0x5c4a7bd7dd20;  1 drivers
o0x7834ab9feff8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5c4a7bd6b940_0 .net "py_result", 31 0, o0x7834ab9feff8;  0 drivers
v0x5c4a7bd6ba20_0 .net "receipt_accepted", 0 0, v0x5c4a7bd67640_0;  1 drivers
v0x5c4a7bd6baf0_0 .net "receipt_required", 0 0, v0x5c4a7bd67700_0;  1 drivers
v0x5c4a7bd6bbc0_0 .var "receipt_valid", 0 0;
v0x5c4a7bd6bc90_0 .var "receipt_value", 31 0;
v0x5c4a7bd6bd60 .array "reg_file", 31 0, 31 0;
v0x5c4a7bd6be00_0 .var "region_size", 31 0;
v0x5c4a7bd6bea0 .array "region_table", 65535 0, 31 0;
o0x7834ab9fdb88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c4a7bd6bf60_0 .net "rst_n", 0 0, o0x7834ab9fdb88;  0 drivers
v0x5c4a7bd6c050_0 .var "size_a", 31 0;
v0x5c4a7bd6c130_0 .var "size_b", 31 0;
v0x5c4a7bd6c210_0 .var "state", 3 0;
v0x5c4a7bd6c2f0_0 .net "status", 31 0, L_0x5c4a7bd6cd60;  1 drivers
v0x5c4a7bd6c3d0_0 .var "total_size", 31 0;
L_0x5c4a7bd6c920 .part L_0x5c4a7bd28880, 24, 8;
L_0x5c4a7bd6c9f0 .part L_0x5c4a7bd28880, 16, 8;
L_0x5c4a7bd6cac0 .part L_0x5c4a7bd28880, 8, 8;
L_0x5c4a7bd6cb90 .part L_0x5c4a7bd28880, 0, 8;
L_0x5c4a7bd6d490 .cmp/eq 4, v0x5c4a7bd6c210_0, L_0x7834ab9b4018;
L_0x5c4a7bd6d5e0 .cmp/eq 4, v0x5c4a7bd6c210_0, L_0x7834ab9b4060;
L_0x5c4a7bd7d960 .cmp/eq 4, v0x5c4a7bd6c210_0, L_0x7834ab9b40f0;
L_0x5c4a7bd7da50 .concat [ 8 8 24 0], L_0x5c4a7bd6cac0, L_0x5c4a7bd6c9f0, L_0x7834ab9b4138;
L_0x5c4a7bd7dc30 .part L_0x5c4a7bd7da50, 0, 32;
L_0x5c4a7bd7dd20 .cmp/eq 4, v0x5c4a7bd6c210_0, L_0x7834ab9b4180;
L_0x5c4a7bd7deb0 .concat [ 8 8 24 0], L_0x5c4a7bd6cac0, L_0x5c4a7bd6c9f0, L_0x7834ab9b41c8;
L_0x5c4a7bd7df80 .part L_0x5c4a7bd7deb0, 0, 32;
S_0x5c4a7bce1fa0 .scope autofunction.vec4.u32, "ceil_log2_8" "ceil_log2_8" 3 965, 3 965 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
; Variable ceil_log2_8 is vec4 return value of scope S_0x5c4a7bce1fa0
v0x5c4a7bd46730_0 .var/i "x", 31 0;
TD_thiele_cpu.ceil_log2_8 ;
    %load/vec4 v0x5c4a7bd46730_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c4a7bd46730_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5c4a7bd46730_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5c4a7bd46730_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.6, 5;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5c4a7bd46730_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 4, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x5c4a7bd46730_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 5, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x5c4a7bd46730_0;
    %cmpi/s 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.12, 5;
    %pushi/vec4 6, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x5c4a7bd46730_0;
    %cmpi/s 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.14, 5;
    %pushi/vec4 7, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to ceil_log2_8 (store_vec4_to_lval)
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %end;
S_0x5c4a7bce2380 .scope module, "clz8_inst" "clz8" 3 962, 3 1001 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "x";
    .port_info 1 /OUTPUT 4 "out";
v0x5c4a7bd289a0_0 .var "out", 3 0;
v0x5c4a7bd28a40_0 .net "x", 7 0, v0x5c4a7bd687f0_0;  1 drivers
E_0x5c4a7bc4fd70 .event anyedge, v0x5c4a7bd28a40_0;
S_0x5c4a7bce2760 .scope task, "execute_emit" "execute_emit" 3 828, 3 828 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd5f870_0 .var "value_a", 7 0;
v0x5c4a7bd5f930_0 .var "value_b", 7 0;
TD_thiele_cpu.execute_emit ;
    %load/vec4 v0x5c4a7bd69500_0;
    %load/vec4 v0x5c4a7bd5f930_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5c4a7bd69500_0, 0;
    %load/vec4 v0x5c4a7bd5f870_0;
    %load/vec4 v0x5c4a7bd5f930_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %end;
S_0x5c4a7bcdfb40 .scope task, "execute_ljoin" "execute_ljoin" 3 749, 3 749 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd5fa60_0 .var "cert_a", 7 0;
v0x5c4a7bd5fb60_0 .var "cert_b", 7 0;
TD_thiele_cpu.execute_ljoin ;
    %load/vec4 v0x5c4a7bd5fa60_0;
    %load/vec4 v0x5c4a7bd5fb60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x5c4a7bd68c00_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %end;
S_0x5c4a7bd5fc40 .scope task, "execute_mdlacc" "execute_mdlacc" 3 760, 3 760 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd60310_0 .var "module_id", 7 0;
TD_thiele_cpu.execute_mdlacc ;
    %load/vec4 v0x5c4a7bd60310_0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 8;
    %cmp/u;
    %jmp/0xz  T_3.16, 5;
    %ix/getv 4, v0x5c4a7bd60310_0;
    %load/vec4a v0x5c4a7bd6a410, 4;
    %store/vec4 v0x5c4a7bd6a330_0, 0, 32;
    %load/vec4 v0x5c4a7bd6a330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.18, 5;
    %fork t_1, S_0x5c4a7bd5fe70;
    %jmp t_0;
    .scope S_0x5c4a7bd5fe70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd60250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd60170_0, 0, 32;
T_3.20 ;
    %load/vec4 v0x5c4a7bd60170_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.21, 5;
    %load/vec4 v0x5c4a7bd60170_0;
    %load/vec4 v0x5c4a7bd6a330_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.24, 5;
    %load/vec4 v0x5c4a7bd60250_0;
    %load/vec4 v0x5c4a7bd60310_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5c4a7bd60170_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bea0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %load/vec4 v0x5c4a7bd60310_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5c4a7bd60170_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bea0, 4;
    %store/vec4 v0x5c4a7bd60250_0, 0, 32;
T_3.22 ;
    %load/vec4 v0x5c4a7bd60170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd60170_0, 0, 32;
    %jmp T_3.20;
T_3.21 ;
    %alloc S_0x5c4a7bce1fa0;
    %load/vec4 v0x5c4a7bd60250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd46730_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.ceil_log2_8, S_0x5c4a7bce1fa0;
    %free S_0x5c4a7bce1fa0;
    %store/vec4 v0x5c4a7bd60070_0, 0, 32;
    %load/vec4 v0x5c4a7bd60070_0;
    %load/vec4 v0x5c4a7bd6a330_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5c4a7bd69c70_0, 0, 32;
    %end;
    .scope S_0x5c4a7bd5fc40;
t_0 %join;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd69c70_0, 0, 32;
T_3.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c4a7bd6a6a0_0, 0;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %assign/vec4 v0x5c4a7bd6a770_0, 0;
    %load/vec4 v0x5c4a7bd69c70_0;
    %assign/vec4 v0x5c4a7bd6a840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd6ab80_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5c4a7bd684b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd68590_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
T_3.17 ;
    %end;
S_0x5c4a7bd5fe70 .scope begin, "$unm_blk_91" "$unm_blk_91" 3 768, 3 768 0, S_0x5c4a7bd5fc40;
 .timescale -9 -12;
v0x5c4a7bd60070_0 .var/i "bit_length", 31 0;
v0x5c4a7bd60170_0 .var/i "k", 31 0;
v0x5c4a7bd60250_0 .var/i "max_element", 31 0;
S_0x5c4a7bd60410 .scope task, "execute_oracle_halts" "execute_oracle_halts" 3 898, 3 898 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd605f0_0 .var "desc_ptr_a", 7 0;
v0x5c4a7bd606f0_0 .var "desc_ptr_b", 7 0;
TD_thiele_cpu.execute_oracle_halts ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c4a7bd6a6a0_0, 0;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %assign/vec4 v0x5c4a7bd6a770_0, 0;
    %pushi/vec4 1000000, 0, 32;
    %assign/vec4 v0x5c4a7bd6a840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd6ab80_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5c4a7bd684b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd68590_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %end;
S_0x5c4a7bd607d0 .scope task, "execute_pdiscover" "execute_pdiscover" 3 806, 3 806 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd609b0_0 .var "after_count", 7 0;
v0x5c4a7bd60ab0_0 .var "before_count", 7 0;
TD_thiele_cpu.execute_pdiscover ;
    %load/vec4 v0x5c4a7bd60ab0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.28, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c4a7bd609b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_5.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.27, 9;
    %load/vec4 v0x5c4a7bd609b0_0;
    %load/vec4 v0x5c4a7bd60ab0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_5.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5c4a7bd6a6a0_0, 0;
    %load/vec4 v0x5c4a7bd60ab0_0;
    %pad/u 32;
    %assign/vec4 v0x5c4a7bd6a770_0, 0;
    %load/vec4 v0x5c4a7bd609b0_0;
    %pad/u 32;
    %assign/vec4 v0x5c4a7bd6a840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd6ab80_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5c4a7bd684b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd68590_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
T_5.26 ;
    %end;
S_0x5c4a7bd60b90 .scope task, "execute_pmerge" "execute_pmerge" 3 705, 3 705 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd60d70_0 .var "module_a", 7 0;
v0x5c4a7bd60e70_0 .var "module_b", 7 0;
TD_thiele_cpu.execute_pmerge ;
    %load/vec4 v0x5c4a7bd60d70_0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_6.32, 5;
    %load/vec4 v0x5c4a7bd60e70_0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.31, 9;
    %load/vec4 v0x5c4a7bd60d70_0;
    %load/vec4 v0x5c4a7bd60e70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.29, 8;
    %ix/getv 4, v0x5c4a7bd60d70_0;
    %load/vec4a v0x5c4a7bd6a410, 4;
    %store/vec4 v0x5c4a7bd6c050_0, 0, 32;
    %ix/getv 4, v0x5c4a7bd60e70_0;
    %load/vec4a v0x5c4a7bd6a410, 4;
    %store/vec4 v0x5c4a7bd6c130_0, 0, 32;
    %load/vec4 v0x5c4a7bd6c050_0;
    %load/vec4 v0x5c4a7bd6c130_0;
    %add;
    %store/vec4 v0x5c4a7bd6c3d0_0, 0, 32;
    %load/vec4 v0x5c4a7bd6c3d0_0;
    %cmpi/u 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.33, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
T_6.35 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_6.36, 5;
    %load/vec4 v0x5c4a7bd69340_0;
    %load/vec4 v0x5c4a7bd6c050_0;
    %cmp/u;
    %jmp/0xz  T_6.37, 5;
    %load/vec4 v0x5c4a7bd60d70_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5c4a7bd69340_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bea0, 4;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5c4a7bd69340_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bea0, 0, 4;
T_6.37 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
    %jmp T_6.35;
T_6.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
T_6.39 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_6.40, 5;
    %load/vec4 v0x5c4a7bd69340_0;
    %load/vec4 v0x5c4a7bd6c130_0;
    %cmp/u;
    %jmp/0xz  T_6.41, 5;
    %load/vec4 v0x5c4a7bd60e70_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5c4a7bd69340_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bea0, 4;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5c4a7bd69340_0;
    %load/vec4 v0x5c4a7bd6c050_0;
    %add;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bea0, 0, 4;
T_6.41 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
    %jmp T_6.39;
T_6.40 ;
    %load/vec4 v0x5c4a7bd6c3d0_0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6a410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5c4a7bd60d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6a410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5c4a7bd60e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6a410, 0, 4;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %assign/vec4 v0x5c4a7bd68f50_0, 0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5c4a7bd6ac50_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %load/vec4 v0x5c4a7bd6b290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c4a7bd6b290_0, 0;
    %jmp T_6.34;
T_6.33 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
T_6.34 ;
    %jmp T_6.30;
T_6.29 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
T_6.30 ;
    %end;
S_0x5c4a7bd60f50 .scope task, "execute_pnew" "execute_pnew" 3 597, 3 597 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd614c0_0 .var "region_spec_a", 7 0;
v0x5c4a7bd615c0_0 .var "region_spec_b", 7 0;
TD_thiele_cpu.execute_pnew ;
    %fork t_3, S_0x5c4a7bd61130;
    %jmp t_2;
    .scope S_0x5c4a7bd61130;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd612e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd613e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
T_7.43 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_7.44, 5;
    %load/vec4 v0x5c4a7bd69340_0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.45, 5;
    %ix/getv 4, v0x5c4a7bd69340_0;
    %load/vec4a v0x5c4a7bd6a410, 4;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.49, 4;
    %load/vec4 v0x5c4a7bd69340_0;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bea0, 4;
    %load/vec4 v0x5c4a7bd614c0_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4a7bd612e0_0, 0, 32;
    %load/vec4 v0x5c4a7bd69340_0;
    %store/vec4 v0x5c4a7bd613e0_0, 0, 32;
T_7.47 ;
T_7.45 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
    %jmp T_7.43;
T_7.44 ;
    %load/vec4 v0x5c4a7bd612e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.50, 4;
    %load/vec4 v0x5c4a7bd613e0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x5c4a7bd68f50_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %vpi_call/w 3 621 "$display", "PNEW dedup: region={%0d} -> module %0d", v0x5c4a7bd614c0_0, v0x5c4a7bd613e0_0 {0 0 0};
    %jmp T_7.51;
T_7.50 ;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_7.52, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6a410, 0, 4;
    %load/vec4 v0x5c4a7bd614c0_0;
    %pad/u 32;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bea0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
T_7.54 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_7.55, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5c4a7bd69340_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bea0, 0, 4;
    %load/vec4 v0x5c4a7bd69340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
    %jmp T_7.54;
T_7.55 ;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %assign/vec4 v0x5c4a7bd68f50_0, 0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5c4a7bd6ac50_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %load/vec4 v0x5c4a7bd6b290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c4a7bd6b290_0, 0;
    %vpi_call/w 3 633 "$display", "PNEW new: region={%0d} -> module %0d", v0x5c4a7bd614c0_0, v0x5c4a7bd6ac50_0 {0 0 0};
    %jmp T_7.53;
T_7.52 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
T_7.53 ;
T_7.51 ;
    %end;
    .scope S_0x5c4a7bd60f50;
t_2 %join;
    %end;
S_0x5c4a7bd61130 .scope begin, "$unm_blk_64" "$unm_blk_64" 3 600, 3 600 0, S_0x5c4a7bd60f50;
 .timescale -9 -12;
v0x5c4a7bd612e0_0 .var/i "found", 31 0;
v0x5c4a7bd613e0_0 .var/i "found_id", 31 0;
S_0x5c4a7bd616a0 .scope task, "execute_psplit" "execute_psplit" 3 640, 3 640 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd61880_0 .var "element_value", 31 0;
v0x5c4a7bd61980_0 .var "matches_predicate", 0 0;
v0x5c4a7bd61a40_0 .var "module_id", 7 0;
v0x5c4a7bd61b00_0 .var "pred_mode", 1 0;
v0x5c4a7bd61be0_0 .var "pred_param", 5 0;
v0x5c4a7bd61d10_0 .var "predicate", 7 0;
TD_thiele_cpu.execute_psplit ;
    %load/vec4 v0x5c4a7bd61a40_0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_8.58, 5;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_8.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.56, 8;
    %ix/getv 4, v0x5c4a7bd61a40_0;
    %load/vec4a v0x5c4a7bd6a410, 4;
    %store/vec4 v0x5c4a7bd6be00_0, 0, 32;
    %load/vec4 v0x5c4a7bd61d10_0;
    %parti/s 2, 6, 4;
    %store/vec4 v0x5c4a7bd61b00_0, 0, 2;
    %load/vec4 v0x5c4a7bd61d10_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x5c4a7bd61be0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd69260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd6ad20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
T_8.59 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_8.60, 5;
    %load/vec4 v0x5c4a7bd69340_0;
    %load/vec4 v0x5c4a7bd6be00_0;
    %cmp/u;
    %jmp/0xz  T_8.61, 5;
    %load/vec4 v0x5c4a7bd61a40_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5c4a7bd69340_0;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bea0, 4;
    %store/vec4 v0x5c4a7bd61880_0, 0, 32;
    %load/vec4 v0x5c4a7bd61b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.63, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.64, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.65, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.66, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c4a7bd61980_0, 0, 1;
    %jmp T_8.68;
T_8.63 ;
    %load/vec4 v0x5c4a7bd61880_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5c4a7bd61be0_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5c4a7bd61980_0, 0, 1;
    %jmp T_8.68;
T_8.64 ;
    %load/vec4 v0x5c4a7bd61be0_0;
    %pad/u 32;
    %load/vec4 v0x5c4a7bd61880_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x5c4a7bd61980_0, 0, 1;
    %jmp T_8.68;
T_8.65 ;
    %load/vec4 v0x5c4a7bd61880_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x5c4a7bd61be0_0;
    %shiftl 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5c4a7bd61980_0, 0, 1;
    %jmp T_8.68;
T_8.66 ;
    %load/vec4 v0x5c4a7bd61be0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x5c4a7bd61be0_0;
    %pad/u 32;
    %and;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.69, 8;
    %load/vec4 v0x5c4a7bd61880_0;
    %load/vec4 v0x5c4a7bd61be0_0;
    %pad/u 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_8.70, 8;
T_8.69 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.70, 8;
 ; End of false expr.
    %blend;
T_8.70;
    %store/vec4 v0x5c4a7bd61980_0, 0, 1;
    %jmp T_8.68;
T_8.68 ;
    %pop/vec4 1;
    %load/vec4 v0x5c4a7bd61980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.71, 8;
    %load/vec4 v0x5c4a7bd61880_0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x5c4a7bd69260_0;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bea0, 0, 4;
    %load/vec4 v0x5c4a7bd69260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd69260_0, 0, 32;
    %jmp T_8.72;
T_8.71 ;
    %load/vec4 v0x5c4a7bd61880_0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x5c4a7bd6ad20_0;
    %pad/u 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bea0, 0, 4;
    %load/vec4 v0x5c4a7bd6ad20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd6ad20_0, 0, 32;
T_8.72 ;
T_8.61 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
    %jmp T_8.59;
T_8.60 ;
    %load/vec4 v0x5c4a7bd69260_0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6a410, 0, 4;
    %load/vec4 v0x5c4a7bd6ad20_0;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6a410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5c4a7bd61a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6a410, 0, 4;
    %load/vec4 v0x5c4a7bd6ac50_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x5c4a7bd6ac50_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %load/vec4 v0x5c4a7bd6b290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c4a7bd6b290_0, 0;
    %jmp T_8.57;
T_8.56 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
T_8.57 ;
    %end;
S_0x5c4a7bd61df0 .scope task, "execute_xfer" "execute_xfer" 3 839, 3 839 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd61fd0_0 .var "dest", 7 0;
v0x5c4a7bd620d0_0 .var "src", 7 0;
TD_thiele_cpu.execute_xfer ;
    %load/vec4 v0x5c4a7bd620d0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bd60, 4;
    %load/vec4 v0x5c4a7bd61fd0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bd60, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %end;
S_0x5c4a7bd621b0 .scope task, "execute_xor_add" "execute_xor_add" 3 862, 3 862 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd62390_0 .var "dest", 7 0;
v0x5c4a7bd62490_0 .var "src", 7 0;
TD_thiele_cpu.execute_xor_add ;
    %load/vec4 v0x5c4a7bd62390_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bd60, 4;
    %load/vec4 v0x5c4a7bd62490_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bd60, 4;
    %xor;
    %load/vec4 v0x5c4a7bd62390_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bd60, 0, 4;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %end;
S_0x5c4a7bd62570 .scope task, "execute_xor_load" "execute_xor_load" 3 853, 3 853 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd62750_0 .var "addr", 7 0;
v0x5c4a7bd62850_0 .var "dest", 7 0;
TD_thiele_cpu.execute_xor_load ;
    %load/vec4 v0x5c4a7bd62750_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd69010, 4;
    %load/vec4 v0x5c4a7bd62850_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bd60, 0, 4;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %end;
S_0x5c4a7bd62930 .scope task, "execute_xor_rank" "execute_xor_rank" 3 881, 3 881 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd62b10_0 .var "cnt", 31 0;
v0x5c4a7bd62c10_0 .var "dest", 7 0;
v0x5c4a7bd62cf0_0 .var/i "k", 31 0;
v0x5c4a7bd62db0_0 .var "src", 7 0;
v0x5c4a7bd62e90_0 .var "v", 31 0;
TD_thiele_cpu.execute_xor_rank ;
    %load/vec4 v0x5c4a7bd62db0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bd60, 4;
    %store/vec4 v0x5c4a7bd62e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd62b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd62cf0_0, 0, 32;
T_12.73 ;
    %load/vec4 v0x5c4a7bd62cf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.74, 5;
    %load/vec4 v0x5c4a7bd62b10_0;
    %load/vec4 v0x5c4a7bd62e90_0;
    %load/vec4 v0x5c4a7bd62cf0_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %store/vec4 v0x5c4a7bd62b10_0, 0, 32;
    %load/vec4 v0x5c4a7bd62cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd62cf0_0, 0, 32;
    %jmp T_12.73;
T_12.74 ;
    %load/vec4 v0x5c4a7bd62b10_0;
    %load/vec4 v0x5c4a7bd62c10_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bd60, 0, 4;
    %load/vec4 v0x5c4a7bd62b10_0;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %end;
S_0x5c4a7bd62fc0 .scope task, "execute_xor_swap" "execute_xor_swap" 3 871, 3 871 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
v0x5c4a7bd631a0_0 .var "a", 7 0;
v0x5c4a7bd632a0_0 .var "b", 7 0;
TD_thiele_cpu.execute_xor_swap ;
    %load/vec4 v0x5c4a7bd632a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bd60, 4;
    %load/vec4 v0x5c4a7bd631a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bd60, 0, 4;
    %load/vec4 v0x5c4a7bd631a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd6bd60, 4;
    %load/vec4 v0x5c4a7bd632a0_0;
    %parti/s 5, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bd60, 0, 4;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %end;
S_0x5c4a7bd63380 .scope module, "mu_alu_inst" "mu_alu" 3 926, 5 22 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 32 "operand_a";
    .port_info 4 /INPUT 32 "operand_b";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /OUTPUT 32 "result";
    .port_info 7 /OUTPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "overflow";
P_0x5c4a7bd63560 .param/l "OP_ADD" 1 5 48, C4<000>;
P_0x5c4a7bd635a0 .param/l "OP_DIV" 1 5 51, C4<011>;
P_0x5c4a7bd635e0 .param/l "OP_INFO_GAIN" 1 5 53, C4<101>;
P_0x5c4a7bd63620 .param/l "OP_LOG2" 1 5 52, C4<100>;
P_0x5c4a7bd63660 .param/l "OP_MUL" 1 5 50, C4<010>;
P_0x5c4a7bd636a0 .param/l "OP_SUB" 1 5 49, C4<001>;
P_0x5c4a7bd636e0 .param/l "Q16_MAX" 1 5 44, C4<01111111111111111111111111111111>;
P_0x5c4a7bd63720 .param/l "Q16_MIN" 1 5 45, +C4<10000000000000000000000000000000>;
P_0x5c4a7bd63760 .param/l "Q16_ONE" 1 5 43, C4<00000000000000010000000000000000>;
P_0x5c4a7bd637a0 .param/l "Q16_SHIFT" 1 5 42, +C4<00000000000000000000000000010000>;
v0x5c4a7bd63cf0_0 .net "clk", 0 0, o0x7834ab9fd828;  alias, 0 drivers
v0x5c4a7bd63dd0_0 .var/s "div_temp", 63 0;
v0x5c4a7bd63eb0_0 .var "frac_log", 31 0;
v0x5c4a7bd63fa0_0 .var "frac_part", 31 0;
v0x5c4a7bd64080_0 .var "highest_bit", 5 0;
v0x5c4a7bd641b0_0 .var/s "integer_log2", 31 0;
v0x5c4a7bd64290_0 .var "leading_zeros", 5 0;
v0x5c4a7bd64370_0 .var "log2_input", 31 0;
v0x5c4a7bd64450 .array "log2_lut", 255 0, 31 0;
v0x5c4a7bd64510_0 .var "lut_index", 7 0;
v0x5c4a7bd645f0_0 .var/s "mul_temp", 63 0;
v0x5c4a7bd646d0_0 .var "normalized", 31 0;
v0x5c4a7bd647b0_0 .net "op", 2 0, v0x5c4a7bd6a6a0_0;  1 drivers
v0x5c4a7bd64890_0 .net "operand_a", 31 0, v0x5c4a7bd6a770_0;  1 drivers
v0x5c4a7bd64970_0 .net "operand_b", 31 0, v0x5c4a7bd6a840_0;  1 drivers
v0x5c4a7bd64a50_0 .var "overflow", 0 0;
v0x5c4a7bd64b10_0 .var "ready", 0 0;
v0x5c4a7bd64ce0_0 .var "result", 31 0;
v0x5c4a7bd64dc0_0 .var/s "result_temp", 31 0;
v0x5c4a7bd64ea0_0 .net "rst_n", 0 0, o0x7834ab9fdb88;  alias, 0 drivers
v0x5c4a7bd64f60_0 .var/s "shift_amount", 31 0;
v0x5c4a7bd65040_0 .var "state", 5 0;
v0x5c4a7bd65120_0 .var "temp_result", 31 0;
v0x5c4a7bd65200_0 .net "valid", 0 0, v0x5c4a7bd6ab80_0;  1 drivers
E_0x5c4a7bc4f8c0/0 .event negedge, v0x5c4a7bd64ea0_0;
E_0x5c4a7bc4f8c0/1 .event posedge, v0x5c4a7bd63cf0_0;
E_0x5c4a7bc4f8c0 .event/or E_0x5c4a7bc4f8c0/0, E_0x5c4a7bc4f8c0/1;
S_0x5c4a7bd653e0 .scope module, "mu_core_inst" "mu_core" 3 939, 6 25 0, S_0x5c4a7bd2d6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "instr_valid";
    .port_info 4 /OUTPUT 1 "instr_allowed";
    .port_info 5 /OUTPUT 1 "receipt_required";
    .port_info 6 /INPUT 32 "current_mu_cost";
    .port_info 7 /INPUT 32 "proposed_cost";
    .port_info 8 /INPUT 6 "partition_count";
    .port_info 9 /INPUT 32 "memory_isolation";
    .port_info 10 /INPUT 32 "receipt_value";
    .port_info 11 /INPUT 1 "receipt_valid";
    .port_info 12 /OUTPUT 1 "receipt_accepted";
    .port_info 13 /OUTPUT 1 "cost_gate_open";
    .port_info 14 /OUTPUT 1 "partition_gate_open";
    .port_info 15 /OUTPUT 32 "core_status";
    .port_info 16 /OUTPUT 1 "enforcement_active";
P_0x5c4a7bd65680 .param/l "OPCODE_MDLACC" 1 6 63, C4<00000101>;
P_0x5c4a7bd656c0 .param/l "OPCODE_PDISCOVER" 1 6 62, C4<00000110>;
P_0x5c4a7bd65700 .param/l "OPCODE_PMERGE" 1 6 61, C4<00000010>;
P_0x5c4a7bd65740 .param/l "OPCODE_PNEW" 1 6 59, C4<00000000>;
P_0x5c4a7bd65780 .param/l "OPCODE_PSPLIT" 1 6 60, C4<00000001>;
P_0x5c4a7bd657c0 .param/l "STATUS_ALLOWED" 1 6 68, C4<00000000000000000000000000000010>;
P_0x5c4a7bd65800 .param/l "STATUS_CHECKING" 1 6 67, C4<00000000000000000000000000000001>;
P_0x5c4a7bd65840 .param/l "STATUS_DENIED_COST" 1 6 69, C4<00000000000000000000000000000011>;
P_0x5c4a7bd65880 .param/l "STATUS_DENIED_ISO" 1 6 70, C4<00000000000000000000000000000100>;
P_0x5c4a7bd658c0 .param/l "STATUS_IDLE" 1 6 66, C4<00000000000000000000000000000000>;
P_0x5c4a7bd65900 .param/l "STATUS_RECEIPT_OK" 1 6 71, C4<00000000000000000000000000000101>;
L_0x5c4a7bd6d370 .functor AND 1, L_0x5c4a7bd6d790, L_0x5c4a7bd6d2a0, C4<1>, C4<1>;
v0x5c4a7bd66580_0 .net *"_ivl_1", 0 0, L_0x5c4a7bd6d2a0;  1 drivers
v0x5c4a7bd66660_0 .net "clk", 0 0, o0x7834ab9fd828;  alias, 0 drivers
v0x5c4a7bd66750_0 .var "core_status", 31 0;
v0x5c4a7bd66820_0 .var "cost_decreasing", 0 0;
v0x5c4a7bd668c0_0 .var "cost_gate_open", 0 0;
v0x5c4a7bd669d0_0 .net "current_mu_cost", 31 0, v0x5c4a7bd6a5b0_0;  1 drivers
v0x5c4a7bd66ab0_0 .var "enforcement_active", 0 0;
v0x5c4a7bd66b70_0 .var "expected_cost", 31 0;
v0x5c4a7bd66c50_0 .var "instr_allowed", 0 0;
v0x5c4a7bd66d10_0 .net "instr_valid", 0 0, L_0x5c4a7bd6d790;  1 drivers
v0x5c4a7bd66dd0_0 .net "instruction", 31 0, L_0x5c4a7bd28880;  alias, 1 drivers
v0x5c4a7bd66eb0_0 .var "last_instr_valid", 0 0;
v0x5c4a7bd66f70_0 .var "last_instruction", 31 0;
L_0x7834ab9b40a8 .functor BUFT 1, C4<11001010111111101011101010111110>, C4<0>, C4<0>, C4<0>;
v0x5c4a7bd67050_0 .net "memory_isolation", 31 0, L_0x7834ab9b40a8;  1 drivers
v0x5c4a7bd67130_0 .net "new_instruction_cycle", 0 0, L_0x5c4a7bd6d370;  1 drivers
v0x5c4a7bd671f0_0 .net "partition_count", 5 0, v0x5c4a7bd6ac50_0;  1 drivers
v0x5c4a7bd672d0_0 .var "partition_gate_open", 0 0;
v0x5c4a7bd674a0_0 .var "partition_independent", 0 0;
v0x5c4a7bd67560_0 .net "proposed_cost", 31 0, v0x5c4a7bd6b610_0;  1 drivers
v0x5c4a7bd67640_0 .var "receipt_accepted", 0 0;
v0x5c4a7bd67700_0 .var "receipt_required", 0 0;
v0x5c4a7bd677c0_0 .net "receipt_valid", 0 0, v0x5c4a7bd6bbc0_0;  1 drivers
v0x5c4a7bd67880_0 .net "receipt_value", 31 0, v0x5c4a7bd6bc90_0;  1 drivers
v0x5c4a7bd67960_0 .net "rst_n", 0 0, o0x7834ab9fdb88;  alias, 0 drivers
L_0x5c4a7bd6d2a0 .reduce/nor v0x5c4a7bd66eb0_0;
S_0x5c4a7bd65ff0 .scope function.vec4.s1, "check_partition_independence" "check_partition_independence" 6 200, 6 200 0, S_0x5c4a7bd653e0;
 .timescale -9 -12;
; Variable check_partition_independence is vec4 return value of scope S_0x5c4a7bd65ff0
v0x5c4a7bd662d0_0 .var "instr", 31 0;
v0x5c4a7bd663b0_0 .var "mem_iso", 31 0;
v0x5c4a7bd664a0_0 .var "part_count", 5 0;
TD_thiele_cpu.mu_core_inst.check_partition_independence ;
    %load/vec4 v0x5c4a7bd662d0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.75, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_14.76, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_14.77, 6;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_14.79;
T_14.75 ;
    %load/vec4 v0x5c4a7bd664a0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_get/vec4 5;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_14.79;
T_14.76 ;
    %load/vec4 v0x5c4a7bd662d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5c4a7bd664a0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_14.80, 5;
    %load/vec4 v0x5c4a7bd664a0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_14.80;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_14.79;
T_14.77 ;
    %load/vec4 v0x5c4a7bd662d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5c4a7bd664a0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_14.82, 5;
    %load/vec4 v0x5c4a7bd662d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5c4a7bd664a0_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_14.82;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.81, 8;
    %load/vec4 v0x5c4a7bd662d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5c4a7bd662d0_0;
    %parti/s 8, 8, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.81;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %jmp T_14.79;
T_14.79 ;
    %pop/vec4 1;
    %retload/vec4 0; Load check_partition_independence (draw_signal_vec4)
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.83, 8;
    %load/vec4 v0x5c4a7bd663b0_0;
    %pushi/vec4 3405691582, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.83;
    %ret/vec4 0, 0, 1;  Assign to check_partition_independence (store_vec4_to_lval)
    %end;
    .scope S_0x5c4a7bd63380;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 368, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 735, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 1101, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 1465, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 1828, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 2190, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 2550, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 2909, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 3266, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 3622, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 3977, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 4331, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 4683, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 5034, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 5383, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 5731, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 6078, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 6424, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 6769, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 7112, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 7454, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 7794, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 8134, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 8472, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 8809, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 9145, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 9480, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 9813, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 10146, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 10477, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 10807, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 11136, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 11463, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 11790, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 12115, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 12440, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 12763, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 13085, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 13406, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 13726, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 14045, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 14363, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 14680, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 14995, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 15310, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 15624, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 15936, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 16248, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 16558, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 16868, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 17176, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 17484, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 17790, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 18096, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 18400, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 18704, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 19006, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 19308, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 19608, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 19908, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 20207, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 20505, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 20801, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 21097, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 21392, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 21686, 0, 32;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 21980, 0, 32;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 22272, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 22563, 0, 32;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 22854, 0, 32;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 23143, 0, 32;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 23432, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 23720, 0, 32;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 24007, 0, 32;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 24293, 0, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 24578, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 24862, 0, 32;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 25146, 0, 32;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 25429, 0, 32;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 25710, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 25991, 0, 32;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 26272, 0, 32;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 26551, 0, 32;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 26829, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 27107, 0, 32;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 27384, 0, 32;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 27660, 0, 32;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 27935, 0, 32;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 28210, 0, 32;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 28483, 0, 32;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 28756, 0, 32;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 29028, 0, 32;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 29300, 0, 32;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 29570, 0, 32;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 29840, 0, 32;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 30109, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 30377, 0, 32;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 30644, 0, 32;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 30911, 0, 32;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 31177, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 31442, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 31707, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 31971, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 32234, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 32496, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 32757, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 33018, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 33278, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 33538, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 33796, 0, 32;
    %ix/load 4, 110, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 34054, 0, 32;
    %ix/load 4, 111, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 34312, 0, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 34568, 0, 32;
    %ix/load 4, 113, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 34824, 0, 32;
    %ix/load 4, 114, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 35079, 0, 32;
    %ix/load 4, 115, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 35334, 0, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 35588, 0, 32;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 35841, 0, 32;
    %ix/load 4, 118, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 36093, 0, 32;
    %ix/load 4, 119, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 36345, 0, 32;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 36596, 0, 32;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 36847, 0, 32;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 37096, 0, 32;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 37346, 0, 32;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 37594, 0, 32;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 37842, 0, 32;
    %ix/load 4, 126, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 38089, 0, 32;
    %ix/load 4, 127, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 38336, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 38582, 0, 32;
    %ix/load 4, 129, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 38827, 0, 32;
    %ix/load 4, 130, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 39071, 0, 32;
    %ix/load 4, 131, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 39315, 0, 32;
    %ix/load 4, 132, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 39559, 0, 32;
    %ix/load 4, 133, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 39801, 0, 32;
    %ix/load 4, 134, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 40044, 0, 32;
    %ix/load 4, 135, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 40285, 0, 32;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 40526, 0, 32;
    %ix/load 4, 137, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 40766, 0, 32;
    %ix/load 4, 138, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 41006, 0, 32;
    %ix/load 4, 139, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 41245, 0, 32;
    %ix/load 4, 140, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 41483, 0, 32;
    %ix/load 4, 141, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 41721, 0, 32;
    %ix/load 4, 142, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 41959, 0, 32;
    %ix/load 4, 143, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 42195, 0, 32;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 42431, 0, 32;
    %ix/load 4, 145, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 42667, 0, 32;
    %ix/load 4, 146, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 42902, 0, 32;
    %ix/load 4, 147, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 43136, 0, 32;
    %ix/load 4, 148, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 43370, 0, 32;
    %ix/load 4, 149, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 43603, 0, 32;
    %ix/load 4, 150, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 43836, 0, 32;
    %ix/load 4, 151, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 44068, 0, 32;
    %ix/load 4, 152, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 44299, 0, 32;
    %ix/load 4, 153, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 44530, 0, 32;
    %ix/load 4, 154, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 44760, 0, 32;
    %ix/load 4, 155, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 44990, 0, 32;
    %ix/load 4, 156, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 45219, 0, 32;
    %ix/load 4, 157, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 45448, 0, 32;
    %ix/load 4, 158, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 45676, 0, 32;
    %ix/load 4, 159, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 45904, 0, 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 46131, 0, 32;
    %ix/load 4, 161, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 46357, 0, 32;
    %ix/load 4, 162, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 46583, 0, 32;
    %ix/load 4, 163, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 46808, 0, 32;
    %ix/load 4, 164, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 47033, 0, 32;
    %ix/load 4, 165, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 47257, 0, 32;
    %ix/load 4, 166, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 47481, 0, 32;
    %ix/load 4, 167, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 47704, 0, 32;
    %ix/load 4, 168, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 47927, 0, 32;
    %ix/load 4, 169, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 48149, 0, 32;
    %ix/load 4, 170, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 48371, 0, 32;
    %ix/load 4, 171, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 48592, 0, 32;
    %ix/load 4, 172, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 48813, 0, 32;
    %ix/load 4, 173, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 49033, 0, 32;
    %ix/load 4, 174, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 49253, 0, 32;
    %ix/load 4, 175, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 49472, 0, 32;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 49690, 0, 32;
    %ix/load 4, 177, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 49909, 0, 32;
    %ix/load 4, 178, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 50126, 0, 32;
    %ix/load 4, 179, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 50343, 0, 32;
    %ix/load 4, 180, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 50560, 0, 32;
    %ix/load 4, 181, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 50776, 0, 32;
    %ix/load 4, 182, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 50992, 0, 32;
    %ix/load 4, 183, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 51207, 0, 32;
    %ix/load 4, 184, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 51421, 0, 32;
    %ix/load 4, 185, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 51635, 0, 32;
    %ix/load 4, 186, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 51849, 0, 32;
    %ix/load 4, 187, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 52062, 0, 32;
    %ix/load 4, 188, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 52275, 0, 32;
    %ix/load 4, 189, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 52487, 0, 32;
    %ix/load 4, 190, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 52699, 0, 32;
    %ix/load 4, 191, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 52910, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 53121, 0, 32;
    %ix/load 4, 193, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 53331, 0, 32;
    %ix/load 4, 194, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 53541, 0, 32;
    %ix/load 4, 195, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 53751, 0, 32;
    %ix/load 4, 196, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 53960, 0, 32;
    %ix/load 4, 197, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 54168, 0, 32;
    %ix/load 4, 198, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 54376, 0, 32;
    %ix/load 4, 199, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 54584, 0, 32;
    %ix/load 4, 200, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 54791, 0, 32;
    %ix/load 4, 201, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 54998, 0, 32;
    %ix/load 4, 202, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 55204, 0, 32;
    %ix/load 4, 203, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 55410, 0, 32;
    %ix/load 4, 204, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 55615, 0, 32;
    %ix/load 4, 205, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 55820, 0, 32;
    %ix/load 4, 206, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 56024, 0, 32;
    %ix/load 4, 207, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 56228, 0, 32;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 56432, 0, 32;
    %ix/load 4, 209, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 56635, 0, 32;
    %ix/load 4, 210, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 56837, 0, 32;
    %ix/load 4, 211, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 57040, 0, 32;
    %ix/load 4, 212, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 57242, 0, 32;
    %ix/load 4, 213, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 57443, 0, 32;
    %ix/load 4, 214, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 57644, 0, 32;
    %ix/load 4, 215, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 57844, 0, 32;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 58044, 0, 32;
    %ix/load 4, 217, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 58244, 0, 32;
    %ix/load 4, 218, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 58443, 0, 32;
    %ix/load 4, 219, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 58642, 0, 32;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 58841, 0, 32;
    %ix/load 4, 221, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 59039, 0, 32;
    %ix/load 4, 222, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 59236, 0, 32;
    %ix/load 4, 223, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 59433, 0, 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 59630, 0, 32;
    %ix/load 4, 225, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 59827, 0, 32;
    %ix/load 4, 226, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 60023, 0, 32;
    %ix/load 4, 227, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 60218, 0, 32;
    %ix/load 4, 228, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 60413, 0, 32;
    %ix/load 4, 229, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 60608, 0, 32;
    %ix/load 4, 230, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 60802, 0, 32;
    %ix/load 4, 231, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 60996, 0, 32;
    %ix/load 4, 232, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 61190, 0, 32;
    %ix/load 4, 233, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 61383, 0, 32;
    %ix/load 4, 234, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 61576, 0, 32;
    %ix/load 4, 235, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 61768, 0, 32;
    %ix/load 4, 236, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 61960, 0, 32;
    %ix/load 4, 237, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 62152, 0, 32;
    %ix/load 4, 238, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 62343, 0, 32;
    %ix/load 4, 239, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 62534, 0, 32;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 62724, 0, 32;
    %ix/load 4, 241, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 62914, 0, 32;
    %ix/load 4, 242, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 63104, 0, 32;
    %ix/load 4, 243, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 63293, 0, 32;
    %ix/load 4, 244, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 63482, 0, 32;
    %ix/load 4, 245, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 63671, 0, 32;
    %ix/load 4, 246, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 63859, 0, 32;
    %ix/load 4, 247, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 64047, 0, 32;
    %ix/load 4, 248, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 64234, 0, 32;
    %ix/load 4, 249, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 64421, 0, 32;
    %ix/load 4, 250, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 64608, 0, 32;
    %ix/load 4, 251, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 64794, 0, 32;
    %ix/load 4, 252, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 64980, 0, 32;
    %ix/load 4, 253, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 65165, 0, 32;
    %ix/load 4, 254, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %pushi/vec4 65351, 0, 32;
    %ix/load 4, 255, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5c4a7bd64450, 4, 0;
    %end;
    .thread T_15;
    .scope S_0x5c4a7bd63380;
T_16 ;
    %wait E_0x5c4a7bc4f8c0;
    %load/vec4 v0x5c4a7bd64ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %load/vec4 v0x5c4a7bd65200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.4, 9;
    %load/vec4 v0x5c4a7bd65040_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %load/vec4 v0x5c4a7bd647b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.12;
T_16.5 ;
    %load/vec4 v0x5c4a7bd64890_0;
    %load/vec4 v0x5c4a7bd64970_0;
    %add;
    %store/vec4 v0x5c4a7bd65120_0, 0, 32;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.13, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.14;
T_16.13 ;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_16.15, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0x5c4a7bd65120_0;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
T_16.16 ;
T_16.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %jmp T_16.12;
T_16.6 ;
    %load/vec4 v0x5c4a7bd64890_0;
    %load/vec4 v0x5c4a7bd64970_0;
    %sub;
    %store/vec4 v0x5c4a7bd65120_0, 0, 32;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.17, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.18;
T_16.17 ;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_16.19, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.20;
T_16.19 ;
    %load/vec4 v0x5c4a7bd65120_0;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
T_16.20 ;
T_16.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %jmp T_16.12;
T_16.7 ;
    %load/vec4 v0x5c4a7bd64890_0;
    %pad/s 64;
    %load/vec4 v0x5c4a7bd64970_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5c4a7bd645f0_0, 0, 64;
    %load/vec4 v0x5c4a7bd645f0_0;
    %parti/s 32, 16, 6;
    %store/vec4 v0x5c4a7bd65120_0, 0, 32;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.21, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_16.23, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.24;
T_16.23 ;
    %load/vec4 v0x5c4a7bd65120_0;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
T_16.24 ;
T_16.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v0x5c4a7bd64970_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.25, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %load/vec4 v0x5c4a7bd64890_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %load/vec4 v0x5c4a7bd64970_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x5c4a7bd63dd0_0, 0, 64;
    %load/vec4 v0x5c4a7bd63dd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5c4a7bd65120_0, 0, 32;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.27, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.28;
T_16.27 ;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_16.29, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.30;
T_16.29 ;
    %load/vec4 v0x5c4a7bd65120_0;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
T_16.30 ;
T_16.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
T_16.26 ;
    %jmp T_16.12;
T_16.9 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.12;
T_16.10 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_16.31, 4;
    %load/vec4 v0x5c4a7bd64890_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_16.35, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5c4a7bd64890_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_16.35;
    %jmp/0xz  T_16.33, 4;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.34;
T_16.33 ;
    %load/vec4 v0x5c4a7bd64890_0;
    %cmpi/e 65536, 0, 32;
    %jmp/0xz  T_16.36, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.37;
T_16.36 ;
    %load/vec4 v0x5c4a7bd64890_0;
    %assign/vec4 v0x5c4a7bd64370_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
T_16.37 ;
T_16.34 ;
    %jmp T_16.32;
T_16.31 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_16.38, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c4a7bd64290_0, 0;
    %load/vec4 v0x5c4a7bd64370_0;
    %assign/vec4 v0x5c4a7bd65120_0, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.39;
T_16.38 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_16.40, 4;
    %load/vec4 v0x5c4a7bd65120_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_16.44, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5c4a7bd64290_0;
    %cmpi/u 31, 0, 6;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_16.44;
    %jmp/0xz  T_16.42, 4;
    %pushi/vec4 31, 0, 6;
    %load/vec4 v0x5c4a7bd64290_0;
    %sub;
    %assign/vec4 v0x5c4a7bd64080_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.43;
T_16.42 ;
    %load/vec4 v0x5c4a7bd65120_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5c4a7bd65120_0, 0;
    %load/vec4 v0x5c4a7bd64290_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5c4a7bd64290_0, 0;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
T_16.43 ;
    %jmp T_16.41;
T_16.40 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_16.45, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5c4a7bd64080_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %subi 16, 0, 32;
    %assign/vec4 v0x5c4a7bd641b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5c4a7bd64080_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %subi 16, 0, 32;
    %assign/vec4 v0x5c4a7bd64f60_0, 0;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.46;
T_16.45 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_16.47, 4;
    %load/vec4 v0x5c4a7bd64f60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.49, 5;
    %load/vec4 v0x5c4a7bd64370_0;
    %load/vec4 v0x5c4a7bd64f60_0;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x5c4a7bd646d0_0, 0;
    %jmp T_16.50;
T_16.49 ;
    %load/vec4 v0x5c4a7bd64f60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_16.51, 5;
    %load/vec4 v0x5c4a7bd64370_0;
    %load/vec4 v0x5c4a7bd64f60_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x5c4a7bd646d0_0, 0;
    %jmp T_16.52;
T_16.51 ;
    %load/vec4 v0x5c4a7bd64370_0;
    %assign/vec4 v0x5c4a7bd646d0_0, 0;
T_16.52 ;
T_16.50 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.48;
T_16.47 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_16.53, 4;
    %load/vec4 v0x5c4a7bd646d0_0;
    %subi 65536, 0, 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_16.55, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd63fa0_0, 0;
    %jmp T_16.56;
T_16.55 ;
    %load/vec4 v0x5c4a7bd646d0_0;
    %subi 65536, 0, 32;
    %assign/vec4 v0x5c4a7bd63fa0_0, 0;
T_16.56 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.54;
T_16.53 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_16.57, 4;
    %load/vec4 v0x5c4a7bd63fa0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 255, 0, 32;
    %and;
    %pad/u 8;
    %assign/vec4 v0x5c4a7bd64510_0, 0;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.58;
T_16.57 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_16.59, 4;
    %load/vec4 v0x5c4a7bd64510_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5c4a7bd64450, 4;
    %assign/vec4 v0x5c4a7bd63eb0_0, 0;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.60;
T_16.59 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_16.61, 4;
    %load/vec4 v0x5c4a7bd641b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5c4a7bd63eb0_0;
    %add;
    %assign/vec4 v0x5c4a7bd64dc0_0, 0;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.62;
T_16.61 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 20, 0, 6;
    %jmp/0xz  T_16.63, 4;
    %load/vec4 v0x5c4a7bd64dc0_0;
    %cmpi/s 2147483647, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.65, 5;
    %pushi/vec4 2147483647, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.66;
T_16.65 ;
    %load/vec4 v0x5c4a7bd64dc0_0;
    %cmpi/s 2147483648, 0, 32;
    %jmp/0xz  T_16.67, 5;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %jmp T_16.68;
T_16.67 ;
    %load/vec4 v0x5c4a7bd64dc0_0;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
T_16.68 ;
T_16.66 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.64;
T_16.63 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_16.69, 4;
    %load/vec4 v0x5c4a7bd64970_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_16.73, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5c4a7bd64890_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_16.73;
    %jmp/0xz  T_16.71, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.72;
T_16.71 ;
    %load/vec4 v0x5c4a7bd64890_0;
    %load/vec4 v0x5c4a7bd64970_0;
    %cmp/e;
    %jmp/0xz  T_16.74, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.75;
T_16.74 ;
    %load/vec4 v0x5c4a7bd64890_0;
    %concati/vec4 0, 0, 16;
    %pad/u 64;
    %load/vec4 v0x5c4a7bd64970_0;
    %pad/u 64;
    %div;
    %store/vec4 v0x5c4a7bd63dd0_0, 0, 64;
    %load/vec4 v0x5c4a7bd63dd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5c4a7bd65120_0, 0, 32;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
T_16.75 ;
T_16.72 ;
    %jmp T_16.70;
T_16.69 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_16.76, 4;
    %load/vec4 v0x5c4a7bd65120_0;
    %assign/vec4 v0x5c4a7bd64370_0, 0;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.77;
T_16.76 ;
    %load/vec4 v0x5c4a7bd65040_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_16.78, 4;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_16.82, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_16.82;
    %jmp/0xz  T_16.80, 4;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.81;
T_16.80 ;
    %load/vec4 v0x5c4a7bd65120_0;
    %cmpi/e 65536, 0, 32;
    %jmp/0xz  T_16.83, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd64ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd64a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd64b10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
    %jmp T_16.84;
T_16.83 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x5c4a7bd65040_0, 0;
T_16.84 ;
T_16.81 ;
T_16.78 ;
T_16.77 ;
T_16.70 ;
T_16.64 ;
T_16.62 ;
T_16.60 ;
T_16.58 ;
T_16.54 ;
T_16.48 ;
T_16.46 ;
T_16.41 ;
T_16.39 ;
T_16.32 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5c4a7bd653e0;
T_17 ;
    %wait E_0x5c4a7bc4f8c0;
    %load/vec4 v0x5c4a7bd67960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd66c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd67700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd67640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd668c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd672d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd66ab0_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x5c4a7bd66f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd66b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd674a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd66820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd66eb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5c4a7bd66d10_0;
    %assign/vec4 v0x5c4a7bd66eb0_0, 0;
    %load/vec4 v0x5c4a7bd67130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %assign/vec4 v0x5c4a7bd66f70_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd67700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd66c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd672d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd668c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %jmp T_17.10;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd67700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd66c50_0, 0;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %assign/vec4 v0x5c4a7bd674a0_0, 0;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %assign/vec4 v0x5c4a7bd672d0_0, 0;
    %load/vec4 v0x5c4a7bd669d0_0;
    %load/vec4 v0x5c4a7bd67560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5c4a7bd66820_0, 0;
    %load/vec4 v0x5c4a7bd669d0_0;
    %load/vec4 v0x5c4a7bd67560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5c4a7bd668c0_0, 0;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.13, 9;
    %load/vec4 v0x5c4a7bd669d0_0;
    %load/vec4 v0x5c4a7bd67560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_17.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %load/vec4 v0x5c4a7bd67560_0;
    %assign/vec4 v0x5c4a7bd66b70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
T_17.15 ;
T_17.12 ;
    %jmp T_17.10;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd67700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd66c50_0, 0;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %assign/vec4 v0x5c4a7bd674a0_0, 0;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %assign/vec4 v0x5c4a7bd672d0_0, 0;
    %load/vec4 v0x5c4a7bd669d0_0;
    %load/vec4 v0x5c4a7bd67560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5c4a7bd66820_0, 0;
    %load/vec4 v0x5c4a7bd669d0_0;
    %load/vec4 v0x5c4a7bd67560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5c4a7bd668c0_0, 0;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.18, 9;
    %load/vec4 v0x5c4a7bd669d0_0;
    %load/vec4 v0x5c4a7bd67560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_17.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0x5c4a7bd67560_0;
    %assign/vec4 v0x5c4a7bd66b70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %jmp T_17.17;
T_17.16 ;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.19, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %jmp T_17.20;
T_17.19 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
T_17.20 ;
T_17.17 ;
    %jmp T_17.10;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd67700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd66c50_0, 0;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %assign/vec4 v0x5c4a7bd674a0_0, 0;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %assign/vec4 v0x5c4a7bd672d0_0, 0;
    %load/vec4 v0x5c4a7bd669d0_0;
    %load/vec4 v0x5c4a7bd67560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5c4a7bd66820_0, 0;
    %load/vec4 v0x5c4a7bd669d0_0;
    %load/vec4 v0x5c4a7bd67560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x5c4a7bd668c0_0, 0;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.23, 9;
    %load/vec4 v0x5c4a7bd669d0_0;
    %load/vec4 v0x5c4a7bd67560_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_17.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.21, 8;
    %load/vec4 v0x5c4a7bd67560_0;
    %assign/vec4 v0x5c4a7bd66b70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %jmp T_17.22;
T_17.21 ;
    %load/vec4 v0x5c4a7bd66dd0_0;
    %load/vec4 v0x5c4a7bd671f0_0;
    %load/vec4 v0x5c4a7bd67050_0;
    %store/vec4 v0x5c4a7bd663b0_0, 0, 32;
    %store/vec4 v0x5c4a7bd664a0_0, 0, 6;
    %store/vec4 v0x5c4a7bd662d0_0, 0, 32;
    %callf/vec4 TD_thiele_cpu.mu_core_inst.check_partition_independence, S_0x5c4a7bd65ff0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.24, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %jmp T_17.25;
T_17.24 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
T_17.25 ;
T_17.22 ;
    %jmp T_17.10;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd67700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd66c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd672d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd668c0_0, 0;
    %load/vec4 v0x5c4a7bd67560_0;
    %assign/vec4 v0x5c4a7bd66b70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd67700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd66c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd672d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd668c0_0, 0;
    %load/vec4 v0x5c4a7bd67560_0;
    %assign/vec4 v0x5c4a7bd66b70_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
T_17.2 ;
    %load/vec4 v0x5c4a7bd677c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.28, 9;
    %load/vec4 v0x5c4a7bd67700_0;
    %and;
T_17.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %load/vec4 v0x5c4a7bd67880_0;
    %load/vec4 v0x5c4a7bd66b70_0;
    %cmp/e;
    %jmp/0xz  T_17.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd67640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd66c50_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %load/vec4 v0x5c4a7bd67880_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 6 175 "$display", "\316\274-Core: Receipt accepted for instruction %h, cost=%0d", v0x5c4a7bd66dd0_0, S<0,vec4,u32> {1 0 0};
    %jmp T_17.30;
T_17.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd67640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd66c50_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
    %load/vec4 v0x5c4a7bd66b70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5c4a7bd67880_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 6 180 "$display", "\316\274-Core: Receipt DENIED for instruction %h, expected=%0d, got=%0d", v0x5c4a7bd66dd0_0, S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
T_17.30 ;
T_17.26 ;
    %load/vec4 v0x5c4a7bd66d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.31, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd66c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd67700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd67640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd668c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd672d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd66750_0, 0;
T_17.31 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5c4a7bce2380;
T_18 ;
    %wait E_0x5c4a7bc4fd70;
    %load/vec4 v0x5c4a7bd28a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5c4a7bd289a0_0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5c4a7bd28a40_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.2, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5c4a7bd289a0_0, 0, 4;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5c4a7bd28a40_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5c4a7bd289a0_0, 0, 4;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x5c4a7bd28a40_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.6, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5c4a7bd289a0_0, 0, 4;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x5c4a7bd28a40_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.8, 5;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5c4a7bd289a0_0, 0, 4;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x5c4a7bd28a40_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.10, 5;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5c4a7bd289a0_0, 0, 4;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x5c4a7bd28a40_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.12, 5;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5c4a7bd289a0_0, 0, 4;
    %jmp T_18.13;
T_18.12 ;
    %load/vec4 v0x5c4a7bd28a40_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.14, 5;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5c4a7bd289a0_0, 0, 4;
    %jmp T_18.15;
T_18.14 ;
    %load/vec4 v0x5c4a7bd28a40_0;
    %pad/u 32;
    %cmpi/u 128, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.16, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5c4a7bd289a0_0, 0, 4;
    %jmp T_18.17;
T_18.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5c4a7bd289a0_0, 0, 4;
T_18.17 ;
T_18.15 ;
T_18.13 ;
T_18.11 ;
T_18.9 ;
T_18.7 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5c4a7bd2d6b0;
T_19 ;
    %wait E_0x5c4a7bc4f8c0;
    %load/vec4 v0x5c4a7bd6bf60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd68c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd6b290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd69e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c4a7bd69500_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5c4a7bd68f50_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5c4a7bd6ac50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %cmpi/u 64, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5c4a7bd69340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6a410, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd69850_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x5c4a7bd69850_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5c4a7bd69340_0;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x5c4a7bd69850_0;
    %pad/u 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bea0, 0, 4;
    %load/vec4 v0x5c4a7bd69850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd69850_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
T_19.6 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_19.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5c4a7bd69340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd6bd60, 0, 4;
    %load/vec4 v0x5c4a7bd69340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
    %jmp T_19.6;
T_19.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
T_19.8 ;
    %load/vec4 v0x5c4a7bd69340_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_19.9, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x5c4a7bd69340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c4a7bd69010, 0, 4;
    %load/vec4 v0x5c4a7bd69340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c4a7bd69340_0, 0, 32;
    %jmp T_19.8;
T_19.9 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5c4a7bd6c210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.21;
T_19.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.21;
T_19.11 ;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %load/vec4 v0x5c4a7bd6b020_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x5c4a7bd6b610_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.21;
T_19.12 ;
    %load/vec4 v0x5c4a7bd6adc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_19.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_19.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_19.26, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_19.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_19.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_19.29, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_19.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_19.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_19.32, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_19.33, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_19.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_19.35, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_19.36, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_19.37, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_19.38, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.22 ;
    %load/vec4 v0x5c4a7bd696c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.43, 9;
    %load/vec4 v0x5c4a7bd6b100_0;
    %and;
T_19.43;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.41, 8;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd614c0_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd615c0_0, 0, 8;
    %fork TD_thiele_cpu.execute_pnew, S_0x5c4a7bd60f50;
    %join;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.42;
T_19.41 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
T_19.42 ;
    %jmp T_19.40;
T_19.23 ;
    %load/vec4 v0x5c4a7bd696c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.46, 9;
    %load/vec4 v0x5c4a7bd6b100_0;
    %and;
T_19.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.44, 8;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd61a40_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd61d10_0, 0, 8;
    %fork TD_thiele_cpu.execute_psplit, S_0x5c4a7bd616a0;
    %join;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.45;
T_19.44 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
T_19.45 ;
    %jmp T_19.40;
T_19.24 ;
    %load/vec4 v0x5c4a7bd696c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.49, 9;
    %load/vec4 v0x5c4a7bd6b100_0;
    %and;
T_19.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.47, 8;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd60d70_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd60e70_0, 0, 8;
    %fork TD_thiele_cpu.execute_pmerge, S_0x5c4a7bd60b90;
    %join;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.48;
T_19.47 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
T_19.48 ;
    %jmp T_19.40;
T_19.25 ;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.26 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd5fa60_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd5fb60_0, 0, 8;
    %fork TD_thiele_cpu.execute_ljoin, S_0x5c4a7bcdfb40;
    %join;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.27 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd5f870_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd5f930_0, 0, 8;
    %fork TD_thiele_cpu.execute_emit, S_0x5c4a7bce2760;
    %join;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.28 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd61fd0_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd620d0_0, 0, 8;
    %fork TD_thiele_cpu.execute_xfer, S_0x5c4a7bd61df0;
    %join;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.29 ;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.30 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %jmp/1 T_19.52, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5c4a7bd6af40_0;
    %parti/s 6, 2, 3;
    %cmpi/ne 0, 0, 6;
    %flag_or 4, 8;
T_19.52;
    %jmp/0xz  T_19.50, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
T_19.50 ;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.31 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_19.53, 4;
    %load/vec4 v0x5c4a7bd68f50_0;
    %pad/u 8;
    %store/vec4 v0x5c4a7bd60310_0, 0, 8;
    %fork TD_thiele_cpu.execute_mdlacc, S_0x5c4a7bd5fc40;
    %join;
    %jmp T_19.54;
T_19.53 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd60310_0, 0, 8;
    %fork TD_thiele_cpu.execute_mdlacc, S_0x5c4a7bd5fc40;
    %join;
T_19.54 ;
    %jmp T_19.40;
T_19.32 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd60ab0_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd609b0_0, 0, 8;
    %fork TD_thiele_cpu.execute_pdiscover, S_0x5c4a7bd607d0;
    %join;
    %jmp T_19.40;
T_19.33 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd62850_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd62750_0, 0, 8;
    %fork TD_thiele_cpu.execute_xor_load, S_0x5c4a7bd62570;
    %join;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.34 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd62390_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd62490_0, 0, 8;
    %fork TD_thiele_cpu.execute_xor_add, S_0x5c4a7bd621b0;
    %join;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.35 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd631a0_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd632a0_0, 0, 8;
    %fork TD_thiele_cpu.execute_xor_swap, S_0x5c4a7bd62fc0;
    %join;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.36 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd62c10_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd62db0_0, 0, 8;
    %fork TD_thiele_cpu.execute_xor_rank, S_0x5c4a7bd62930;
    %join;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.37 ;
    %load/vec4 v0x5c4a7bd6ae60_0;
    %store/vec4 v0x5c4a7bd605f0_0, 0, 8;
    %load/vec4 v0x5c4a7bd6af40_0;
    %store/vec4 v0x5c4a7bd606f0_0, 0, 8;
    %fork TD_thiele_cpu.execute_oracle_halts, S_0x5c4a7bd60410;
    %join;
    %jmp T_19.40;
T_19.38 ;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c4a7bd6b020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.40;
T_19.40 ;
    %pop/vec4 1;
    %jmp T_19.21;
T_19.13 ;
    %load/vec4 v0x5c4a7bd69930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.55, 8;
    %load/vec4 v0x5c4a7bd69ad0_0;
    %assign/vec4 v0x5c4a7bd68c00_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
T_19.55 ;
    %jmp T_19.21;
T_19.14 ;
    %load/vec4 v0x5c4a7bd6b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.57, 8;
    %load/vec4 v0x5c4a7bd6b940_0;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
T_19.57 ;
    %jmp T_19.21;
T_19.15 ;
    %load/vec4 v0x5c4a7bd6a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.59, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd6ab80_0, 0;
    %load/vec4 v0x5c4a7bd684b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_19.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_19.62, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_19.63, 6;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %load/vec4 v0x5c4a7bd68590_0;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.65;
T_19.61 ;
    %load/vec4 v0x5c4a7bd6a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.66, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.67;
T_19.66 ;
    %load/vec4 v0x5c4a7bd69c70_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5c4a7bd6aab0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 3 476 "$display", "MDLACC size=%0d mdl_cost=%0d mu_acc(before)=%0d mu_acc(after)=%0d", v0x5c4a7bd6a330_0, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5c4a7bd6aab0_0;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %load/vec4 v0x5c4a7bd69e30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c4a7bd69e30_0, 0;
    %load/vec4 v0x5c4a7bd6aab0_0;
    %assign/vec4 v0x5c4a7bd6bc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd6bbc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
T_19.67 ;
    %jmp T_19.65;
T_19.62 ;
    %load/vec4 v0x5c4a7bd6a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.68, 8;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.69;
T_19.68 ;
    %load/vec4 v0x5c4a7bd6aab0_0;
    %assign/vec4 v0x5c4a7bd695e0_0, 0;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %load/vec4 v0x5c4a7bd6aab0_0;
    %add;
    %store/vec4 v0x5c4a7bd6b530_0, 0, 32;
    %load/vec4 v0x5c4a7bd6aab0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5c4a7bd6b530_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 3 501 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5c4a7bd6b530_0;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %load/vec4 v0x5c4a7bd6b290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c4a7bd6b290_0, 0;
    %load/vec4 v0x5c4a7bd6b530_0;
    %assign/vec4 v0x5c4a7bd6bc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd6bbc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
T_19.69 ;
    %jmp T_19.65;
T_19.63 ;
    %load/vec4 v0x5c4a7bd6a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.70, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
    %jmp T_19.71;
T_19.70 ;
    %load/vec4 v0x5c4a7bd6aab0_0;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %pushi/vec4 66, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %vpi_call/w 3 520 "$display", "ORACLE_HALTS invoked - Hyper-Thiele transition" {0 0 0};
T_19.71 ;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.65;
T_19.65 ;
    %pop/vec4 1;
T_19.59 ;
    %jmp T_19.21;
T_19.16 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5c4a7bd6a6a0_0, 0;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %assign/vec4 v0x5c4a7bd6a770_0, 0;
    %load/vec4 v0x5c4a7bd695e0_0;
    %assign/vec4 v0x5c4a7bd6a840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd6ab80_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5c4a7bd684b0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.21;
T_19.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.21;
T_19.18 ;
    %load/vec4 v0x5c4a7bd6a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.72, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd6ab80_0, 0;
    %load/vec4 v0x5c4a7bd684b0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_19.74, 4;
    %load/vec4 v0x5c4a7bd6a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.76, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5c4a7bd68ca0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.77;
T_19.76 ;
    %load/vec4 v0x5c4a7bd695e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5c4a7bd6a5b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x5c4a7bd6aab0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %vpi_call/w 3 561 "$display", "PDISCOVER info_gain=%0d mu_acc(before)=%0d mu_acc(after)=%0d", S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0x5c4a7bd6aab0_0;
    %assign/vec4 v0x5c4a7bd6a5b0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x5c4a7bd68d80_0, 0;
    %load/vec4 v0x5c4a7bd6b290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5c4a7bd6b290_0, 0;
    %load/vec4 v0x5c4a7bd6aab0_0;
    %assign/vec4 v0x5c4a7bd6bc90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c4a7bd6bbc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
T_19.77 ;
    %jmp T_19.75;
T_19.74 ;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %load/vec4 v0x5c4a7bd68590_0;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
T_19.75 ;
T_19.72 ;
    %jmp T_19.21;
T_19.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c4a7bd6bbc0_0, 0;
    %load/vec4 v0x5c4a7bd6b450_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5c4a7bd6b450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5c4a7bd6c210_0, 0;
    %jmp T_19.21;
T_19.21 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "thiele_cpu.v";
    "./generated_opcodes.vh";
    "mu_alu.v";
    "mu_core.v";
