INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxVivadoProjects/AUTOMATED CAR WASHING SYSTEM/AUTOMATED CAR WASHING SYSTEM.srcs/sources_1/new/car_wash.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car_wash
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XilinxVivadoProjects/AUTOMATED CAR WASHING SYSTEM/AUTOMATED CAR WASHING SYSTEM.srcs/sim_1/new/car_wash_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car_wash_tb
