============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Dec 05 2024  07:46:01 am
  Module:                 mac
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (12 ps) Setup Check with Pin A_reg[5]/CK->D
          Group: clk
     Startpoint: (F) W[2]
          Clock: (R) clk
       Endpoint: (R) A_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      33                  
     Required Time:=     967                  
      Launch Clock:-       0                  
       Input Delay:-     500                  
         Data Path:-     455                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay             500             mac.sdc_line_3_5_1 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  W[2]           -       -      F     (arrival)      4  5.6     0     0     500    (-,-) 
  g3341__6877/ZN -       A2->ZN F     AND2_X1        1  3.6     8    30     530    (-,-) 
  g3318__5953/S  -       B->S   F     HA_X1          1  3.4    13    58     588    (-,-) 
  g3282__1857/CO -       A->CO  F     HA_X1          1  1.1     5    29     617    (-,-) 
  g3279__2703/ZN -       A1->ZN F     OR2_X1         1  3.9    12    48     666    (-,-) 
  g3265__8757/CO -       A->CO  F     FA_X1          1  3.0    15    77     743    (-,-) 
  g3261__2900/CO -       CI->CO F     FA_X1          1  3.0    15    72     815    (-,-) 
  g3255__9682/S  -       CI->S  R     FA_X1          1  1.2    10   110     926    (-,-) 
  g3254__1474/ZN -       A1->ZN R     AND2_X1        1  1.4     8    30     955    (-,-) 
  A_reg[5]/D     <<<     -      R     DFFR_X1        1    -     -     0     955    (-,-) 
#----------------------------------------------------------------------------------------

