// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module encode_pool3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        full_out_TREADY,
        conv3_out_dout,
        conv3_out_num_data_valid,
        conv3_out_fifo_cap,
        conv3_out_empty_n,
        conv3_out_read,
        full_out_TDATA,
        full_out_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   full_out_TREADY;
input  [39:0] conv3_out_dout;
input  [1:0] conv3_out_num_data_valid;
input  [1:0] conv3_out_fifo_cap;
input   conv3_out_empty_n;
output   conv3_out_read;
output  [39:0] full_out_TDATA;
output   full_out_TVALID;

reg ap_idle;
reg conv3_out_read;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
reg   [0:0] icmp_ln79_reg_3537;
reg   [0:0] select_ln79_3_reg_3541;
reg   [0:0] empty_32_reg_3568;
reg    ap_predicate_op285_write_state4;
reg   [0:0] brmerge_i_reg_3564;
reg    ap_predicate_op312_read_state4;
wire    regslice_both_full_out_U_apdone_blk;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state4_io;
reg   [0:0] select_ln79_3_reg_3541_pp0_iter1_reg;
reg   [0:0] empty_32_reg_3568_pp0_iter1_reg;
reg    ap_predicate_op714_write_state12;
reg    ap_block_state12_pp0_stage3_iter1;
reg    ap_block_state12_io;
wire    ap_loop_exit_ready;
reg    ap_block_pp0_stage3_subdone;
reg    ap_condition_exit_pp0_iter0_stage3;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
reg    ap_predicate_op553_write_state8;
reg    ap_predicate_op557_write_state8;
reg    ap_predicate_op584_read_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state8_io;
reg    ap_block_pp0_stage7_subdone;
reg    conv3_out_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage0;
reg    full_out_TDATA_blk_n;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op623_write_state9;
reg    ap_predicate_op627_write_state9;
reg    ap_predicate_op654_read_state9;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_state9_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln79_fu_723_p2;
wire   [0:0] select_ln79_3_fu_805_p3;
wire   [2:0] trunc_ln80_16_fu_813_p1;
reg   [2:0] trunc_ln80_16_reg_3545;
wire   [0:0] brmerge_i_fu_827_p2;
wire   [0:0] empty_32_fu_833_p2;
reg    ap_predicate_op158_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_predicate_op669_write_state10;
reg    ap_predicate_op673_write_state10;
reg    ap_block_state10_pp0_stage1_iter1;
reg    ap_block_state10_io;
reg    ap_block_pp0_stage1_11001;
wire   [38:0] temp_169_fu_934_p3;
reg   [38:0] temp_169_reg_3577;
wire   [38:0] temp_184_fu_1007_p3;
reg   [38:0] temp_184_reg_3583;
wire   [38:0] trunc_ln84_fu_1041_p1;
reg   [38:0] trunc_ln84_reg_3589;
reg    ap_predicate_op242_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_predicate_op709_write_state11;
reg    ap_predicate_op713_write_state11;
reg    ap_block_state11_pp0_stage2_iter1;
reg    ap_block_state11_io;
reg    ap_block_pp0_stage2_11001;
wire   [38:0] temp_170_fu_1063_p3;
reg   [38:0] temp_170_reg_3594;
wire   [0:0] icmp_ln105_2_fu_1074_p2;
reg   [0:0] icmp_ln105_2_reg_3599;
wire   [0:0] icmp_ln116_fu_1085_p2;
reg   [0:0] icmp_ln116_reg_3604;
wire   [0:0] icmp_ln116_1_fu_1090_p2;
reg   [0:0] icmp_ln116_1_reg_3615;
wire   [0:0] icmp_ln116_2_fu_1095_p2;
reg   [0:0] icmp_ln116_2_reg_3626;
wire   [0:0] icmp_ln116_3_fu_1100_p2;
reg   [0:0] icmp_ln116_3_reg_3637;
wire   [0:0] icmp_ln116_4_fu_1105_p2;
reg   [0:0] icmp_ln116_4_reg_3648;
wire   [0:0] icmp_ln116_5_fu_1110_p2;
reg   [0:0] icmp_ln116_5_reg_3659;
wire   [0:0] icmp_ln116_6_fu_1115_p2;
reg   [0:0] icmp_ln116_6_reg_3670;
wire   [0:0] or_ln116_5_fu_1150_p2;
reg   [0:0] or_ln116_5_reg_3681;
wire   [38:0] temp_185_fu_1238_p3;
reg   [38:0] temp_185_reg_3697;
wire   [38:0] temp_199_fu_1305_p3;
reg   [38:0] temp_199_reg_3703;
wire   [39:0] zext_ln83_3_fu_1401_p1;
reg    ap_block_pp0_stage3_11001;
wire   [32:0] trunc_ln83_1_fu_1432_p1;
reg   [32:0] trunc_ln83_1_reg_3714;
wire   [0:0] icmp_ln110_1_fu_1436_p2;
reg   [0:0] icmp_ln110_1_reg_3719;
wire   [38:0] temp_200_fu_1521_p3;
reg   [38:0] temp_200_reg_3729;
wire   [38:0] temp_214_fu_1588_p3;
reg   [38:0] temp_214_reg_3735;
wire   [39:0] zext_ln83_7_fu_1661_p1;
reg    ap_predicate_op349_write_state5;
reg    ap_predicate_op353_write_state5;
reg    ap_predicate_op380_read_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage4_11001;
wire   [32:0] trunc_ln83_2_fu_1692_p1;
reg   [32:0] trunc_ln83_2_reg_3746;
wire   [0:0] icmp_ln110_2_fu_1696_p2;
reg   [0:0] icmp_ln110_2_reg_3751;
wire   [38:0] temp_215_fu_1781_p3;
reg   [38:0] temp_215_reg_3761;
wire   [38:0] temp_229_fu_1848_p3;
reg   [38:0] temp_229_reg_3767;
wire   [39:0] zext_ln83_11_fu_1921_p1;
reg    ap_predicate_op417_write_state6;
reg    ap_predicate_op421_write_state6;
reg    ap_predicate_op448_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage5_11001;
wire   [32:0] trunc_ln83_3_fu_1952_p1;
reg   [32:0] trunc_ln83_3_reg_3778;
wire   [0:0] icmp_ln110_3_fu_1956_p2;
reg   [0:0] icmp_ln110_3_reg_3783;
wire   [38:0] temp_230_fu_2041_p3;
reg   [38:0] temp_230_reg_3793;
wire   [38:0] temp_244_fu_2108_p3;
reg   [38:0] temp_244_reg_3799;
wire   [39:0] zext_ln83_15_fu_2181_p1;
reg    ap_predicate_op485_write_state7;
reg    ap_predicate_op489_write_state7;
reg    ap_predicate_op516_read_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state7_io;
reg    ap_block_pp0_stage6_11001;
wire   [32:0] trunc_ln83_4_fu_2212_p1;
reg   [32:0] trunc_ln83_4_reg_3810;
wire   [0:0] icmp_ln110_4_fu_2216_p2;
reg   [0:0] icmp_ln110_4_reg_3815;
wire   [38:0] temp_245_fu_2301_p3;
reg   [38:0] temp_245_reg_3825;
wire   [38:0] temp_259_fu_2368_p3;
reg   [38:0] temp_259_reg_3831;
wire   [39:0] zext_ln83_19_fu_2441_p1;
reg    ap_block_pp0_stage7_11001;
wire   [32:0] trunc_ln83_5_fu_2472_p1;
reg   [32:0] trunc_ln83_5_reg_3842;
wire   [0:0] icmp_ln110_5_fu_2476_p2;
reg   [0:0] icmp_ln110_5_reg_3847;
wire   [38:0] temp_260_fu_2561_p3;
reg   [38:0] temp_260_reg_3857;
wire   [38:0] temp_274_fu_2628_p3;
reg   [38:0] temp_274_reg_3863;
wire   [39:0] zext_ln83_23_fu_2694_p1;
wire   [32:0] trunc_ln83_6_fu_2725_p1;
reg   [32:0] trunc_ln83_6_reg_3874;
wire   [0:0] icmp_ln110_6_fu_2729_p2;
reg   [0:0] icmp_ln110_6_reg_3879;
wire   [38:0] temp_275_fu_2814_p3;
reg   [38:0] temp_275_reg_3889;
wire   [39:0] zext_ln83_27_fu_2867_p1;
wire   [32:0] trunc_ln83_7_fu_2898_p1;
reg   [32:0] trunc_ln83_7_reg_3900;
wire   [0:0] icmp_ln110_7_fu_2902_p2;
reg   [0:0] icmp_ln110_7_reg_3905;
wire   [39:0] zext_ln83_31_fu_3015_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [39:0] ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425;
reg   [39:0] ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436;
reg   [39:0] ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447;
reg   [39:0] ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458;
reg   [39:0] ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469;
reg   [39:0] ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480;
wire   [39:0] ap_phi_reg_pp0_iter0_in_pool_val_22_reg_491;
reg   [39:0] ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491;
wire   [39:0] ap_phi_reg_pp0_iter0_in_pool_val_23_reg_502;
reg   [39:0] ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502;
reg   [3:0] pool_col_fu_80;
wire   [3:0] add_ln80_fu_839_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_pool_col_load;
reg   [39:0] temp_1_fu_84;
wire   [39:0] temp_181_fu_1212_p3;
reg   [39:0] temp_4_fu_88;
wire   [39:0] temp_180_fu_1204_p3;
reg   [39:0] temp_16_fu_92;
wire   [39:0] temp_179_fu_1196_p3;
reg   [39:0] temp_19_fu_96;
wire   [39:0] temp_178_fu_1188_p3;
reg   [39:0] temp_31_fu_100;
wire   [39:0] temp_177_fu_1180_p3;
reg   [39:0] temp_34_fu_104;
wire   [39:0] temp_176_fu_1172_p3;
reg   [39:0] temp_46_fu_108;
wire   [39:0] temp_175_fu_1164_p3;
reg   [39:0] temp_49_fu_112;
wire   [39:0] temp_174_fu_1156_p3;
reg   [39:0] temp_61_fu_116;
wire   [39:0] temp_196_fu_1496_p3;
reg   [39:0] temp_64_fu_120;
wire   [39:0] temp_195_fu_1489_p3;
reg   [39:0] temp_76_fu_124;
wire   [39:0] temp_194_fu_1482_p3;
reg   [39:0] temp_79_fu_128;
wire   [39:0] temp_193_fu_1475_p3;
reg   [39:0] temp_91_fu_132;
wire   [39:0] temp_192_fu_1468_p3;
reg   [39:0] temp_94_fu_136;
wire   [39:0] temp_191_fu_1461_p3;
reg   [39:0] temp_106_fu_140;
wire   [39:0] temp_190_fu_1454_p3;
reg   [39:0] temp_109_fu_144;
wire   [39:0] temp_189_fu_1447_p3;
reg   [39:0] temp_120_fu_148;
wire   [39:0] temp_211_fu_1756_p3;
reg   [39:0] temp_121_fu_152;
wire   [39:0] temp_210_fu_1749_p3;
reg   [39:0] temp_122_fu_156;
wire   [39:0] temp_209_fu_1742_p3;
reg   [39:0] temp_123_fu_160;
wire   [39:0] temp_208_fu_1735_p3;
reg   [39:0] temp_124_fu_164;
wire   [39:0] temp_207_fu_1728_p3;
reg   [39:0] temp_125_fu_168;
wire   [39:0] temp_206_fu_1721_p3;
reg   [39:0] temp_126_fu_172;
wire   [39:0] temp_205_fu_1714_p3;
reg   [39:0] temp_127_fu_176;
wire   [39:0] temp_204_fu_1707_p3;
reg   [39:0] temp_128_fu_180;
wire   [39:0] temp_226_fu_2016_p3;
reg   [39:0] temp_129_fu_184;
wire   [39:0] temp_225_fu_2009_p3;
reg   [39:0] temp_130_fu_188;
wire   [39:0] temp_224_fu_2002_p3;
reg   [39:0] temp_131_fu_192;
wire   [39:0] temp_223_fu_1995_p3;
reg   [39:0] temp_132_fu_196;
wire   [39:0] temp_222_fu_1988_p3;
reg   [39:0] temp_133_fu_200;
wire   [39:0] temp_221_fu_1981_p3;
reg   [39:0] temp_134_fu_204;
wire   [39:0] temp_220_fu_1974_p3;
reg   [39:0] temp_135_fu_208;
wire   [39:0] temp_219_fu_1967_p3;
reg   [39:0] temp_136_fu_212;
wire   [39:0] temp_241_fu_2276_p3;
reg   [39:0] temp_137_fu_216;
wire   [39:0] temp_240_fu_2269_p3;
reg   [39:0] temp_138_fu_220;
wire   [39:0] temp_239_fu_2262_p3;
reg   [39:0] temp_139_fu_224;
wire   [39:0] temp_238_fu_2255_p3;
reg   [39:0] temp_140_fu_228;
wire   [39:0] temp_237_fu_2248_p3;
reg   [39:0] temp_141_fu_232;
wire   [39:0] temp_236_fu_2241_p3;
reg   [39:0] temp_142_fu_236;
wire   [39:0] temp_235_fu_2234_p3;
reg   [39:0] temp_143_fu_240;
wire   [39:0] temp_234_fu_2227_p3;
reg   [39:0] temp_144_fu_244;
wire   [39:0] temp_256_fu_2536_p3;
reg   [39:0] temp_145_fu_248;
wire   [39:0] temp_255_fu_2529_p3;
reg   [39:0] temp_146_fu_252;
wire   [39:0] temp_254_fu_2522_p3;
reg   [39:0] temp_147_fu_256;
wire   [39:0] temp_253_fu_2515_p3;
reg   [39:0] temp_148_fu_260;
wire   [39:0] temp_252_fu_2508_p3;
reg   [39:0] temp_149_fu_264;
wire   [39:0] temp_251_fu_2501_p3;
reg   [39:0] temp_150_fu_268;
wire   [39:0] temp_250_fu_2494_p3;
reg   [39:0] temp_151_fu_272;
wire   [39:0] temp_249_fu_2487_p3;
reg   [39:0] temp_152_fu_276;
wire   [39:0] temp_271_fu_2789_p3;
reg   [39:0] temp_153_fu_280;
wire   [39:0] temp_270_fu_2782_p3;
reg   [39:0] temp_154_fu_284;
wire   [39:0] temp_269_fu_2775_p3;
reg   [39:0] temp_155_fu_288;
wire   [39:0] temp_268_fu_2768_p3;
reg   [39:0] temp_156_fu_292;
wire   [39:0] temp_267_fu_2761_p3;
reg   [39:0] temp_157_fu_296;
wire   [39:0] temp_266_fu_2754_p3;
reg   [39:0] temp_158_fu_300;
wire   [39:0] temp_265_fu_2747_p3;
reg   [39:0] temp_159_fu_304;
wire   [39:0] temp_264_fu_2740_p3;
reg   [39:0] temp_160_fu_308;
wire   [39:0] temp_286_fu_2962_p3;
reg   [39:0] temp_161_fu_312;
wire   [39:0] temp_285_fu_2955_p3;
reg   [39:0] temp_162_fu_316;
wire   [39:0] temp_284_fu_2948_p3;
reg   [39:0] temp_163_fu_320;
wire   [39:0] temp_283_fu_2941_p3;
reg   [39:0] temp_164_fu_324;
wire   [39:0] temp_282_fu_2934_p3;
reg   [39:0] temp_165_fu_328;
wire   [39:0] temp_281_fu_2927_p3;
reg   [39:0] temp_166_fu_332;
wire   [39:0] temp_280_fu_2920_p3;
reg   [39:0] temp_167_fu_336;
wire   [39:0] temp_279_fu_2913_p3;
reg   [3:0] pool_row_fu_340;
wire   [3:0] select_ln79_1_fu_761_p3;
reg   [3:0] ap_sig_allocacmp_pool_row_load;
reg   [6:0] indvar_flatten_fu_344;
wire   [6:0] add_ln79_fu_729_p2;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [39:0] pool_win3_fu_348;
wire   [39:0] pool_win3_32_fu_874_p10;
reg   [39:0] pool_win3_1_fu_352;
reg   [39:0] pool_win3_2_fu_356;
wire   [39:0] pool_win3_33_fu_947_p10;
reg   [39:0] pool_win3_3_fu_360;
reg   [39:0] pool_win3_4_fu_364;
wire   [39:0] pool_win3_34_fu_1245_p10;
reg   [39:0] pool_win3_5_fu_368;
reg   [39:0] pool_win3_6_fu_372;
wire   [39:0] pool_win3_35_fu_1528_p10;
reg   [39:0] pool_win3_7_fu_376;
reg   [39:0] pool_win3_8_fu_380;
wire   [39:0] pool_win3_36_fu_1788_p10;
reg   [39:0] pool_win3_9_fu_384;
reg   [39:0] pool_win3_10_fu_388;
wire   [39:0] pool_win3_37_fu_2048_p10;
reg   [39:0] pool_win3_11_fu_392;
reg   [39:0] pool_win3_12_fu_396;
wire   [39:0] pool_win3_38_fu_2308_p10;
reg   [39:0] pool_win3_13_fu_400;
reg   [39:0] pool_win3_14_fu_404;
wire   [39:0] pool_win3_39_fu_2568_p10;
reg   [39:0] pool_win3_15_fu_408;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
wire   [0:0] icmp_ln80_fu_741_p2;
wire   [3:0] add_ln79_1_fu_755_p2;
wire   [0:0] cmp11_i_mid1_fu_773_p2;
wire   [0:0] cmp11_i6_fu_779_p2;
wire   [0:0] cmp15_i_mid1_fu_793_p2;
wire   [0:0] cmp15_i5_fu_799_p2;
wire   [3:0] select_ln79_fu_747_p3;
wire   [0:0] select_ln79_2_fu_785_p3;
wire   [0:0] cmp13_i_fu_817_p2;
wire   [0:0] trunc_ln79_fu_769_p1;
wire   [0:0] empty_fu_823_p1;
wire   [0:0] tmp_fu_902_p3;
wire   [38:0] trunc_ln80_15_fu_870_p1;
wire   [38:0] temp_fu_910_p3;
wire   [39:0] zext_ln83_fu_918_p1;
wire   [0:0] icmp_ln105_fu_922_p2;
wire   [0:0] xor_ln105_fu_928_p2;
wire   [38:0] trunc_ln158_fu_895_p1;
wire   [0:0] tmp_1_fu_975_p3;
wire   [38:0] trunc_ln80_13_fu_866_p1;
wire   [38:0] temp_182_fu_983_p3;
wire   [39:0] zext_ln83_4_fu_991_p1;
wire   [0:0] icmp_ln105_3_fu_995_p2;
wire   [0:0] xor_ln105_3_fu_1001_p2;
wire   [38:0] trunc_ln158_1_fu_968_p1;
wire   [39:0] zext_ln83_1_fu_1048_p1;
wire   [0:0] icmp_ln105_1_fu_1051_p2;
wire   [0:0] xor_ln105_1_fu_1057_p2;
wire   [38:0] trunc_ln80_14_fu_1037_p1;
wire   [39:0] zext_ln83_2_fu_1070_p1;
wire   [0:0] or_ln116_fu_1120_p2;
wire   [0:0] or_ln116_3_fu_1138_p2;
wire   [0:0] or_ln116_2_fu_1132_p2;
wire   [0:0] or_ln116_4_fu_1144_p2;
wire   [0:0] or_ln116_1_fu_1126_p2;
wire   [39:0] zext_ln83_5_fu_1223_p1;
wire   [0:0] icmp_ln105_4_fu_1226_p2;
wire   [0:0] xor_ln105_4_fu_1232_p2;
wire   [38:0] trunc_ln80_12_fu_1033_p1;
wire   [0:0] tmp_2_fu_1273_p3;
wire   [38:0] trunc_ln80_11_fu_1029_p1;
wire   [38:0] temp_197_fu_1281_p3;
wire   [39:0] zext_ln83_8_fu_1289_p1;
wire   [0:0] icmp_ln105_6_fu_1293_p2;
wire   [0:0] xor_ln105_6_fu_1299_p2;
wire   [38:0] trunc_ln158_2_fu_1266_p1;
wire   [0:0] xor_ln105_2_fu_1372_p2;
wire   [38:0] temp_172_fu_1377_p3;
wire   [0:0] icmp_ln110_fu_1387_p2;
wire   [32:0] trunc_ln83_fu_1383_p1;
wire   [32:0] temp_173_fu_1393_p3;
wire   [39:0] zext_ln83_6_fu_1410_p1;
wire   [0:0] icmp_ln105_5_fu_1413_p2;
wire   [0:0] xor_ln105_5_fu_1419_p2;
wire   [38:0] trunc_ln84_1_fu_1406_p1;
wire   [38:0] temp_187_fu_1425_p3;
wire   [39:0] zext_ln83_9_fu_1506_p1;
wire   [0:0] icmp_ln105_7_fu_1509_p2;
wire   [0:0] xor_ln105_7_fu_1515_p2;
wire   [38:0] trunc_ln80_10_fu_1368_p1;
wire   [0:0] tmp_3_fu_1556_p3;
wire   [38:0] trunc_ln80_9_fu_1364_p1;
wire   [38:0] temp_212_fu_1564_p3;
wire   [39:0] zext_ln83_12_fu_1572_p1;
wire   [0:0] icmp_ln105_9_fu_1576_p2;
wire   [0:0] xor_ln105_9_fu_1582_p2;
wire   [38:0] trunc_ln158_3_fu_1549_p1;
wire   [32:0] temp_188_fu_1655_p3;
wire   [39:0] zext_ln83_10_fu_1670_p1;
wire   [0:0] icmp_ln105_8_fu_1673_p2;
wire   [0:0] xor_ln105_8_fu_1679_p2;
wire   [38:0] trunc_ln84_2_fu_1666_p1;
wire   [38:0] temp_202_fu_1685_p3;
wire   [39:0] zext_ln83_13_fu_1766_p1;
wire   [0:0] icmp_ln105_10_fu_1769_p2;
wire   [0:0] xor_ln105_10_fu_1775_p2;
wire   [38:0] trunc_ln80_8_fu_1651_p1;
wire   [0:0] tmp_4_fu_1816_p3;
wire   [38:0] trunc_ln80_7_fu_1647_p1;
wire   [38:0] temp_227_fu_1824_p3;
wire   [39:0] zext_ln83_16_fu_1832_p1;
wire   [0:0] icmp_ln105_12_fu_1836_p2;
wire   [0:0] xor_ln105_12_fu_1842_p2;
wire   [38:0] trunc_ln158_4_fu_1809_p1;
wire   [32:0] temp_203_fu_1915_p3;
wire   [39:0] zext_ln83_14_fu_1930_p1;
wire   [0:0] icmp_ln105_11_fu_1933_p2;
wire   [0:0] xor_ln105_11_fu_1939_p2;
wire   [38:0] trunc_ln84_3_fu_1926_p1;
wire   [38:0] temp_217_fu_1945_p3;
wire   [39:0] zext_ln83_17_fu_2026_p1;
wire   [0:0] icmp_ln105_13_fu_2029_p2;
wire   [0:0] xor_ln105_13_fu_2035_p2;
wire   [38:0] trunc_ln80_6_fu_1911_p1;
wire   [0:0] tmp_5_fu_2076_p3;
wire   [38:0] trunc_ln80_5_fu_1907_p1;
wire   [38:0] temp_242_fu_2084_p3;
wire   [39:0] zext_ln83_20_fu_2092_p1;
wire   [0:0] icmp_ln105_15_fu_2096_p2;
wire   [0:0] xor_ln105_15_fu_2102_p2;
wire   [38:0] trunc_ln158_5_fu_2069_p1;
wire   [32:0] temp_218_fu_2175_p3;
wire   [39:0] zext_ln83_18_fu_2190_p1;
wire   [0:0] icmp_ln105_14_fu_2193_p2;
wire   [0:0] xor_ln105_14_fu_2199_p2;
wire   [38:0] trunc_ln84_4_fu_2186_p1;
wire   [38:0] temp_232_fu_2205_p3;
wire   [39:0] zext_ln83_21_fu_2286_p1;
wire   [0:0] icmp_ln105_16_fu_2289_p2;
wire   [0:0] xor_ln105_16_fu_2295_p2;
wire   [38:0] trunc_ln80_4_fu_2171_p1;
wire   [0:0] tmp_6_fu_2336_p3;
wire   [38:0] trunc_ln80_3_fu_2167_p1;
wire   [38:0] temp_257_fu_2344_p3;
wire   [39:0] zext_ln83_24_fu_2352_p1;
wire   [0:0] icmp_ln105_18_fu_2356_p2;
wire   [0:0] xor_ln105_18_fu_2362_p2;
wire   [38:0] trunc_ln158_6_fu_2329_p1;
wire   [32:0] temp_233_fu_2435_p3;
wire   [39:0] zext_ln83_22_fu_2450_p1;
wire   [0:0] icmp_ln105_17_fu_2453_p2;
wire   [0:0] xor_ln105_17_fu_2459_p2;
wire   [38:0] trunc_ln84_5_fu_2446_p1;
wire   [38:0] temp_247_fu_2465_p3;
wire   [39:0] zext_ln83_25_fu_2546_p1;
wire   [0:0] icmp_ln105_19_fu_2549_p2;
wire   [0:0] xor_ln105_19_fu_2555_p2;
wire   [38:0] trunc_ln80_2_fu_2431_p1;
wire   [0:0] tmp_7_fu_2596_p3;
wire   [38:0] trunc_ln80_1_fu_2427_p1;
wire   [38:0] temp_272_fu_2604_p3;
wire   [39:0] zext_ln83_28_fu_2612_p1;
wire   [0:0] icmp_ln105_21_fu_2616_p2;
wire   [0:0] xor_ln105_21_fu_2622_p2;
wire   [38:0] trunc_ln158_7_fu_2589_p1;
wire   [32:0] temp_248_fu_2688_p3;
wire   [39:0] zext_ln83_26_fu_2703_p1;
wire   [0:0] icmp_ln105_20_fu_2706_p2;
wire   [0:0] xor_ln105_20_fu_2712_p2;
wire   [38:0] trunc_ln84_6_fu_2699_p1;
wire   [38:0] temp_262_fu_2718_p3;
wire   [39:0] zext_ln83_29_fu_2799_p1;
wire   [0:0] icmp_ln105_22_fu_2802_p2;
wire   [0:0] xor_ln105_22_fu_2808_p2;
wire   [38:0] trunc_ln80_fu_2684_p1;
wire   [32:0] temp_263_fu_2861_p3;
wire   [39:0] zext_ln83_30_fu_2876_p1;
wire   [0:0] icmp_ln105_23_fu_2879_p2;
wire   [0:0] xor_ln105_23_fu_2885_p2;
wire   [38:0] trunc_ln84_7_fu_2872_p1;
wire   [38:0] temp_277_fu_2891_p3;
wire   [32:0] temp_278_fu_3009_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg   [39:0] full_out_TDATA_int_regslice;
reg    full_out_TVALID_int_regslice;
wire    full_out_TREADY_int_regslice;
wire    regslice_both_full_out_U_vld_out;
reg    ap_condition_2624;
reg    ap_condition_2628;
reg    ap_condition_2632;
reg    ap_condition_2636;
reg    ap_condition_2640;
reg    ap_condition_2644;
reg    ap_condition_2648;
reg    ap_condition_552;
reg    ap_condition_588;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

encode_mux_8_3_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
mux_8_3_40_1_1_U431(
    .din0(temp_1_fu_84),
    .din1(temp_4_fu_88),
    .din2(temp_16_fu_92),
    .din3(temp_19_fu_96),
    .din4(temp_31_fu_100),
    .din5(temp_34_fu_104),
    .din6(temp_46_fu_108),
    .din7(temp_49_fu_112),
    .din8(trunc_ln80_16_reg_3545),
    .dout(pool_win3_32_fu_874_p10)
);

encode_mux_8_3_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
mux_8_3_40_1_1_U432(
    .din0(temp_61_fu_116),
    .din1(temp_64_fu_120),
    .din2(temp_76_fu_124),
    .din3(temp_79_fu_128),
    .din4(temp_91_fu_132),
    .din5(temp_94_fu_136),
    .din6(temp_106_fu_140),
    .din7(temp_109_fu_144),
    .din8(trunc_ln80_16_reg_3545),
    .dout(pool_win3_33_fu_947_p10)
);

encode_mux_8_3_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
mux_8_3_40_1_1_U433(
    .din0(temp_120_fu_148),
    .din1(temp_121_fu_152),
    .din2(temp_122_fu_156),
    .din3(temp_123_fu_160),
    .din4(temp_124_fu_164),
    .din5(temp_125_fu_168),
    .din6(temp_126_fu_172),
    .din7(temp_127_fu_176),
    .din8(trunc_ln80_16_reg_3545),
    .dout(pool_win3_34_fu_1245_p10)
);

encode_mux_8_3_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
mux_8_3_40_1_1_U434(
    .din0(temp_128_fu_180),
    .din1(temp_129_fu_184),
    .din2(temp_130_fu_188),
    .din3(temp_131_fu_192),
    .din4(temp_132_fu_196),
    .din5(temp_133_fu_200),
    .din6(temp_134_fu_204),
    .din7(temp_135_fu_208),
    .din8(trunc_ln80_16_reg_3545),
    .dout(pool_win3_35_fu_1528_p10)
);

encode_mux_8_3_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
mux_8_3_40_1_1_U435(
    .din0(temp_136_fu_212),
    .din1(temp_137_fu_216),
    .din2(temp_138_fu_220),
    .din3(temp_139_fu_224),
    .din4(temp_140_fu_228),
    .din5(temp_141_fu_232),
    .din6(temp_142_fu_236),
    .din7(temp_143_fu_240),
    .din8(trunc_ln80_16_reg_3545),
    .dout(pool_win3_36_fu_1788_p10)
);

encode_mux_8_3_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
mux_8_3_40_1_1_U436(
    .din0(temp_144_fu_244),
    .din1(temp_145_fu_248),
    .din2(temp_146_fu_252),
    .din3(temp_147_fu_256),
    .din4(temp_148_fu_260),
    .din5(temp_149_fu_264),
    .din6(temp_150_fu_268),
    .din7(temp_151_fu_272),
    .din8(trunc_ln80_16_reg_3545),
    .dout(pool_win3_37_fu_2048_p10)
);

encode_mux_8_3_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
mux_8_3_40_1_1_U437(
    .din0(temp_152_fu_276),
    .din1(temp_153_fu_280),
    .din2(temp_154_fu_284),
    .din3(temp_155_fu_288),
    .din4(temp_156_fu_292),
    .din5(temp_157_fu_296),
    .din6(temp_158_fu_300),
    .din7(temp_159_fu_304),
    .din8(trunc_ln80_16_reg_3545),
    .dout(pool_win3_38_fu_2308_p10)
);

encode_mux_8_3_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .din2_WIDTH( 40 ),
    .din3_WIDTH( 40 ),
    .din4_WIDTH( 40 ),
    .din5_WIDTH( 40 ),
    .din6_WIDTH( 40 ),
    .din7_WIDTH( 40 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 40 ))
mux_8_3_40_1_1_U438(
    .din0(temp_160_fu_308),
    .din1(temp_161_fu_312),
    .din2(temp_162_fu_316),
    .din3(temp_163_fu_320),
    .din4(temp_164_fu_324),
    .din5(temp_165_fu_328),
    .din6(temp_166_fu_332),
    .din7(temp_167_fu_336),
    .din8(trunc_ln80_16_reg_3545),
    .dout(pool_win3_39_fu_2568_p10)
);

encode_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

encode_regslice_both #(
    .DataWidth( 40 ))
regslice_both_full_out_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(full_out_TDATA_int_regslice),
    .vld_in(full_out_TVALID_int_regslice),
    .ack_in(full_out_TREADY_int_regslice),
    .data_out(full_out_TDATA),
    .vld_out(regslice_both_full_out_U_vld_out),
    .ack_out(full_out_TREADY),
    .apdone_blk(regslice_both_full_out_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2628)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 <= 40'd0;
        end else if ((1'b1 == ap_condition_2624)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 <= conv3_out_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2628)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 <= 40'd0;
        end else if ((1'b1 == ap_condition_2632)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 <= conv3_out_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2628)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 <= 40'd0;
        end else if ((1'b1 == ap_condition_2636)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 <= conv3_out_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2628)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 <= 40'd0;
        end else if ((1'b1 == ap_condition_2640)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 <= conv3_out_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2628)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 <= 40'd0;
        end else if ((1'b1 == ap_condition_2644)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 <= conv3_out_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_2628)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 <= 40'd0;
        end else if ((1'b1 == ap_condition_2648)) begin
            ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 <= conv3_out_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_552)) begin
        if (((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 <= conv3_out_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 <= ap_phi_reg_pp0_iter0_in_pool_val_22_reg_491;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 <= conv3_out_dout;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 <= ap_phi_reg_pp0_iter0_in_pool_val_23_reg_502;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_588)) begin
        if ((icmp_ln79_fu_723_p2 == 1'd0)) begin
            indvar_flatten_fu_344 <= add_ln79_fu_729_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_344 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_588)) begin
        if ((icmp_ln79_fu_723_p2 == 1'd0)) begin
            pool_col_fu_80 <= add_ln80_fu_839_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            pool_col_fu_80 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_588)) begin
        if ((icmp_ln79_fu_723_p2 == 1'd0)) begin
            pool_row_fu_340 <= select_ln79_1_fu_761_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            pool_row_fu_340 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_723_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_i_reg_3564 <= brmerge_i_fu_827_p2;
        empty_32_reg_3568 <= empty_32_fu_833_p2;
        select_ln79_3_reg_3541 <= select_ln79_3_fu_805_p3;
        trunc_ln80_16_reg_3545 <= trunc_ln80_16_fu_813_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_32_reg_3568_pp0_iter1_reg <= empty_32_reg_3568;
        icmp_ln79_reg_3537 <= icmp_ln79_fu_723_p2;
        select_ln79_3_reg_3541_pp0_iter1_reg <= select_ln79_3_reg_3541;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln105_2_reg_3599 <= icmp_ln105_2_fu_1074_p2;
        temp_170_reg_3594 <= temp_170_fu_1063_p3;
        temp_185_reg_3697 <= temp_185_fu_1238_p3;
        temp_199_reg_3703 <= temp_199_fu_1305_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        icmp_ln110_1_reg_3719 <= icmp_ln110_1_fu_1436_p2;
        temp_200_reg_3729 <= temp_200_fu_1521_p3;
        temp_214_reg_3735 <= temp_214_fu_1588_p3;
        trunc_ln83_1_reg_3714 <= trunc_ln83_1_fu_1432_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        icmp_ln110_2_reg_3751 <= icmp_ln110_2_fu_1696_p2;
        temp_215_reg_3761 <= temp_215_fu_1781_p3;
        temp_229_reg_3767 <= temp_229_fu_1848_p3;
        trunc_ln83_2_reg_3746 <= trunc_ln83_2_fu_1692_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        icmp_ln110_3_reg_3783 <= icmp_ln110_3_fu_1956_p2;
        temp_230_reg_3793 <= temp_230_fu_2041_p3;
        temp_244_reg_3799 <= temp_244_fu_2108_p3;
        trunc_ln83_3_reg_3778 <= trunc_ln83_3_fu_1952_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        icmp_ln110_4_reg_3815 <= icmp_ln110_4_fu_2216_p2;
        temp_245_reg_3825 <= temp_245_fu_2301_p3;
        temp_259_reg_3831 <= temp_259_fu_2368_p3;
        trunc_ln83_4_reg_3810 <= trunc_ln83_4_fu_2212_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        icmp_ln110_5_reg_3847 <= icmp_ln110_5_fu_2476_p2;
        temp_260_reg_3857 <= temp_260_fu_2561_p3;
        temp_274_reg_3863 <= temp_274_fu_2628_p3;
        trunc_ln83_5_reg_3842 <= trunc_ln83_5_fu_2472_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln110_6_reg_3879 <= icmp_ln110_6_fu_2729_p2;
        temp_275_reg_3889 <= temp_275_fu_2814_p3;
        trunc_ln83_6_reg_3874 <= trunc_ln83_6_fu_2725_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_32_reg_3568_pp0_iter1_reg == 1'd1) & (select_ln79_3_reg_3541_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        icmp_ln110_7_reg_3905 <= icmp_ln110_7_fu_2902_p2;
        trunc_ln83_7_reg_3900 <= trunc_ln83_7_fu_2898_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        icmp_ln116_1_reg_3615 <= icmp_ln116_1_fu_1090_p2;
        icmp_ln116_2_reg_3626 <= icmp_ln116_2_fu_1095_p2;
        icmp_ln116_3_reg_3637 <= icmp_ln116_3_fu_1100_p2;
        icmp_ln116_4_reg_3648 <= icmp_ln116_4_fu_1105_p2;
        icmp_ln116_5_reg_3659 <= icmp_ln116_5_fu_1110_p2;
        icmp_ln116_6_reg_3670 <= icmp_ln116_6_fu_1115_p2;
        icmp_ln116_reg_3604 <= icmp_ln116_fu_1085_p2;
        or_ln116_5_reg_3681 <= or_ln116_5_fu_1150_p2;
        trunc_ln84_reg_3589 <= trunc_ln84_fu_1041_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        pool_win3_10_fu_388 <= pool_win3_37_fu_2048_p10;
        pool_win3_7_fu_376 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        pool_win3_11_fu_392 <= ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480;
        pool_win3_14_fu_404 <= pool_win3_39_fu_2568_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        pool_win3_12_fu_396 <= pool_win3_38_fu_2308_p10;
        pool_win3_9_fu_384 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln79_3_reg_3541 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pool_win3_13_fu_400 <= ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln79_3_reg_3541_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        pool_win3_15_fu_408 <= ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        pool_win3_1_fu_352 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425;
        pool_win3_4_fu_364 <= pool_win3_34_fu_1245_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        pool_win3_2_fu_356 <= pool_win3_33_fu_947_p10;
        pool_win3_fu_348 <= pool_win3_32_fu_874_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        pool_win3_3_fu_360 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436;
        pool_win3_6_fu_372 <= pool_win3_35_fu_1528_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        pool_win3_5_fu_368 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447;
        pool_win3_8_fu_380 <= pool_win3_36_fu_1788_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        temp_106_fu_140 <= temp_190_fu_1454_p3;
        temp_109_fu_144 <= temp_189_fu_1447_p3;
        temp_61_fu_116 <= temp_196_fu_1496_p3;
        temp_64_fu_120 <= temp_195_fu_1489_p3;
        temp_76_fu_124 <= temp_194_fu_1482_p3;
        temp_79_fu_128 <= temp_193_fu_1475_p3;
        temp_91_fu_132 <= temp_192_fu_1468_p3;
        temp_94_fu_136 <= temp_191_fu_1461_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        temp_120_fu_148 <= temp_211_fu_1756_p3;
        temp_121_fu_152 <= temp_210_fu_1749_p3;
        temp_122_fu_156 <= temp_209_fu_1742_p3;
        temp_123_fu_160 <= temp_208_fu_1735_p3;
        temp_124_fu_164 <= temp_207_fu_1728_p3;
        temp_125_fu_168 <= temp_206_fu_1721_p3;
        temp_126_fu_172 <= temp_205_fu_1714_p3;
        temp_127_fu_176 <= temp_204_fu_1707_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        temp_128_fu_180 <= temp_226_fu_2016_p3;
        temp_129_fu_184 <= temp_225_fu_2009_p3;
        temp_130_fu_188 <= temp_224_fu_2002_p3;
        temp_131_fu_192 <= temp_223_fu_1995_p3;
        temp_132_fu_196 <= temp_222_fu_1988_p3;
        temp_133_fu_200 <= temp_221_fu_1981_p3;
        temp_134_fu_204 <= temp_220_fu_1974_p3;
        temp_135_fu_208 <= temp_219_fu_1967_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        temp_136_fu_212 <= temp_241_fu_2276_p3;
        temp_137_fu_216 <= temp_240_fu_2269_p3;
        temp_138_fu_220 <= temp_239_fu_2262_p3;
        temp_139_fu_224 <= temp_238_fu_2255_p3;
        temp_140_fu_228 <= temp_237_fu_2248_p3;
        temp_141_fu_232 <= temp_236_fu_2241_p3;
        temp_142_fu_236 <= temp_235_fu_2234_p3;
        temp_143_fu_240 <= temp_234_fu_2227_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        temp_144_fu_244 <= temp_256_fu_2536_p3;
        temp_145_fu_248 <= temp_255_fu_2529_p3;
        temp_146_fu_252 <= temp_254_fu_2522_p3;
        temp_147_fu_256 <= temp_253_fu_2515_p3;
        temp_148_fu_260 <= temp_252_fu_2508_p3;
        temp_149_fu_264 <= temp_251_fu_2501_p3;
        temp_150_fu_268 <= temp_250_fu_2494_p3;
        temp_151_fu_272 <= temp_249_fu_2487_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_152_fu_276 <= temp_271_fu_2789_p3;
        temp_153_fu_280 <= temp_270_fu_2782_p3;
        temp_154_fu_284 <= temp_269_fu_2775_p3;
        temp_155_fu_288 <= temp_268_fu_2768_p3;
        temp_156_fu_292 <= temp_267_fu_2761_p3;
        temp_157_fu_296 <= temp_266_fu_2754_p3;
        temp_158_fu_300 <= temp_265_fu_2747_p3;
        temp_159_fu_304 <= temp_264_fu_2740_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        temp_160_fu_308 <= temp_286_fu_2962_p3;
        temp_161_fu_312 <= temp_285_fu_2955_p3;
        temp_162_fu_316 <= temp_284_fu_2948_p3;
        temp_163_fu_320 <= temp_283_fu_2941_p3;
        temp_164_fu_324 <= temp_282_fu_2934_p3;
        temp_165_fu_328 <= temp_281_fu_2927_p3;
        temp_166_fu_332 <= temp_280_fu_2920_p3;
        temp_167_fu_336 <= temp_279_fu_2913_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        temp_169_reg_3577 <= temp_169_fu_934_p3;
        temp_184_reg_3583 <= temp_184_fu_1007_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        temp_16_fu_92 <= temp_179_fu_1196_p3;
        temp_19_fu_96 <= temp_178_fu_1188_p3;
        temp_1_fu_84 <= temp_181_fu_1212_p3;
        temp_31_fu_100 <= temp_177_fu_1180_p3;
        temp_34_fu_104 <= temp_176_fu_1172_p3;
        temp_46_fu_108 <= temp_175_fu_1164_p3;
        temp_49_fu_112 <= temp_174_fu_1156_p3;
        temp_4_fu_88 <= temp_180_fu_1204_p3;
    end
end

always @ (*) begin
    if (((icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_344;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_pool_col_load = 4'd0;
    end else begin
        ap_sig_allocacmp_pool_col_load = pool_col_fu_80;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_pool_row_load = 4'd0;
    end else begin
        ap_sig_allocacmp_pool_row_load = pool_row_fu_340;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op584_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((ap_predicate_op312_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        conv3_out_blk_n = conv3_out_empty_n;
    end else begin
        conv3_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op654_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op584_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_predicate_op312_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op516_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op448_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op380_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op242_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & 
    (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op158_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv3_out_read = 1'b1;
    end else begin
        conv3_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op714_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((empty_32_reg_3568_pp0_iter1_reg == 1'd1) & (select_ln79_3_reg_3541_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((empty_32_reg_3568_pp0_iter1_reg == 1'd1) & (select_ln79_3_reg_3541_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op557_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op553_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7)) | ((ap_predicate_op285_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 
    == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        full_out_TDATA_blk_n = full_out_TREADY_int_regslice;
    end else begin
        full_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op713_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        full_out_TDATA_int_regslice = zext_ln83_31_fu_3015_p1;
    end else if (((ap_predicate_op673_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        full_out_TDATA_int_regslice = zext_ln83_27_fu_2867_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op627_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        full_out_TDATA_int_regslice = zext_ln83_23_fu_2694_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op557_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001))) begin
        full_out_TDATA_int_regslice = zext_ln83_19_fu_2441_p1;
    end else if (((ap_predicate_op489_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_01001))) begin
        full_out_TDATA_int_regslice = zext_ln83_15_fu_2181_p1;
    end else if (((ap_predicate_op421_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        full_out_TDATA_int_regslice = zext_ln83_11_fu_1921_p1;
    end else if (((ap_predicate_op353_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_01001))) begin
        full_out_TDATA_int_regslice = zext_ln83_7_fu_1661_p1;
    end else if (((ap_predicate_op285_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        full_out_TDATA_int_regslice = zext_ln83_3_fu_1401_p1;
    end else begin
        full_out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op627_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_predicate_op557_write_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_predicate_op285_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op489_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op421_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op353_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op713_write_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op673_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        full_out_TVALID_int_regslice = 1'b1;
    end else begin
        full_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln79_1_fu_755_p2 = (ap_sig_allocacmp_pool_row_load + 4'd1);

assign add_ln79_fu_729_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln80_fu_839_p2 = (select_ln79_fu_747_p3 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((conv3_out_empty_n == 1'b0) & (ap_predicate_op654_read_state9 == 1'b1)) | ((ap_predicate_op627_write_state9 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op623_write_state9 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op654_read_state9 == 1'b1)) | ((ap_predicate_op627_write_state9 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op623_write_state9 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op654_read_state9 == 1'b1)) | ((ap_predicate_op627_write_state9 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op623_write_state9 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_done_reg == 1'b1)) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op673_write_state10 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op669_write_state10 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op158_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((ap_predicate_op673_write_state10 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op669_write_state10 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op158_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state10_io) | ((ap_predicate_op673_write_state10 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op669_write_state10 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op158_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op713_write_state11 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op709_write_state11 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op242_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((ap_predicate_op713_write_state11 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op709_write_state11 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op242_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state11_io) | ((ap_predicate_op713_write_state11 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op709_write_state11 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op242_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((ap_predicate_op714_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((regslice_both_full_out_U_apdone_blk == 1'b1) | ((ap_predicate_op312_read_state4 == 1'b1) & (conv3_out_empty_n == 1'b0)) | ((ap_predicate_op285_write_state4 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((ap_predicate_op714_write_state12 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((regslice_both_full_out_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state4_io) | ((ap_predicate_op312_read_state4 == 1'b1) & (conv3_out_empty_n == 1'b0)) | ((ap_predicate_op285_write_state4 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((ap_predicate_op714_write_state12 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((regslice_both_full_out_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state4_io) | ((ap_predicate_op312_read_state4 == 1'b1) & (conv3_out_empty_n == 1'b0)) | ((ap_predicate_op285_write_state4 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((conv3_out_empty_n == 1'b0) & (ap_predicate_op380_read_state5 == 1'b1)) | ((ap_predicate_op353_write_state5 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op349_write_state5 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state5_io) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op380_read_state5 == 1'b1)) | ((ap_predicate_op353_write_state5 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op349_write_state5 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state5_io) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op380_read_state5 == 1'b1)) | ((ap_predicate_op353_write_state5 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op349_write_state5 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((conv3_out_empty_n == 1'b0) & (ap_predicate_op448_read_state6 == 1'b1)) | ((ap_predicate_op421_write_state6 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op417_write_state6 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state6_io) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op448_read_state6 == 1'b1)) | ((ap_predicate_op421_write_state6 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op417_write_state6 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state6_io) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op448_read_state6 == 1'b1)) | ((ap_predicate_op421_write_state6 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op417_write_state6 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((conv3_out_empty_n == 1'b0) & (ap_predicate_op516_read_state7 == 1'b1)) | ((ap_predicate_op489_write_state7 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op485_write_state7 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state7_io) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op516_read_state7 == 1'b1)) | ((ap_predicate_op489_write_state7 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op485_write_state7 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state7_io) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op516_read_state7 == 1'b1)) | ((ap_predicate_op489_write_state7 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op485_write_state7 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((conv3_out_empty_n == 1'b0) & (ap_predicate_op584_read_state8 == 1'b1)) | ((full_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op557_write_state8 == 1'b1)) | ((full_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op553_write_state8 == 1'b1)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state8_io) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op584_read_state8 == 1'b1)) | ((full_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op557_write_state8 == 1'b1)) | ((full_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op553_write_state8 == 1'b1)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state8_io) | ((conv3_out_empty_n == 1'b0) & (ap_predicate_op584_read_state8 == 1'b1)) | ((full_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op557_write_state8 == 1'b1)) | ((full_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op553_write_state8 == 1'b1)))) | ((regslice_both_full_out_U_apdone_blk == 1'b1) & (icmp_ln79_reg_3537 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)));
end

always @ (*) begin
    ap_block_state10_io = (((ap_predicate_op673_write_state10 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op669_write_state10 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state10_pp0_stage1_iter1 = (((ap_predicate_op673_write_state10 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op669_write_state10 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state11_io = (((ap_predicate_op713_write_state11 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op709_write_state11 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state11_pp0_stage2_iter1 = (((ap_predicate_op713_write_state11 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op709_write_state11 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state12_io = ((ap_predicate_op714_write_state12 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage3_iter1 = ((ap_predicate_op714_write_state12 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((conv3_out_empty_n == 1'b0) & (ap_predicate_op158_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = ((conv3_out_empty_n == 1'b0) & (ap_predicate_op242_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_io = ((ap_predicate_op285_write_state4 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = ((regslice_both_full_out_U_apdone_blk == 1'b1) | ((ap_predicate_op312_read_state4 == 1'b1) & (conv3_out_empty_n == 1'b0)) | ((ap_predicate_op285_write_state4 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state5_io = (((ap_predicate_op353_write_state5 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op349_write_state5 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((conv3_out_empty_n == 1'b0) & (ap_predicate_op380_read_state5 == 1'b1)) | ((ap_predicate_op353_write_state5 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op349_write_state5 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state6_io = (((ap_predicate_op421_write_state6 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op417_write_state6 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = (((conv3_out_empty_n == 1'b0) & (ap_predicate_op448_read_state6 == 1'b1)) | ((ap_predicate_op421_write_state6 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op417_write_state6 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state7_io = (((ap_predicate_op489_write_state7 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op485_write_state7 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = (((conv3_out_empty_n == 1'b0) & (ap_predicate_op516_read_state7 == 1'b1)) | ((ap_predicate_op489_write_state7 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op485_write_state7 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state8_io = (((full_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op557_write_state8 == 1'b1)) | ((full_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op553_write_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = (((conv3_out_empty_n == 1'b0) & (ap_predicate_op584_read_state8 == 1'b1)) | ((full_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op557_write_state8 == 1'b1)) | ((full_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op553_write_state8 == 1'b1)));
end

always @ (*) begin
    ap_block_state9_io = (((ap_predicate_op627_write_state9 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op623_write_state9 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = (((conv3_out_empty_n == 1'b0) & (ap_predicate_op654_read_state9 == 1'b1)) | ((ap_predicate_op627_write_state9 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op623_write_state9 == 1'b1) & (full_out_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_condition_2624 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_2628 = ((brmerge_i_fu_827_p2 == 1'd1) & (icmp_ln79_fu_723_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_2632 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_2636 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_2640 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_2644 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001));
end

always @ (*) begin
    ap_condition_2648 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001));
end

always @ (*) begin
    ap_condition_552 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001));
end

always @ (*) begin
    ap_condition_588 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign ap_phi_reg_pp0_iter0_in_pool_val_22_reg_491 = 40'd0;

assign ap_phi_reg_pp0_iter0_in_pool_val_23_reg_502 = 40'd0;

always @ (*) begin
    ap_predicate_op158_read_state2 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op242_read_state3 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op285_write_state4 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op312_read_state4 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op349_write_state5 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op353_write_state5 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op380_read_state5 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op417_write_state6 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op421_write_state6 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op448_read_state6 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op485_write_state7 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op489_write_state7 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op516_read_state7 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op553_write_state8 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op557_write_state8 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op584_read_state8 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op623_write_state9 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1));
end

always @ (*) begin
    ap_predicate_op627_write_state9 = ((empty_32_reg_3568 == 1'd1) & (select_ln79_3_reg_3541 == 1'd1));
end

always @ (*) begin
    ap_predicate_op654_read_state9 = ((brmerge_i_reg_3564 == 1'd0) & (icmp_ln79_reg_3537 == 1'd0));
end

always @ (*) begin
    ap_predicate_op669_write_state10 = ((empty_32_reg_3568_pp0_iter1_reg == 1'd1) & (select_ln79_3_reg_3541_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op673_write_state10 = ((empty_32_reg_3568_pp0_iter1_reg == 1'd1) & (select_ln79_3_reg_3541_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op709_write_state11 = ((empty_32_reg_3568_pp0_iter1_reg == 1'd1) & (select_ln79_3_reg_3541_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op713_write_state11 = ((empty_32_reg_3568_pp0_iter1_reg == 1'd1) & (select_ln79_3_reg_3541_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op714_write_state12 = ((empty_32_reg_3568_pp0_iter1_reg == 1'd1) & (select_ln79_3_reg_3541_pp0_iter1_reg == 1'd1));
end

assign brmerge_i_fu_827_p2 = (select_ln79_2_fu_785_p3 | cmp13_i_fu_817_p2);

assign cmp11_i6_fu_779_p2 = ((ap_sig_allocacmp_pool_row_load == 4'd7) ? 1'b1 : 1'b0);

assign cmp11_i_mid1_fu_773_p2 = ((add_ln79_1_fu_755_p2 == 4'd7) ? 1'b1 : 1'b0);

assign cmp13_i_fu_817_p2 = ((select_ln79_fu_747_p3 == 4'd7) ? 1'b1 : 1'b0);

assign cmp15_i5_fu_799_p2 = ((ap_sig_allocacmp_pool_row_load != 4'd0) ? 1'b1 : 1'b0);

assign cmp15_i_mid1_fu_793_p2 = ((add_ln79_1_fu_755_p2 != 4'd0) ? 1'b1 : 1'b0);

assign empty_32_fu_833_p2 = (trunc_ln79_fu_769_p1 & empty_fu_823_p1);

assign empty_fu_823_p1 = select_ln79_fu_747_p3[0:0];

assign full_out_TVALID = regslice_both_full_out_U_vld_out;

assign icmp_ln105_10_fu_1769_p2 = (($signed(pool_win3_7_fu_376) < $signed(zext_ln83_13_fu_1766_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_11_fu_1933_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458) < $signed(zext_ln83_14_fu_1930_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_12_fu_1836_p2 = (($signed(pool_win3_36_fu_1788_p10) < $signed(zext_ln83_16_fu_1832_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_13_fu_2029_p2 = (($signed(pool_win3_9_fu_384) < $signed(zext_ln83_17_fu_2026_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_14_fu_2193_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469) < $signed(zext_ln83_18_fu_2190_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_15_fu_2096_p2 = (($signed(pool_win3_37_fu_2048_p10) < $signed(zext_ln83_20_fu_2092_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_16_fu_2289_p2 = (($signed(pool_win3_11_fu_392) < $signed(zext_ln83_21_fu_2286_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_17_fu_2453_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480) < $signed(zext_ln83_22_fu_2450_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_18_fu_2356_p2 = (($signed(pool_win3_38_fu_2308_p10) < $signed(zext_ln83_24_fu_2352_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_19_fu_2549_p2 = (($signed(pool_win3_13_fu_400) < $signed(zext_ln83_25_fu_2546_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_1_fu_1051_p2 = (($signed(pool_win3_1_fu_352) < $signed(zext_ln83_1_fu_1048_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_20_fu_2706_p2 = (($signed(ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491) < $signed(zext_ln83_26_fu_2703_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_21_fu_2616_p2 = (($signed(pool_win3_39_fu_2568_p10) < $signed(zext_ln83_28_fu_2612_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_22_fu_2802_p2 = (($signed(pool_win3_15_fu_408) < $signed(zext_ln83_29_fu_2799_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_23_fu_2879_p2 = (($signed(ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502) < $signed(zext_ln83_30_fu_2876_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_2_fu_1074_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425) < $signed(zext_ln83_2_fu_1070_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_3_fu_995_p2 = (($signed(pool_win3_33_fu_947_p10) < $signed(zext_ln83_4_fu_991_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_4_fu_1226_p2 = (($signed(pool_win3_3_fu_360) < $signed(zext_ln83_5_fu_1223_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_5_fu_1413_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436) < $signed(zext_ln83_6_fu_1410_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_6_fu_1293_p2 = (($signed(pool_win3_34_fu_1245_p10) < $signed(zext_ln83_8_fu_1289_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_7_fu_1509_p2 = (($signed(pool_win3_5_fu_368) < $signed(zext_ln83_9_fu_1506_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_8_fu_1673_p2 = (($signed(ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447) < $signed(zext_ln83_10_fu_1670_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_9_fu_1576_p2 = (($signed(pool_win3_35_fu_1528_p10) < $signed(zext_ln83_12_fu_1572_p1)) ? 1'b1 : 1'b0);

assign icmp_ln105_fu_922_p2 = (($signed(pool_win3_32_fu_874_p10) < $signed(zext_ln83_fu_918_p1)) ? 1'b1 : 1'b0);

assign icmp_ln110_1_fu_1436_p2 = ((temp_187_fu_1425_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_2_fu_1696_p2 = ((temp_202_fu_1685_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_3_fu_1956_p2 = ((temp_217_fu_1945_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_4_fu_2216_p2 = ((temp_232_fu_2205_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_5_fu_2476_p2 = ((temp_247_fu_2465_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_6_fu_2729_p2 = ((temp_262_fu_2718_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_7_fu_2902_p2 = ((temp_277_fu_2891_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_1387_p2 = ((temp_172_fu_1377_p3 > 39'd7516192767) ? 1'b1 : 1'b0);

assign icmp_ln116_1_fu_1090_p2 = ((trunc_ln80_16_reg_3545 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln116_2_fu_1095_p2 = ((trunc_ln80_16_reg_3545 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln116_3_fu_1100_p2 = ((trunc_ln80_16_reg_3545 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln116_4_fu_1105_p2 = ((trunc_ln80_16_reg_3545 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln116_5_fu_1110_p2 = ((trunc_ln80_16_reg_3545 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln116_6_fu_1115_p2 = ((trunc_ln80_16_reg_3545 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_1085_p2 = ((trunc_ln80_16_reg_3545 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_723_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_741_p2 = ((ap_sig_allocacmp_pool_col_load == 4'd8) ? 1'b1 : 1'b0);

assign or_ln116_1_fu_1126_p2 = (or_ln116_fu_1120_p2 | icmp_ln116_4_fu_1105_p2);

assign or_ln116_2_fu_1132_p2 = (icmp_ln116_fu_1085_p2 | icmp_ln116_2_fu_1095_p2);

assign or_ln116_3_fu_1138_p2 = (icmp_ln116_6_fu_1115_p2 | icmp_ln116_1_fu_1090_p2);

assign or_ln116_4_fu_1144_p2 = (or_ln116_3_fu_1138_p2 | or_ln116_2_fu_1132_p2);

assign or_ln116_5_fu_1150_p2 = (or_ln116_4_fu_1144_p2 | or_ln116_1_fu_1126_p2);

assign or_ln116_fu_1120_p2 = (icmp_ln116_5_fu_1110_p2 | icmp_ln116_3_fu_1100_p2);

assign select_ln79_1_fu_761_p3 = ((icmp_ln80_fu_741_p2[0:0] == 1'b1) ? add_ln79_1_fu_755_p2 : ap_sig_allocacmp_pool_row_load);

assign select_ln79_2_fu_785_p3 = ((icmp_ln80_fu_741_p2[0:0] == 1'b1) ? cmp11_i_mid1_fu_773_p2 : cmp11_i6_fu_779_p2);

assign select_ln79_3_fu_805_p3 = ((icmp_ln80_fu_741_p2[0:0] == 1'b1) ? cmp15_i_mid1_fu_793_p2 : cmp15_i5_fu_799_p2);

assign select_ln79_fu_747_p3 = ((icmp_ln80_fu_741_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_pool_col_load);

assign temp_169_fu_934_p3 = ((xor_ln105_fu_928_p2[0:0] == 1'b1) ? trunc_ln158_fu_895_p1 : temp_fu_910_p3);

assign temp_170_fu_1063_p3 = ((xor_ln105_1_fu_1057_p2[0:0] == 1'b1) ? trunc_ln80_14_fu_1037_p1 : temp_169_reg_3577);

assign temp_172_fu_1377_p3 = ((xor_ln105_2_fu_1372_p2[0:0] == 1'b1) ? trunc_ln84_reg_3589 : temp_170_reg_3594);

assign temp_173_fu_1393_p3 = ((icmp_ln110_fu_1387_p2[0:0] == 1'b1) ? 33'd0 : trunc_ln83_fu_1383_p1);

assign temp_174_fu_1156_p3 = ((or_ln116_5_fu_1150_p2[0:0] == 1'b1) ? temp_49_fu_112 : ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425);

assign temp_175_fu_1164_p3 = ((icmp_ln116_6_fu_1115_p2[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 : temp_46_fu_108);

assign temp_176_fu_1172_p3 = ((icmp_ln116_5_fu_1110_p2[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 : temp_34_fu_104);

assign temp_177_fu_1180_p3 = ((icmp_ln116_4_fu_1105_p2[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 : temp_31_fu_100);

assign temp_178_fu_1188_p3 = ((icmp_ln116_3_fu_1100_p2[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 : temp_19_fu_96);

assign temp_179_fu_1196_p3 = ((icmp_ln116_2_fu_1095_p2[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 : temp_16_fu_92);

assign temp_180_fu_1204_p3 = ((icmp_ln116_1_fu_1090_p2[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 : temp_4_fu_88);

assign temp_181_fu_1212_p3 = ((icmp_ln116_fu_1085_p2[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 : temp_1_fu_84);

assign temp_182_fu_983_p3 = ((tmp_1_fu_975_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_13_fu_866_p1);

assign temp_184_fu_1007_p3 = ((xor_ln105_3_fu_1001_p2[0:0] == 1'b1) ? trunc_ln158_1_fu_968_p1 : temp_182_fu_983_p3);

assign temp_185_fu_1238_p3 = ((xor_ln105_4_fu_1232_p2[0:0] == 1'b1) ? trunc_ln80_12_fu_1033_p1 : temp_184_reg_3583);

assign temp_187_fu_1425_p3 = ((xor_ln105_5_fu_1419_p2[0:0] == 1'b1) ? trunc_ln84_1_fu_1406_p1 : temp_185_reg_3697);

assign temp_188_fu_1655_p3 = ((icmp_ln110_1_reg_3719[0:0] == 1'b1) ? 33'd0 : trunc_ln83_1_reg_3714);

assign temp_189_fu_1447_p3 = ((or_ln116_5_reg_3681[0:0] == 1'b1) ? temp_109_fu_144 : ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436);

assign temp_190_fu_1454_p3 = ((icmp_ln116_6_reg_3670[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 : temp_106_fu_140);

assign temp_191_fu_1461_p3 = ((icmp_ln116_5_reg_3659[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 : temp_94_fu_136);

assign temp_192_fu_1468_p3 = ((icmp_ln116_4_reg_3648[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 : temp_91_fu_132);

assign temp_193_fu_1475_p3 = ((icmp_ln116_3_reg_3637[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 : temp_79_fu_128);

assign temp_194_fu_1482_p3 = ((icmp_ln116_2_reg_3626[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 : temp_76_fu_124);

assign temp_195_fu_1489_p3 = ((icmp_ln116_1_reg_3615[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 : temp_64_fu_120);

assign temp_196_fu_1496_p3 = ((icmp_ln116_reg_3604[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 : temp_61_fu_116);

assign temp_197_fu_1281_p3 = ((tmp_2_fu_1273_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_11_fu_1029_p1);

assign temp_199_fu_1305_p3 = ((xor_ln105_6_fu_1299_p2[0:0] == 1'b1) ? trunc_ln158_2_fu_1266_p1 : temp_197_fu_1281_p3);

assign temp_200_fu_1521_p3 = ((xor_ln105_7_fu_1515_p2[0:0] == 1'b1) ? trunc_ln80_10_fu_1368_p1 : temp_199_reg_3703);

assign temp_202_fu_1685_p3 = ((xor_ln105_8_fu_1679_p2[0:0] == 1'b1) ? trunc_ln84_2_fu_1666_p1 : temp_200_reg_3729);

assign temp_203_fu_1915_p3 = ((icmp_ln110_2_reg_3751[0:0] == 1'b1) ? 33'd0 : trunc_ln83_2_reg_3746);

assign temp_204_fu_1707_p3 = ((or_ln116_5_reg_3681[0:0] == 1'b1) ? temp_127_fu_176 : ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447);

assign temp_205_fu_1714_p3 = ((icmp_ln116_6_reg_3670[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 : temp_126_fu_172);

assign temp_206_fu_1721_p3 = ((icmp_ln116_5_reg_3659[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 : temp_125_fu_168);

assign temp_207_fu_1728_p3 = ((icmp_ln116_4_reg_3648[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 : temp_124_fu_164);

assign temp_208_fu_1735_p3 = ((icmp_ln116_3_reg_3637[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 : temp_123_fu_160);

assign temp_209_fu_1742_p3 = ((icmp_ln116_2_reg_3626[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 : temp_122_fu_156);

assign temp_210_fu_1749_p3 = ((icmp_ln116_1_reg_3615[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 : temp_121_fu_152);

assign temp_211_fu_1756_p3 = ((icmp_ln116_reg_3604[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 : temp_120_fu_148);

assign temp_212_fu_1564_p3 = ((tmp_3_fu_1556_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_9_fu_1364_p1);

assign temp_214_fu_1588_p3 = ((xor_ln105_9_fu_1582_p2[0:0] == 1'b1) ? trunc_ln158_3_fu_1549_p1 : temp_212_fu_1564_p3);

assign temp_215_fu_1781_p3 = ((xor_ln105_10_fu_1775_p2[0:0] == 1'b1) ? trunc_ln80_8_fu_1651_p1 : temp_214_reg_3735);

assign temp_217_fu_1945_p3 = ((xor_ln105_11_fu_1939_p2[0:0] == 1'b1) ? trunc_ln84_3_fu_1926_p1 : temp_215_reg_3761);

assign temp_218_fu_2175_p3 = ((icmp_ln110_3_reg_3783[0:0] == 1'b1) ? 33'd0 : trunc_ln83_3_reg_3778);

assign temp_219_fu_1967_p3 = ((or_ln116_5_reg_3681[0:0] == 1'b1) ? temp_135_fu_208 : ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458);

assign temp_220_fu_1974_p3 = ((icmp_ln116_6_reg_3670[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 : temp_134_fu_204);

assign temp_221_fu_1981_p3 = ((icmp_ln116_5_reg_3659[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 : temp_133_fu_200);

assign temp_222_fu_1988_p3 = ((icmp_ln116_4_reg_3648[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 : temp_132_fu_196);

assign temp_223_fu_1995_p3 = ((icmp_ln116_3_reg_3637[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 : temp_131_fu_192);

assign temp_224_fu_2002_p3 = ((icmp_ln116_2_reg_3626[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 : temp_130_fu_188);

assign temp_225_fu_2009_p3 = ((icmp_ln116_1_reg_3615[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 : temp_129_fu_184);

assign temp_226_fu_2016_p3 = ((icmp_ln116_reg_3604[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 : temp_128_fu_180);

assign temp_227_fu_1824_p3 = ((tmp_4_fu_1816_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_7_fu_1647_p1);

assign temp_229_fu_1848_p3 = ((xor_ln105_12_fu_1842_p2[0:0] == 1'b1) ? trunc_ln158_4_fu_1809_p1 : temp_227_fu_1824_p3);

assign temp_230_fu_2041_p3 = ((xor_ln105_13_fu_2035_p2[0:0] == 1'b1) ? trunc_ln80_6_fu_1911_p1 : temp_229_reg_3767);

assign temp_232_fu_2205_p3 = ((xor_ln105_14_fu_2199_p2[0:0] == 1'b1) ? trunc_ln84_4_fu_2186_p1 : temp_230_reg_3793);

assign temp_233_fu_2435_p3 = ((icmp_ln110_4_reg_3815[0:0] == 1'b1) ? 33'd0 : trunc_ln83_4_reg_3810);

assign temp_234_fu_2227_p3 = ((or_ln116_5_reg_3681[0:0] == 1'b1) ? temp_143_fu_240 : ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469);

assign temp_235_fu_2234_p3 = ((icmp_ln116_6_reg_3670[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 : temp_142_fu_236);

assign temp_236_fu_2241_p3 = ((icmp_ln116_5_reg_3659[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 : temp_141_fu_232);

assign temp_237_fu_2248_p3 = ((icmp_ln116_4_reg_3648[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 : temp_140_fu_228);

assign temp_238_fu_2255_p3 = ((icmp_ln116_3_reg_3637[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 : temp_139_fu_224);

assign temp_239_fu_2262_p3 = ((icmp_ln116_2_reg_3626[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 : temp_138_fu_220);

assign temp_240_fu_2269_p3 = ((icmp_ln116_1_reg_3615[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 : temp_137_fu_216);

assign temp_241_fu_2276_p3 = ((icmp_ln116_reg_3604[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 : temp_136_fu_212);

assign temp_242_fu_2084_p3 = ((tmp_5_fu_2076_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_5_fu_1907_p1);

assign temp_244_fu_2108_p3 = ((xor_ln105_15_fu_2102_p2[0:0] == 1'b1) ? trunc_ln158_5_fu_2069_p1 : temp_242_fu_2084_p3);

assign temp_245_fu_2301_p3 = ((xor_ln105_16_fu_2295_p2[0:0] == 1'b1) ? trunc_ln80_4_fu_2171_p1 : temp_244_reg_3799);

assign temp_247_fu_2465_p3 = ((xor_ln105_17_fu_2459_p2[0:0] == 1'b1) ? trunc_ln84_5_fu_2446_p1 : temp_245_reg_3825);

assign temp_248_fu_2688_p3 = ((icmp_ln110_5_reg_3847[0:0] == 1'b1) ? 33'd0 : trunc_ln83_5_reg_3842);

assign temp_249_fu_2487_p3 = ((or_ln116_5_reg_3681[0:0] == 1'b1) ? temp_151_fu_272 : ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480);

assign temp_250_fu_2494_p3 = ((icmp_ln116_6_reg_3670[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 : temp_150_fu_268);

assign temp_251_fu_2501_p3 = ((icmp_ln116_5_reg_3659[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 : temp_149_fu_264);

assign temp_252_fu_2508_p3 = ((icmp_ln116_4_reg_3648[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 : temp_148_fu_260);

assign temp_253_fu_2515_p3 = ((icmp_ln116_3_reg_3637[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 : temp_147_fu_256);

assign temp_254_fu_2522_p3 = ((icmp_ln116_2_reg_3626[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 : temp_146_fu_252);

assign temp_255_fu_2529_p3 = ((icmp_ln116_1_reg_3615[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 : temp_145_fu_248);

assign temp_256_fu_2536_p3 = ((icmp_ln116_reg_3604[0:0] == 1'b1) ? ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 : temp_144_fu_244);

assign temp_257_fu_2344_p3 = ((tmp_6_fu_2336_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_3_fu_2167_p1);

assign temp_259_fu_2368_p3 = ((xor_ln105_18_fu_2362_p2[0:0] == 1'b1) ? trunc_ln158_6_fu_2329_p1 : temp_257_fu_2344_p3);

assign temp_260_fu_2561_p3 = ((xor_ln105_19_fu_2555_p2[0:0] == 1'b1) ? trunc_ln80_2_fu_2431_p1 : temp_259_reg_3831);

assign temp_262_fu_2718_p3 = ((xor_ln105_20_fu_2712_p2[0:0] == 1'b1) ? trunc_ln84_6_fu_2699_p1 : temp_260_reg_3857);

assign temp_263_fu_2861_p3 = ((icmp_ln110_6_reg_3879[0:0] == 1'b1) ? 33'd0 : trunc_ln83_6_reg_3874);

assign temp_264_fu_2740_p3 = ((or_ln116_5_reg_3681[0:0] == 1'b1) ? temp_159_fu_304 : ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491);

assign temp_265_fu_2747_p3 = ((icmp_ln116_6_reg_3670[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 : temp_158_fu_300);

assign temp_266_fu_2754_p3 = ((icmp_ln116_5_reg_3659[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 : temp_157_fu_296);

assign temp_267_fu_2761_p3 = ((icmp_ln116_4_reg_3648[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 : temp_156_fu_292);

assign temp_268_fu_2768_p3 = ((icmp_ln116_3_reg_3637[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 : temp_155_fu_288);

assign temp_269_fu_2775_p3 = ((icmp_ln116_2_reg_3626[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 : temp_154_fu_284);

assign temp_270_fu_2782_p3 = ((icmp_ln116_1_reg_3615[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 : temp_153_fu_280);

assign temp_271_fu_2789_p3 = ((icmp_ln116_reg_3604[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 : temp_152_fu_276);

assign temp_272_fu_2604_p3 = ((tmp_7_fu_2596_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_1_fu_2427_p1);

assign temp_274_fu_2628_p3 = ((xor_ln105_21_fu_2622_p2[0:0] == 1'b1) ? trunc_ln158_7_fu_2589_p1 : temp_272_fu_2604_p3);

assign temp_275_fu_2814_p3 = ((xor_ln105_22_fu_2808_p2[0:0] == 1'b1) ? trunc_ln80_fu_2684_p1 : temp_274_reg_3863);

assign temp_277_fu_2891_p3 = ((xor_ln105_23_fu_2885_p2[0:0] == 1'b1) ? trunc_ln84_7_fu_2872_p1 : temp_275_reg_3889);

assign temp_278_fu_3009_p3 = ((icmp_ln110_7_reg_3905[0:0] == 1'b1) ? 33'd0 : trunc_ln83_7_reg_3900);

assign temp_279_fu_2913_p3 = ((or_ln116_5_reg_3681[0:0] == 1'b1) ? temp_167_fu_336 : ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502);

assign temp_280_fu_2920_p3 = ((icmp_ln116_6_reg_3670[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 : temp_166_fu_332);

assign temp_281_fu_2927_p3 = ((icmp_ln116_5_reg_3659[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 : temp_165_fu_328);

assign temp_282_fu_2934_p3 = ((icmp_ln116_4_reg_3648[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 : temp_164_fu_324);

assign temp_283_fu_2941_p3 = ((icmp_ln116_3_reg_3637[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 : temp_163_fu_320);

assign temp_284_fu_2948_p3 = ((icmp_ln116_2_reg_3626[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 : temp_162_fu_316);

assign temp_285_fu_2955_p3 = ((icmp_ln116_1_reg_3615[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 : temp_161_fu_312);

assign temp_286_fu_2962_p3 = ((icmp_ln116_reg_3604[0:0] == 1'b1) ? ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 : temp_160_fu_308);

assign temp_fu_910_p3 = ((tmp_fu_902_p3[0:0] == 1'b1) ? 39'd0 : trunc_ln80_15_fu_870_p1);

assign tmp_1_fu_975_p3 = pool_win3_2_fu_356[32'd39];

assign tmp_2_fu_1273_p3 = pool_win3_4_fu_364[32'd39];

assign tmp_3_fu_1556_p3 = pool_win3_6_fu_372[32'd39];

assign tmp_4_fu_1816_p3 = pool_win3_8_fu_380[32'd39];

assign tmp_5_fu_2076_p3 = pool_win3_10_fu_388[32'd39];

assign tmp_6_fu_2336_p3 = pool_win3_12_fu_396[32'd39];

assign tmp_7_fu_2596_p3 = pool_win3_14_fu_404[32'd39];

assign tmp_fu_902_p3 = pool_win3_fu_348[32'd39];

assign trunc_ln158_1_fu_968_p1 = pool_win3_33_fu_947_p10[38:0];

assign trunc_ln158_2_fu_1266_p1 = pool_win3_34_fu_1245_p10[38:0];

assign trunc_ln158_3_fu_1549_p1 = pool_win3_35_fu_1528_p10[38:0];

assign trunc_ln158_4_fu_1809_p1 = pool_win3_36_fu_1788_p10[38:0];

assign trunc_ln158_5_fu_2069_p1 = pool_win3_37_fu_2048_p10[38:0];

assign trunc_ln158_6_fu_2329_p1 = pool_win3_38_fu_2308_p10[38:0];

assign trunc_ln158_7_fu_2589_p1 = pool_win3_39_fu_2568_p10[38:0];

assign trunc_ln158_fu_895_p1 = pool_win3_32_fu_874_p10[38:0];

assign trunc_ln79_fu_769_p1 = select_ln79_1_fu_761_p3[0:0];

assign trunc_ln80_10_fu_1368_p1 = pool_win3_5_fu_368[38:0];

assign trunc_ln80_11_fu_1029_p1 = pool_win3_4_fu_364[38:0];

assign trunc_ln80_12_fu_1033_p1 = pool_win3_3_fu_360[38:0];

assign trunc_ln80_13_fu_866_p1 = pool_win3_2_fu_356[38:0];

assign trunc_ln80_14_fu_1037_p1 = pool_win3_1_fu_352[38:0];

assign trunc_ln80_15_fu_870_p1 = pool_win3_fu_348[38:0];

assign trunc_ln80_16_fu_813_p1 = select_ln79_fu_747_p3[2:0];

assign trunc_ln80_1_fu_2427_p1 = pool_win3_14_fu_404[38:0];

assign trunc_ln80_2_fu_2431_p1 = pool_win3_13_fu_400[38:0];

assign trunc_ln80_3_fu_2167_p1 = pool_win3_12_fu_396[38:0];

assign trunc_ln80_4_fu_2171_p1 = pool_win3_11_fu_392[38:0];

assign trunc_ln80_5_fu_1907_p1 = pool_win3_10_fu_388[38:0];

assign trunc_ln80_6_fu_1911_p1 = pool_win3_9_fu_384[38:0];

assign trunc_ln80_7_fu_1647_p1 = pool_win3_8_fu_380[38:0];

assign trunc_ln80_8_fu_1651_p1 = pool_win3_7_fu_376[38:0];

assign trunc_ln80_9_fu_1364_p1 = pool_win3_6_fu_372[38:0];

assign trunc_ln80_fu_2684_p1 = pool_win3_15_fu_408[38:0];

assign trunc_ln83_1_fu_1432_p1 = temp_187_fu_1425_p3[32:0];

assign trunc_ln83_2_fu_1692_p1 = temp_202_fu_1685_p3[32:0];

assign trunc_ln83_3_fu_1952_p1 = temp_217_fu_1945_p3[32:0];

assign trunc_ln83_4_fu_2212_p1 = temp_232_fu_2205_p3[32:0];

assign trunc_ln83_5_fu_2472_p1 = temp_247_fu_2465_p3[32:0];

assign trunc_ln83_6_fu_2725_p1 = temp_262_fu_2718_p3[32:0];

assign trunc_ln83_7_fu_2898_p1 = temp_277_fu_2891_p3[32:0];

assign trunc_ln83_fu_1383_p1 = temp_172_fu_1377_p3[32:0];

assign trunc_ln84_1_fu_1406_p1 = ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436[38:0];

assign trunc_ln84_2_fu_1666_p1 = ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447[38:0];

assign trunc_ln84_3_fu_1926_p1 = ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458[38:0];

assign trunc_ln84_4_fu_2186_p1 = ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469[38:0];

assign trunc_ln84_5_fu_2446_p1 = ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480[38:0];

assign trunc_ln84_6_fu_2699_p1 = ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491[38:0];

assign trunc_ln84_7_fu_2872_p1 = ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502[38:0];

assign trunc_ln84_fu_1041_p1 = ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425[38:0];

assign xor_ln105_10_fu_1775_p2 = (icmp_ln105_10_fu_1769_p2 ^ 1'd1);

assign xor_ln105_11_fu_1939_p2 = (icmp_ln105_11_fu_1933_p2 ^ 1'd1);

assign xor_ln105_12_fu_1842_p2 = (icmp_ln105_12_fu_1836_p2 ^ 1'd1);

assign xor_ln105_13_fu_2035_p2 = (icmp_ln105_13_fu_2029_p2 ^ 1'd1);

assign xor_ln105_14_fu_2199_p2 = (icmp_ln105_14_fu_2193_p2 ^ 1'd1);

assign xor_ln105_15_fu_2102_p2 = (icmp_ln105_15_fu_2096_p2 ^ 1'd1);

assign xor_ln105_16_fu_2295_p2 = (icmp_ln105_16_fu_2289_p2 ^ 1'd1);

assign xor_ln105_17_fu_2459_p2 = (icmp_ln105_17_fu_2453_p2 ^ 1'd1);

assign xor_ln105_18_fu_2362_p2 = (icmp_ln105_18_fu_2356_p2 ^ 1'd1);

assign xor_ln105_19_fu_2555_p2 = (icmp_ln105_19_fu_2549_p2 ^ 1'd1);

assign xor_ln105_1_fu_1057_p2 = (icmp_ln105_1_fu_1051_p2 ^ 1'd1);

assign xor_ln105_20_fu_2712_p2 = (icmp_ln105_20_fu_2706_p2 ^ 1'd1);

assign xor_ln105_21_fu_2622_p2 = (icmp_ln105_21_fu_2616_p2 ^ 1'd1);

assign xor_ln105_22_fu_2808_p2 = (icmp_ln105_22_fu_2802_p2 ^ 1'd1);

assign xor_ln105_23_fu_2885_p2 = (icmp_ln105_23_fu_2879_p2 ^ 1'd1);

assign xor_ln105_2_fu_1372_p2 = (icmp_ln105_2_reg_3599 ^ 1'd1);

assign xor_ln105_3_fu_1001_p2 = (icmp_ln105_3_fu_995_p2 ^ 1'd1);

assign xor_ln105_4_fu_1232_p2 = (icmp_ln105_4_fu_1226_p2 ^ 1'd1);

assign xor_ln105_5_fu_1419_p2 = (icmp_ln105_5_fu_1413_p2 ^ 1'd1);

assign xor_ln105_6_fu_1299_p2 = (icmp_ln105_6_fu_1293_p2 ^ 1'd1);

assign xor_ln105_7_fu_1515_p2 = (icmp_ln105_7_fu_1509_p2 ^ 1'd1);

assign xor_ln105_8_fu_1679_p2 = (icmp_ln105_8_fu_1673_p2 ^ 1'd1);

assign xor_ln105_9_fu_1582_p2 = (icmp_ln105_9_fu_1576_p2 ^ 1'd1);

assign xor_ln105_fu_928_p2 = (icmp_ln105_fu_922_p2 ^ 1'd1);

assign zext_ln83_10_fu_1670_p1 = temp_200_reg_3729;

assign zext_ln83_11_fu_1921_p1 = temp_203_fu_1915_p3;

assign zext_ln83_12_fu_1572_p1 = temp_212_fu_1564_p3;

assign zext_ln83_13_fu_1766_p1 = temp_214_reg_3735;

assign zext_ln83_14_fu_1930_p1 = temp_215_reg_3761;

assign zext_ln83_15_fu_2181_p1 = temp_218_fu_2175_p3;

assign zext_ln83_16_fu_1832_p1 = temp_227_fu_1824_p3;

assign zext_ln83_17_fu_2026_p1 = temp_229_reg_3767;

assign zext_ln83_18_fu_2190_p1 = temp_230_reg_3793;

assign zext_ln83_19_fu_2441_p1 = temp_233_fu_2435_p3;

assign zext_ln83_1_fu_1048_p1 = temp_169_reg_3577;

assign zext_ln83_20_fu_2092_p1 = temp_242_fu_2084_p3;

assign zext_ln83_21_fu_2286_p1 = temp_244_reg_3799;

assign zext_ln83_22_fu_2450_p1 = temp_245_reg_3825;

assign zext_ln83_23_fu_2694_p1 = temp_248_fu_2688_p3;

assign zext_ln83_24_fu_2352_p1 = temp_257_fu_2344_p3;

assign zext_ln83_25_fu_2546_p1 = temp_259_reg_3831;

assign zext_ln83_26_fu_2703_p1 = temp_260_reg_3857;

assign zext_ln83_27_fu_2867_p1 = temp_263_fu_2861_p3;

assign zext_ln83_28_fu_2612_p1 = temp_272_fu_2604_p3;

assign zext_ln83_29_fu_2799_p1 = temp_274_reg_3863;

assign zext_ln83_2_fu_1070_p1 = temp_170_fu_1063_p3;

assign zext_ln83_30_fu_2876_p1 = temp_275_reg_3889;

assign zext_ln83_31_fu_3015_p1 = temp_278_fu_3009_p3;

assign zext_ln83_3_fu_1401_p1 = temp_173_fu_1393_p3;

assign zext_ln83_4_fu_991_p1 = temp_182_fu_983_p3;

assign zext_ln83_5_fu_1223_p1 = temp_184_reg_3583;

assign zext_ln83_6_fu_1410_p1 = temp_185_reg_3697;

assign zext_ln83_7_fu_1661_p1 = temp_188_fu_1655_p3;

assign zext_ln83_8_fu_1289_p1 = temp_197_fu_1281_p3;

assign zext_ln83_9_fu_1506_p1 = temp_199_reg_3703;

assign zext_ln83_fu_918_p1 = temp_fu_910_p3;

endmodule //encode_pool3
