ncverilog: 10.20-s073: (c) Copyright 1995-2011 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s073: Started on Feb 18, 2019 at 16:21:10 CST
ncverilog
	+access+r
	+gui
	keytest.v
	key_gen.v
	-sv
Recompiling... reason: file './keygenbase.v' is newer than expected.
	expected: Mon Feb 18 16:04:54 2019
	actual:   Mon Feb 18 16:20:46 2019
file: key_gen.v
	module worklib.keygenbase:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.keygenbase:v <0x45501d17>
			streams:   3, words:  1180
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                35       5
		Registers:               2       2
		Scalar wires:          824       -
		Vectored wires:         68       -
		Initial blocks:          1       1
		Cont. assignments:      49     106
		Pseudo assignments:     36      21
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.keytest:v

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /softwares/Linux/cadence/INCISIV102/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm keytest.k.KEY keytest.k.LBO0 keytest.k.LBO1 keytest.k.LBO2 keytest.k.LBO3 keytest.k.LBO4 keytest.k.LBO5 keytest.k.LBO6 keytest.k.LBO7 keytest.k.LBO8 keytest.k.LBO9 keytest.k.LBO10 keytest.k.LBO11 keytest.k.LBO12 keytest.k.LBO13 keytest.k.LBO14 keytest.k.LBO15 keytest.k.RBO0 keytest.k.RBO1 keytest.k.RBO2 keytest.k.RBO3 keytest.k.RBO4 keytest.k.RBO5 keytest.k.RBO6 keytest.k.RBO7 keytest.k.RBO8 keytest.k.RBO9 keytest.k.RBO10 keytest.k.RBO11 keytest.k.RBO12 keytest.k.RBO13 keytest.k.RBO14 keytest.k.RBO15 keytest.k.p1 keytest.k.r_key1 keytest.k.r_key2 keytest.k.r_key3 keytest.k.r_key4 keytest.k.r_key5 keytest.k.r_key6 keytest.k.r_key7 keytest.k.r_key8 keytest.k.r_key9 keytest.k.r_key10 keytest.k.r_key11 keytest.k.r_key12 keytest.k.r_key13 keytest.k.r_key14 keytest.k.r_key15 keytest.k.r_key16
Created probe 1
ncsim> run
Key: 8ffb3dd99eea2cc8
Round key 1 4e0e3ff740d8
Simulation complete via $finish(1) at time 25 NS + 0
./keytest.v:52 		$finish;
ncsim> ^C
ncsim> exit
TOOL:	ncverilog	10.20-s073: Exiting on Feb 18, 2019 at 16:26:12 CST  (total: 00:05:02)
