INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'c_dat_mem' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'c_dat_mem'...
WARNING:sim - A core named 'c_dat_mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'c_dat_mem'...
Delivering associated files for 'c_dat_mem'...
Delivering EJava files for 'c_dat_mem'...
Generating implementation netlist for 'c_dat_mem'...
INFO:sim - Pre-processing HDL files for 'c_dat_mem'...
Running synthesis for 'c_dat_mem'
Running ngcbuild...
Writing VEO instantiation template for 'c_dat_mem'...
Writing Verilog behavioral simulation model for 'c_dat_mem'...
WARNING:sim - Overwriting existing file
   D:/users/ComputerArchitecture/Lab2/ipcore_dir/tmp/_cg/c_dat_mem/doc/blk_mem_g
   en_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/users/ComputerArchitecture/Lab2/ipcore_dir/tmp/_cg/c_dat_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'c_dat_mem'...
Generating metadata file...
Regenerating ISE project file for 'c_dat_mem'...
Generating ISE project...
XCO file found: c_dat_mem.xco
XMDF file found: c_dat_mem_xmdf.tcl
Adding D:/users/ComputerArchitecture/Lab2/ipcore_dir/tmp/_cg/c_dat_mem.asy -view
all -origin_type imported
Adding D:/users/ComputerArchitecture/Lab2/ipcore_dir/tmp/_cg/c_dat_mem.ngc -view
all -origin_type created
Checking file
"D:/users/ComputerArchitecture/Lab2/ipcore_dir/tmp/_cg/c_dat_mem.ngc" for
project device match ...
File "D:/users/ComputerArchitecture/Lab2/ipcore_dir/tmp/_cg/c_dat_mem.ngc"
device information matches project device.
Adding D:/users/ComputerArchitecture/Lab2/ipcore_dir/tmp/_cg/c_dat_mem.sym -view
all -origin_type imported
Adding D:/users/ComputerArchitecture/Lab2/ipcore_dir/tmp/_cg/c_dat_mem.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/users/ComputerArchitecture/Lab2/ipcore_dir/tmp/_cg/c_dat_mem.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/users/ComputerArchitecture/Lab2/ipcore_dir/tmp/_cg/c_dat_mem.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/c_dat_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'c_dat_mem'.
