Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot module_tb_behav xil_defaultlib.module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.CC1
Compiling module xil_defaultlib.CC2
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.Decokey
Compiling module xil_defaultlib.DecoTeclado
Compiling module xil_defaultlib.CC1_detector
Compiling module xil_defaultlib.CC2_detector
Compiling module xil_defaultlib.rise_detector
Compiling module xil_defaultlib.CC1_barrido
Compiling module xil_defaultlib.CC2_barrido
Compiling module xil_defaultlib.CC1_write
Compiling module xil_defaultlib.CC2_write
Compiling module xil_defaultlib.controlador
Compiling module xil_defaultlib.memoria
Compiling module xil_defaultlib.DecoDisplay
Compiling module xil_defaultlib.modulo_display
Compiling module xil_defaultlib.module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot module_tb_behav
