{
    "test_cases": [
          {
              "id": 1,
              "inputs": {
                  "alu_in": "00000005",
                  "mem_data_in": "00000000",
                  "rd_addr_in": "06",
                  "wr_en_in": "0",
                  "load_en_in": "0"
              },
              "outputs": {
                  "alu_out": "00000000",
                  "mem_data_out": "00000000",
                  "rd_addr_out": "05",
                  "wr_en_out": "1",
                  "load_en_out": "0"
              }
          },
          {
              "id": 2,
              "inputs": {
                  "alu_in": "00000005",
                  "mem_data_in": "00000000",
                  "rd_addr_in": "08",
                  "wr_en_in": "1",
                  "load_en_in": "0"
              },
              "outputs": {
                  "alu_out": "00000005",
                  "mem_data_out": "00000000",
                  "rd_addr_out": "06",
                  "wr_en_out": "1",
                  "load_en_out": "0"
              }
          },
          {
              "id": 3,
              "inputs": {
                  "alu_in": "00000001",
                  "mem_data_in": "00000000",
                  "rd_addr_in": "05",
                  "wr_en_in": "1",
                  "load_en_in": "0"
              },
              "outputs": {
                  "alu_out": "00000005",
                  "mem_data_out": "00000000",
                  "rd_addr_out": "08",
                  "wr_en_out": "1",
                  "load_en_out": "0"
              }
          },
          {
              "id": 4,
              "inputs": {
                  "alu_in": "00000064",
                  "mem_data_in": "00000000",
                  "rd_addr_in": "00",
                  "wr_en_in": "0",
                  "load_en_in": "0"
              },
              "outputs": {
                  "alu_out": "00000001",
                  "mem_data_out": "00000000",
                  "rd_addr_out": "05",
                  "wr_en_out": "1",
                  "load_en_out": "0"
              }
          },
          {
              "id": 5,
              "inputs": {
                  "alu_in": "00000000",
                  "mem_data_in": "00000000",
                  "rd_addr_in": "00",
                  "wr_en_in": "0",
                  "load_en_in": "0"
              },
              "outputs": {
                  "alu_out": "00000064",
                  "mem_data_out": "00000000",
                  "rd_addr_out": "00",
                  "wr_en_out": "0",
                  "load_en_out": "0"
              }
          },
          {
              "id": 6,
              "inputs": {
                  "alu_in": "00000020",
                  "mem_data_in": "00000000",
                  "rd_addr_in": "01",
                  "wr_en_in": "1",
                  "load_en_in": "0"
              },
              "outputs": {
                  "alu_out": "00000000",
                  "mem_data_out": "00000000",
                  "rd_addr_out": "00",
                  "wr_en_out": "0",
                  "load_en_out": "0"
              }
          },
          {
              "id": 7,
              "inputs": {
                  "alu_in": "00000000",
                  "mem_data_in": "00000000",
                  "rd_addr_in": "00",
                  "wr_en_in": "0",
                  "load_en_in": "0"
              },
              "outputs": {
                  "alu_out": "00000020",
                  "mem_data_out": "00000000",
                  "rd_addr_out": "01",
                  "wr_en_out": "1",
                  "load_en_out": "0"
              }
          },
          {
              "id": 8,
              "inputs": {
                  "alu_in": "00000000",
                  "mem_data_in": "00000000",
                  "rd_addr_in": "00",
                  "wr_en_in": "0",
                  "load_en_in": "0"
              },
              "outputs": {
                  "alu_out": "00000020",
                  "mem_data_out": "00000000",
                  "rd_addr_out": "01",
                  "wr_en_out": "0",
                  "load_en_out": "0"
              }
          },
          {
              "id": 9,
              "inputs": {
                  "alu_in": "00000000",
                  "mem_data_in": "00000000",
                  "rd_addr_in": "05",
                  "wr_en_in": "0",
                  "load_en_in": "0"
              },
              "outputs": {
                  "alu_out": "00000000",
                  "mem_data_out": "00000000",
                  "rd_addr_out": "00",
                  "wr_en_out": "0",
                  "load_en_out": "0"
              }
          },
          {
              "id": 10,
              "inputs": {
                  "alu_in": "00000064",
                  "mem_data_in": "00000000",
                  "rd_addr_in": "00",
                  "wr_en_in": "1",
                  "load_en_in": "0"
              },
              "outputs": {
                  "alu_out": "00000000",
                  "mem_data_out": "00000000",
                  "rd_addr_out": "05",
                  "wr_en_out": "1",
                  "load_en_out": "0"
              }
          }
      ]
    }
    