cocci_test_suite() {
	struct sh_timer_config cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 77 */;
	struct plat_sci_port cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 38 */;
	int cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 344 */;
	struct platform_device cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 31 */;
	struct intc_group cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 289 */[]__initdata;
	struct intc_mask_reg cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 257 */[]__initdata;
	struct intc_prio_reg cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 205 */[]__initdata;
	struct intc_vect cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 191 */[]__initdata;
	struct resource cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 18 */[];
	enum{UNUSED=0, IRL0, IRL1, IRL2, IRL3, HUDI, GPIOI, DMAC, PCIC0_PCISERR, PCIC1_PCIERR, PCIC1_PCIPWDWN, PCIC1_PCIPWON, PCIC1_PCIDMA0, PCIC1_PCIDMA1, PCIC1_PCIDMA2, PCIC1_PCIDMA3, TMU3, TMU4, TMU0, TMU1, TMU2, RTC, SCI1, SCIF, WDT, REF, PCIC1,} cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 177 */;
	struct platform_device *cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 160 */[1];
	void __init cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 158 */;
	void cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 158 */;
	int __init cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 135 */;
	struct platform_device *cocci_id/* arch/sh/kernel/cpu/sh4/setup-sh7750.c 125 */[]__initdata;
}
