$version Generated by VerilatedVcd $end
$timescale 100ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % and_o $end
   $var wire 1 & xor_o $end
   $var wire 3 ' and_or_xor [2:0] $end
   $scope module uut $end
    $var wire 1 # a $end
    $var wire 1 $ b $end
    $var wire 1 % and_o $end
    $var wire 1 & xor_o $end
    $var wire 3 ' and_or_xor [2:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
b000 '
#100
1$
1&
b011 '
#200
1#
0$
#300
1$
1%
0&
b110 '
#400
0#
0$
0%
b000 '
#500
1$
1&
b011 '
#600
1#
0$
#700
1$
1%
0&
b110 '
#800
