--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml single_digit_decimal_adder.twx
single_digit_decimal_adder.ncd -o single_digit_decimal_adder.twr
single_digit_decimal_adder.pcf -ucf single_digit_decimal_adder.ucf

Design file:              single_digit_decimal_adder.ncd
Physical constraint file: single_digit_decimal_adder.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    3.609(R)|      SLOW  |   -0.195(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
control<0>  |         8.831(R)|      SLOW  |         4.591(R)|      FAST  |clk_BUFGP         |   0.000|
control<1>  |         8.966(R)|      SLOW  |         4.647(R)|      FAST  |clk_BUFGP         |   0.000|
control<2>  |         8.682(R)|      SLOW  |         4.402(R)|      FAST  |clk_BUFGP         |   0.000|
control<3>  |         8.757(R)|      SLOW  |         4.454(R)|      FAST  |clk_BUFGP         |   0.000|
display<0>  |         8.927(R)|      SLOW  |         4.213(R)|      FAST  |clk_BUFGP         |   0.000|
display<7>  |        10.205(R)|      SLOW  |         4.403(R)|      FAST  |clk_BUFGP         |   0.000|
display<8>  |        10.619(R)|      SLOW  |         4.720(R)|      FAST  |clk_BUFGP         |   0.000|
display<9>  |        10.025(R)|      SLOW  |         4.482(R)|      FAST  |clk_BUFGP         |   0.000|
display<10> |        10.156(R)|      SLOW  |         4.583(R)|      FAST  |clk_BUFGP         |   0.000|
display<11> |        10.149(R)|      SLOW  |         4.642(R)|      FAST  |clk_BUFGP         |   0.000|
display<12> |        10.186(R)|      SLOW  |         4.708(R)|      FAST  |clk_BUFGP         |   0.000|
display<13> |        10.139(R)|      SLOW  |         4.622(R)|      FAST  |clk_BUFGP         |   0.000|
display<14> |        10.382(R)|      SLOW  |         4.889(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.452|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst_n          |display<0>     |    8.942|
rst_n          |display<7>     |    9.278|
rst_n          |display<8>     |    9.692|
rst_n          |display<9>     |    9.100|
rst_n          |display<10>    |    9.231|
rst_n          |display<11>    |    9.533|
rst_n          |display<12>    |    9.121|
rst_n          |display<13>    |    9.523|
rst_n          |display<14>    |    9.317|
---------------+---------------+---------+


Analysis completed Mon Apr 20 19:22:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



