Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o J:/ecen 220/lab 9/lab9/counterBlock_isim_beh.exe -prj J:/ecen 220/lab 9/lab9/counterBlock_beh.prj work.counterBlock work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "J:/ecen 220/lab 9/lab9/../../lab 8/lab8/7segment.v" into library work
Analyzing Verilog file "J:/ecen 220/lab 9/lab9/code.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module mod10counter
Compiling module mod6counter
Compiling module counterBlock
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable J:/ecen 220/lab 9/lab9/counterBlock_isim_beh.exe
Fuse Memory Usage: 28532 KB
Fuse CPU Usage: 545 ms
