{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653177486330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653177486340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 19:58:06 2022 " "Processing started: Sat May 21 19:58:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653177486340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177486340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 16bAccumulator -c 16bAccumulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off 16bAccumulator -c 16bAccumulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177486340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653177486923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653177486923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem16.v 1 1 " "Found 1 design units, including 1 entities, in source file mem16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem16 " "Found entity 1: mem16" {  } { { "mem16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mem16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu16 " "Found entity 1: alu16" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1b16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1b16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1b16 " "Found entity 1: mux1b16" {  } { { "mux1b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se16.v 1 1 " "Found 1 design units, including 1 entities, in source file se16.v" { { "Info" "ISGN_ENTITY_NAME" "1 se16 " "Found entity 1: se16" {  } { { "se16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/se16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ze16.v 1 1 " "Found 1 design units, including 1 entities, in source file ze16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ze16 " "Found entity 1: ze16" {  } { { "ze16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494530 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 memory.v(25) " "Verilog HDL Expression warning at memory.v(25): truncated literal to match 10 bits" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1653177494530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_memory " "Found entity 1: tb_memory" {  } { { "tb_memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockmemorycontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file blockmemorycontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_control_unit " "Found entity 1: MIPS_control_unit" {  } { { "BlockMemoryControl.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/BlockMemoryControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connected_control_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file connected_control_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 connected_control_memory " "Found entity 1: connected_control_memory" {  } { { "connected_control_memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/connected_control_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_connected_control_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_connected_control_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_connected_control_memory " "Found entity 1: tb_connected_control_memory" {  } { { "tb_connected_control_memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_connected_control_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2b16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2b16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2b16 " "Found entity 1: mux2b16" {  } { { "mux2b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux2b16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulatorfull.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulatorfull.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulatorFull " "Found entity 1: accumulatorFull" {  } { { "accumulatorFull.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aluOut ALUOut alu_sub.v(15) " "Verilog HDL Declaration information at alu_sub.v(15): object \"aluOut\" differs only in case from object \"ALUOut\" in the same scope" {  } { { "alu_sub.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653177494579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sub " "Found entity 1: alu_sub" {  } { { "alu_sub.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mux3b16.v(10) " "Verilog HDL information at mux3b16.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "mux3b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653177494581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3b16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3b16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3b16 " "Found entity 1: mux3b16" {  } { { "mux3b16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux3b16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wires_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file wires_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 wires_subsystem " "Found entity 1: wires_subsystem" {  } { { "wires_subsystem.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1b1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1b1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1b1 " "Found entity 1: mux1b1" {  } { { "mux1b1.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/mux1b1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file accmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccMemory " "Found entity 1: AccMemory" {  } { { "AccMemory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_16baccumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_16baccumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_16bAccumulator " "Found entity 1: tb_16bAccumulator" {  } { { "tb_16bAccumulator.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/tb_16bAccumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ze5.v 1 1 " "Found 1 design units, including 1 entities, in source file ze5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ze5 " "Found entity 1: ze5" {  } { { "ze5.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/ze5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp16.v 1 1 " "Found 1 design units, including 1 entities, in source file sp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp16 " "Found entity 1: sp16" {  } { { "sp16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/sp16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653177494631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accumulatorFull " "Elaborating entity \"accumulatorFull\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653177494804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pcs " "Elaborating entity \"PC\" for hierarchy \"PC:pcs\"" {  } { { "accumulatorFull.v" "pcs" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ze5 PC:pcs\|ze5:ze5_inst " "Elaborating entity \"ze5\" for hierarchy \"PC:pcs\|ze5:ze5_inst\"" {  } { { "PC.v" "ze5_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left PC:pcs\|shift_left:zel " "Elaborating entity \"shift_left\" for hierarchy \"PC:pcs\|shift_left:zel\"" {  } { { "PC.v" "zel" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2b16 PC:pcs\|mux2b16:src_mux " "Elaborating entity \"mux2b16\" for hierarchy \"PC:pcs\|mux2b16:src_mux\"" {  } { { "PC.v" "src_mux" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1b1 PC:pcs\|mux1b1:bnebeq_mux " "Elaborating entity \"mux1b1\" for hierarchy \"PC:pcs\|mux1b1:bnebeq_mux\"" {  } { { "PC.v" "bnebeq_mux" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 PC:pcs\|reg16:pc_reg " "Elaborating entity \"reg16\" for hierarchy \"PC:pcs\|reg16:pc_reg\"" {  } { { "PC.v" "pc_reg" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccMemory AccMemory:memsub " "Elaborating entity \"AccMemory\" for hierarchy \"AccMemory:memsub\"" {  } { { "accumulatorFull.v" "memsub" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control AccMemory:memsub\|control:control_inst " "Elaborating entity \"control\" for hierarchy \"AccMemory:memsub\|control:control_inst\"" {  } { { "AccMemory.v" "control_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494848 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcA control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"ALUSrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcB control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"ALUSrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ACCSrc control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"ACCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemData control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"MemData\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BneOrBeq control.v(65) " "Verilog HDL Always Construct warning at control.v(65): inferring latch(es) for variable \"BneOrBeq\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BneOrBeq\[0\] control.v(65) " "Inferred latch for \"BneOrBeq\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BneOrBeq\[1\] control.v(65) " "Inferred latch for \"BneOrBeq\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemData\[0\] control.v(65) " "Inferred latch for \"MemData\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACCSrc\[0\] control.v(65) " "Inferred latch for \"ACCSrc\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACCSrc\[1\] control.v(65) " "Inferred latch for \"ACCSrc\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACCSrc\[2\] control.v(65) " "Inferred latch for \"ACCSrc\[2\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control.v(65) " "Inferred latch for \"ALUOp\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control.v(65) " "Inferred latch for \"ALUOp\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] control.v(65) " "Inferred latch for \"ALUOp\[2\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[0\] control.v(65) " "Inferred latch for \"ALUSrcB\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[1\] control.v(65) " "Inferred latch for \"ALUSrcB\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[2\] control.v(65) " "Inferred latch for \"ALUSrcB\[2\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA\[0\] control.v(65) " "Inferred latch for \"ALUSrcA\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA\[1\] control.v(65) " "Inferred latch for \"ALUSrcA\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc\[0\] control.v(65) " "Inferred latch for \"PCSrc\[0\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc\[1\] control.v(65) " "Inferred latch for \"PCSrc\[1\]\" at control.v(65)" {  } { { "control.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/control.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|control:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1b16 AccMemory:memsub\|mux1b16:mux1b16_inst " "Elaborating entity \"mux1b16\" for hierarchy \"AccMemory:memsub\|mux1b16:mux1b16_inst\"" {  } { { "AccMemory.v" "mux1b16_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory AccMemory:memsub\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"AccMemory:memsub\|memory:memory_inst\"" {  } { { "AccMemory.v" "memory_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "75 0 1023 memory.v(21) " "Verilog HDL warning at memory.v(21): number of words (75) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|memory:memory_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 memory.v(38) " "Verilog HDL assignment warning at memory.v(38): truncated value with size 32 to match size of target (10)" {  } { { "memory.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/memory.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 "|accumulatorFull|AccMemory:memsub|memory:memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wires_subsystem wires_subsystem:wiresub " "Elaborating entity \"wires_subsystem\" for hierarchy \"wires_subsystem:wiresub\"" {  } { { "accumulatorFull.v" "wiresub" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se16 wires_subsystem:wiresub\|se16:SignExtend " "Elaborating entity \"se16\" for hierarchy \"wires_subsystem:wiresub\|se16:SignExtend\"" {  } { { "wires_subsystem.v" "SignExtend" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ze16 wires_subsystem:wiresub\|ze16:ZeroExtend " "Elaborating entity \"ze16\" for hierarchy \"wires_subsystem:wiresub\|ze16:ZeroExtend\"" {  } { { "wires_subsystem.v" "ZeroExtend" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3b16 wires_subsystem:wiresub\|mux3b16:AccSource " "Elaborating entity \"mux3b16\" for hierarchy \"wires_subsystem:wiresub\|mux3b16:AccSource\"" {  } { { "wires_subsystem.v" "AccSource" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sub alu_sub:alus " "Elaborating entity \"alu_sub\" for hierarchy \"alu_sub:alus\"" {  } { { "accumulatorFull.v" "alus" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/accumulatorFull.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu16 alu_sub:alus\|alu16:ALUC " "Elaborating entity \"alu16\" for hierarchy \"alu_sub:alus\|alu16:ALUC\"" {  } { { "alu_sub.v" "ALUC" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu_sub.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu16.v(14) " "Verilog HDL Case Statement warning at alu16.v(14): incomplete case statement has no default case item" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zero alu16.v(10) " "Verilog HDL Always Construct warning at alu16.v(10): inferring latch(es) for variable \"Zero\", which holds its previous value in one or more paths through the always construct" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out alu16.v(10) " "Verilog HDL Always Construct warning at alu16.v(10): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] alu16.v(10) " "Inferred latch for \"Out\[0\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] alu16.v(10) " "Inferred latch for \"Out\[1\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] alu16.v(10) " "Inferred latch for \"Out\[2\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] alu16.v(10) " "Inferred latch for \"Out\[3\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] alu16.v(10) " "Inferred latch for \"Out\[4\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] alu16.v(10) " "Inferred latch for \"Out\[5\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] alu16.v(10) " "Inferred latch for \"Out\[6\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] alu16.v(10) " "Inferred latch for \"Out\[7\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] alu16.v(10) " "Inferred latch for \"Out\[8\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] alu16.v(10) " "Inferred latch for \"Out\[9\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] alu16.v(10) " "Inferred latch for \"Out\[10\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] alu16.v(10) " "Inferred latch for \"Out\[11\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] alu16.v(10) " "Inferred latch for \"Out\[12\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] alu16.v(10) " "Inferred latch for \"Out\[13\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] alu16.v(10) " "Inferred latch for \"Out\[14\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] alu16.v(10) " "Inferred latch for \"Out\[15\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zero\[0\] alu16.v(10) " "Inferred latch for \"Zero\[0\]\" at alu16.v(10)" {  } { { "alu16.v" "" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/alu16.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494894 "|accumulatorFull|alu_sub:alus|alu16:ALUC"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Preset Sp " "Port \"Preset\" does not exist in macrofunction \"Sp\"" {  } { { "wires_subsystem.v" "Sp" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 31 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494932 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Preset Acc " "Port \"Preset\" does not exist in macrofunction \"Acc\"" {  } { { "wires_subsystem.v" "Acc" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/wires_subsystem.v" 29 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494932 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Preset IO_inst " "Port \"Preset\" does not exist in macrofunction \"IO_inst\"" {  } { { "AccMemory.v" "IO_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 143 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494932 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Preset MDR_inst " "Port \"Preset\" does not exist in macrofunction \"MDR_inst\"" {  } { { "AccMemory.v" "MDR_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 133 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494932 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Preset IR_inst " "Port \"Preset\" does not exist in macrofunction \"IR_inst\"" {  } { { "AccMemory.v" "IR_inst" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/AccMemory.v" 123 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494932 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Preset pc_reg " "Port \"Preset\" does not exist in macrofunction \"pc_reg\"" {  } { { "PC.v" "pc_reg" { Text "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/PC.v" 56 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653177494932 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653177494932 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/output_files/16bAccumulator.map.smsg " "Generated suppressed messages file C:/Users/wangy51/Documents/Rose-Hulman/2022 Spring/CSSE232/Project/rhit-csse232-2122c-project-yellow-2122c-03/implementation/output_files/16bAccumulator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177494964 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653177495010 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 21 19:58:15 2022 " "Processing ended: Sat May 21 19:58:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653177495010 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653177495010 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653177495010 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177495010 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653177495597 ""}
