<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1024 has been inferred" BundleName="INPUT" VarName="input" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22" LoopName="VITIS_LOOP_18_1" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" Length="1024" Direction="read" AccessID="input6seq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:21:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 150 has been inferred" BundleName="WEIGHTS" VarName="weights" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22" LoopName="VITIS_LOOP_26_3" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" Length="150" Direction="read" AccessID="weights7seq" OrigID="for.inc40.load.5" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:30:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 6 has been inferred" BundleName="BIAS" VarName="bias" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22" LoopName="VITIS_LOOP_36_6" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" Length="6" Direction="read" AccessID="bias8seq" OrigID="for.inc58.load.4" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:38:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 784 has been inferred" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19" LoopName="VITIS_LOOP_44_8" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" Length="784" Direction="write" AccessID="scevgepseq" OrigID="for.inc111.store.4" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 784 has been inferred" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19" LoopName="VITIS_LOOP_44_8" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" Length="784" Direction="write" AccessID="scevgep9seq" OrigID="for.inc111.1.store.4" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:55:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42:22" LoopName="VITIS_LOOP_42_7" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" OrigID="scevgepseq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:42:22" LoopName="VITIS_LOOP_42_7" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" OrigID="scevgep9seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45:30" LoopName="VITIS_LOOP_45_9" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" OrigID="scevgep9seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:45:30" LoopName="VITIS_LOOP_45_9" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" OrigID="scevgepseq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="BIAS" VarName="bias" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22" LoopName="VITIS_LOOP_36_6" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" OrigID="bias8seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="weights" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:28:30" LoopName="VITIS_LOOP_28_5" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" OrigID="weights7seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:19:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="INPUT" VarName="input" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:19:26" LoopName="VITIS_LOOP_19_2" ParentFunc="convolution1_hls(float (*) [32][32], float (*) [1][5][5], float*, float (*) [28][28])" OrigID="input6seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_18_1' has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="INPUT_r" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:18:22" LoopName="VITIS_LOOP_18_1" Length="1024" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 150 and bit width 32 in loop 'VITIS_LOOP_26_3' has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="WEIGHTS" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:26:22" LoopName="VITIS_LOOP_26_3" Length="150" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 6 and bit width 32 in loop 'VITIS_LOOP_36_6' has been inferred on bundle 'BIAS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="BIAS" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:36:22" LoopName="VITIS_LOOP_36_6" Length="6" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 784 and bit width 32 in loop 'VITIS_LOOP_44_8' has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="OUTPUT_r" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv1_hls.cpp:44:19" LoopName="VITIS_LOOP_44_8" Length="784" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

