######################################################################

# Created by Genus(TM) Synthesis Solution 21.15-s080_1 on Mon Nov 25 17:27:08 EET 2024

# This file contains the Genus script for design:picorv32

######################################################################

set_db -quiet init_lib_search_path /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045
set_db -quiet design_mode_process 60.0
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_route_early_global false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet db_units 2000
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 1457 0.0 52.545911} {to_generic 83 1541 85 139} {first_condense 78 1653 103 278} {PBS_Generic_Opt-Post 202 1659 206.31275800000003 258.858669} {{PBS_Generic-Postgen HBO Optimizations} 1 1661 1.0 259.858669} {PBS_TechMap-Start 0 1764 0.0 270.633869} {{PBS_TechMap-Premap HBO Optimizations} 1 1765 1.0 271.633869} {second_condense 45 1834 16 322} {reify 91 1925 8 330} {global_incr_map 23 1949 11 343} {{PBS_Techmap-Global Mapping} 196 1961 169.13284400000003 440.76671300000004} {{PBS_TechMap-Datapath Postmap Operations} 5 1966 4.805000000000007 445.57171300000005} {{PBS_TechMap-Postmap HBO Optimizations} 0 1966 0.7866880000000265 446.3584010000001} {{PBS_TechMap-Postmap Clock Gating} 2 1968 2.0 448.3584010000001} {{PBS_TechMap-Postmap Cleanup} 4 1972 3.719859999999983 452.07826100000005} {PBS_Techmap-Post_MBCI 0 1972 0.0 452.07826100000005} {incr_opt 46 2180 48 417} }
set_db -quiet timing_adjust_tns_of_complex_flops false
set_db -quiet tinfo_tstamp_file .rs_atsarnad.tstamp
set_db -quiet metric_enable true
set_db -quiet script_search_path /home/a/atsarnad/
set_db -quiet use_area_from_lef true
set_db -quiet flow_metrics_snapshot_uuid 5193dc45-e712-445d-a2d4-124f46cbe1e5
set_db -quiet use_scan_seqs_for_non_dft false
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet ple_mode global
set_db -quiet wireload_selection none
set_db -quiet operating_condition:default_emulate_libset_max/slow_vdd1v0/PVT_0P9V_125C .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/slow_vdd1v0/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name clk -domain domain_1 -period 5000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:picorv32 port:picorv32/clk
set_db -quiet clock:picorv32/clk .slew {50.0 50.0 50.0 50.0}
set_db -quiet clock:picorv32/clk .clock_source_late_latency {250.0 250.0 250.0 250.0}
set_db -quiet clock:picorv32/clk .clock_source_early_latency {250.0 250.0 250.0 250.0}
set_db -quiet clock:picorv32/clk .clock_setup_uncertainty {15.0 15.0}
set_db -quiet clock:picorv32/clk .clock_hold_uncertainty {10.0 10.0}
define_cost_group -design design:picorv32 -name clk
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:picorv32/clk -name create_clock_delay_domain_1_clk_R_0 port:picorv32/clk
set_db -quiet external_delay:picorv32/create_clock_delay_domain_1_clk_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:picorv32/clk -edge_fall -name create_clock_delay_domain_1_clk_F_0 port:picorv32/clk
set_db -quiet external_delay:picorv32/create_clock_delay_domain_1_clk_F_0 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15 port:picorv32/trap
set_db -quiet external_delay:picorv32/constraints.sdc_line_15 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_1_1 port:picorv32/mem_valid
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_1_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_2_1 port:picorv32/mem_instr
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_2_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_3_1 {{port:picorv32/mem_addr[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_3_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_4_1 {{port:picorv32/mem_addr[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_4_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_5_1 {{port:picorv32/mem_addr[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_5_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_6_1 {{port:picorv32/mem_addr[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_6_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_7_1 {{port:picorv32/mem_addr[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_7_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_8_1 {{port:picorv32/mem_addr[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_8_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_9_1 {{port:picorv32/mem_addr[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_9_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_10_1 {{port:picorv32/mem_addr[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_10_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_11_1 {{port:picorv32/mem_addr[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_11_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_12_1 {{port:picorv32/mem_addr[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_12_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_13_1 {{port:picorv32/mem_addr[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_13_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_14_1 {{port:picorv32/mem_addr[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_14_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_15_1 {{port:picorv32/mem_addr[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_15_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_16_1 {{port:picorv32/mem_addr[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_16_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_17_1 {{port:picorv32/mem_addr[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_17_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_18_1 {{port:picorv32/mem_addr[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_18_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_19_1 {{port:picorv32/mem_addr[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_19_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_20_1 {{port:picorv32/mem_addr[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_20_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_21_1 {{port:picorv32/mem_addr[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_21_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_22_1 {{port:picorv32/mem_addr[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_22_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_23_1 {{port:picorv32/mem_addr[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_23_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_24_1 {{port:picorv32/mem_addr[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_24_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_25_1 {{port:picorv32/mem_addr[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_25_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_26_1 {{port:picorv32/mem_addr[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_26_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_27_1 {{port:picorv32/mem_addr[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_27_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_28_1 {{port:picorv32/mem_addr[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_28_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_29_1 {{port:picorv32/mem_addr[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_29_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_30_1 {{port:picorv32/mem_addr[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_30_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_31_1 {{port:picorv32/mem_addr[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_31_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_32_1 {{port:picorv32/mem_addr[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_32_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_33_1 {{port:picorv32/mem_addr[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_33_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_34_1 {{port:picorv32/mem_addr[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_34_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_35_1 {{port:picorv32/mem_wdata[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_35_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_36_1 {{port:picorv32/mem_wdata[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_36_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_37_1 {{port:picorv32/mem_wdata[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_37_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_38_1 {{port:picorv32/mem_wdata[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_38_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_39_1 {{port:picorv32/mem_wdata[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_39_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_40_1 {{port:picorv32/mem_wdata[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_40_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_41_1 {{port:picorv32/mem_wdata[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_41_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_42_1 {{port:picorv32/mem_wdata[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_42_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_43_1 {{port:picorv32/mem_wdata[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_43_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_44_1 {{port:picorv32/mem_wdata[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_44_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_45_1 {{port:picorv32/mem_wdata[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_45_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_46_1 {{port:picorv32/mem_wdata[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_46_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_47_1 {{port:picorv32/mem_wdata[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_47_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_48_1 {{port:picorv32/mem_wdata[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_48_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_49_1 {{port:picorv32/mem_wdata[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_49_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_50_1 {{port:picorv32/mem_wdata[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_50_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_51_1 {{port:picorv32/mem_wdata[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_51_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_52_1 {{port:picorv32/mem_wdata[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_52_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_53_1 {{port:picorv32/mem_wdata[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_53_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_54_1 {{port:picorv32/mem_wdata[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_54_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_55_1 {{port:picorv32/mem_wdata[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_55_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_56_1 {{port:picorv32/mem_wdata[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_56_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_57_1 {{port:picorv32/mem_wdata[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_57_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_58_1 {{port:picorv32/mem_wdata[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_58_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_59_1 {{port:picorv32/mem_wdata[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_59_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_60_1 {{port:picorv32/mem_wdata[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_60_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_61_1 {{port:picorv32/mem_wdata[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_61_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_62_1 {{port:picorv32/mem_wdata[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_62_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_63_1 {{port:picorv32/mem_wdata[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_63_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_64_1 {{port:picorv32/mem_wdata[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_64_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_65_1 {{port:picorv32/mem_wdata[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_65_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_66_1 {{port:picorv32/mem_wdata[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_66_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_67_1 {{port:picorv32/mem_wstrb[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_67_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_68_1 {{port:picorv32/mem_wstrb[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_68_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_69_1 {{port:picorv32/mem_wstrb[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_69_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_70_1 {{port:picorv32/mem_wstrb[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_70_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_71_1 port:picorv32/mem_la_read
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_71_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_72_1 port:picorv32/mem_la_write
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_72_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_73_1 {{port:picorv32/mem_la_addr[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_73_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_74_1 {{port:picorv32/mem_la_addr[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_74_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_75_1 {{port:picorv32/mem_la_addr[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_75_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_76_1 {{port:picorv32/mem_la_addr[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_76_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_77_1 {{port:picorv32/mem_la_addr[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_77_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_78_1 {{port:picorv32/mem_la_addr[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_78_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_79_1 {{port:picorv32/mem_la_addr[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_79_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_80_1 {{port:picorv32/mem_la_addr[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_80_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_81_1 {{port:picorv32/mem_la_addr[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_81_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_82_1 {{port:picorv32/mem_la_addr[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_82_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_83_1 {{port:picorv32/mem_la_addr[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_83_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_84_1 {{port:picorv32/mem_la_addr[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_84_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_85_1 {{port:picorv32/mem_la_addr[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_85_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_86_1 {{port:picorv32/mem_la_addr[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_86_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_87_1 {{port:picorv32/mem_la_addr[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_87_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_88_1 {{port:picorv32/mem_la_addr[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_88_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_89_1 {{port:picorv32/mem_la_addr[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_89_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_90_1 {{port:picorv32/mem_la_addr[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_90_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_91_1 {{port:picorv32/mem_la_addr[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_91_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_92_1 {{port:picorv32/mem_la_addr[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_92_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_93_1 {{port:picorv32/mem_la_addr[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_93_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_94_1 {{port:picorv32/mem_la_addr[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_94_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_95_1 {{port:picorv32/mem_la_addr[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_95_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_96_1 {{port:picorv32/mem_la_addr[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_96_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_97_1 {{port:picorv32/mem_la_addr[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_97_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_98_1 {{port:picorv32/mem_la_addr[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_98_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_99_1 {{port:picorv32/mem_la_addr[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_99_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_100_1 {{port:picorv32/mem_la_addr[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_100_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_101_1 {{port:picorv32/mem_la_addr[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_101_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_102_1 {{port:picorv32/mem_la_addr[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_102_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_103_1 {{port:picorv32/mem_la_addr[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_103_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_104_1 {{port:picorv32/mem_la_addr[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_104_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_105_1 {{port:picorv32/mem_la_wdata[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_105_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_106_1 {{port:picorv32/mem_la_wdata[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_106_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_107_1 {{port:picorv32/mem_la_wdata[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_107_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_108_1 {{port:picorv32/mem_la_wdata[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_108_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_109_1 {{port:picorv32/mem_la_wdata[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_109_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_110_1 {{port:picorv32/mem_la_wdata[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_110_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_111_1 {{port:picorv32/mem_la_wdata[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_111_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_112_1 {{port:picorv32/mem_la_wdata[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_112_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_113_1 {{port:picorv32/mem_la_wdata[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_113_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_114_1 {{port:picorv32/mem_la_wdata[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_114_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_115_1 {{port:picorv32/mem_la_wdata[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_115_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_116_1 {{port:picorv32/mem_la_wdata[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_116_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_117_1 {{port:picorv32/mem_la_wdata[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_117_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_118_1 {{port:picorv32/mem_la_wdata[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_118_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_119_1 {{port:picorv32/mem_la_wdata[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_119_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_120_1 {{port:picorv32/mem_la_wdata[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_120_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_121_1 {{port:picorv32/mem_la_wdata[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_121_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_122_1 {{port:picorv32/mem_la_wdata[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_122_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_123_1 {{port:picorv32/mem_la_wdata[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_123_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_124_1 {{port:picorv32/mem_la_wdata[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_124_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_125_1 {{port:picorv32/mem_la_wdata[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_125_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_126_1 {{port:picorv32/mem_la_wdata[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_126_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_127_1 {{port:picorv32/mem_la_wdata[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_127_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_128_1 {{port:picorv32/mem_la_wdata[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_128_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_129_1 {{port:picorv32/mem_la_wdata[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_129_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_130_1 {{port:picorv32/mem_la_wdata[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_130_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_131_1 {{port:picorv32/mem_la_wdata[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_131_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_132_1 {{port:picorv32/mem_la_wdata[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_132_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_133_1 {{port:picorv32/mem_la_wdata[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_133_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_134_1 {{port:picorv32/mem_la_wdata[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_134_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_135_1 {{port:picorv32/mem_la_wdata[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_135_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_136_1 {{port:picorv32/mem_la_wdata[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_136_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_137_1 {{port:picorv32/mem_la_wstrb[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_137_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_138_1 {{port:picorv32/mem_la_wstrb[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_138_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_139_1 {{port:picorv32/mem_la_wstrb[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_139_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_140_1 {{port:picorv32/mem_la_wstrb[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_140_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_141_1 port:picorv32/pcpi_valid
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_141_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_142_1 {{port:picorv32/pcpi_insn[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_142_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_143_1 {{port:picorv32/pcpi_insn[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_143_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_144_1 {{port:picorv32/pcpi_insn[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_144_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_145_1 {{port:picorv32/pcpi_insn[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_145_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_146_1 {{port:picorv32/pcpi_insn[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_146_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_147_1 {{port:picorv32/pcpi_insn[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_147_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_148_1 {{port:picorv32/pcpi_insn[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_148_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_149_1 {{port:picorv32/pcpi_insn[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_149_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_150_1 {{port:picorv32/pcpi_insn[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_150_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_151_1 {{port:picorv32/pcpi_insn[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_151_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_152_1 {{port:picorv32/pcpi_insn[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_152_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_153_1 {{port:picorv32/pcpi_insn[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_153_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_154_1 {{port:picorv32/pcpi_insn[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_154_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_155_1 {{port:picorv32/pcpi_insn[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_155_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_156_1 {{port:picorv32/pcpi_insn[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_156_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_157_1 {{port:picorv32/pcpi_insn[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_157_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_158_1 {{port:picorv32/pcpi_insn[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_158_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_159_1 {{port:picorv32/pcpi_insn[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_159_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_160_1 {{port:picorv32/pcpi_insn[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_160_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_161_1 {{port:picorv32/pcpi_insn[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_161_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_162_1 {{port:picorv32/pcpi_insn[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_162_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_163_1 {{port:picorv32/pcpi_insn[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_163_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_164_1 {{port:picorv32/pcpi_insn[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_164_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_165_1 {{port:picorv32/pcpi_insn[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_165_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_166_1 {{port:picorv32/pcpi_insn[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_166_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_167_1 {{port:picorv32/pcpi_insn[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_167_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_168_1 {{port:picorv32/pcpi_insn[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_168_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_169_1 {{port:picorv32/pcpi_insn[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_169_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_170_1 {{port:picorv32/pcpi_insn[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_170_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_171_1 {{port:picorv32/pcpi_insn[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_171_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_172_1 {{port:picorv32/pcpi_insn[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_172_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_173_1 {{port:picorv32/pcpi_insn[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_173_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_174_1 {{port:picorv32/pcpi_rs1[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_174_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_175_1 {{port:picorv32/pcpi_rs1[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_175_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_176_1 {{port:picorv32/pcpi_rs1[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_176_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_177_1 {{port:picorv32/pcpi_rs1[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_177_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_178_1 {{port:picorv32/pcpi_rs1[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_178_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_179_1 {{port:picorv32/pcpi_rs1[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_179_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_180_1 {{port:picorv32/pcpi_rs1[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_180_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_181_1 {{port:picorv32/pcpi_rs1[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_181_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_182_1 {{port:picorv32/pcpi_rs1[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_182_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_183_1 {{port:picorv32/pcpi_rs1[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_183_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_184_1 {{port:picorv32/pcpi_rs1[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_184_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_185_1 {{port:picorv32/pcpi_rs1[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_185_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_186_1 {{port:picorv32/pcpi_rs1[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_186_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_187_1 {{port:picorv32/pcpi_rs1[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_187_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_188_1 {{port:picorv32/pcpi_rs1[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_188_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_189_1 {{port:picorv32/pcpi_rs1[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_189_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_190_1 {{port:picorv32/pcpi_rs1[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_190_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_191_1 {{port:picorv32/pcpi_rs1[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_191_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_192_1 {{port:picorv32/pcpi_rs1[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_192_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_193_1 {{port:picorv32/pcpi_rs1[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_193_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_194_1 {{port:picorv32/pcpi_rs1[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_194_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_195_1 {{port:picorv32/pcpi_rs1[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_195_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_196_1 {{port:picorv32/pcpi_rs1[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_196_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_197_1 {{port:picorv32/pcpi_rs1[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_197_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_198_1 {{port:picorv32/pcpi_rs1[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_198_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_199_1 {{port:picorv32/pcpi_rs1[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_199_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_200_1 {{port:picorv32/pcpi_rs1[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_200_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_201_1 {{port:picorv32/pcpi_rs1[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_201_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_202_1 {{port:picorv32/pcpi_rs1[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_202_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_203_1 {{port:picorv32/pcpi_rs1[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_203_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_204_1 {{port:picorv32/pcpi_rs1[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_204_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_205_1 {{port:picorv32/pcpi_rs1[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_205_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_206_1 {{port:picorv32/pcpi_rs2[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_206_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_207_1 {{port:picorv32/pcpi_rs2[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_207_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_208_1 {{port:picorv32/pcpi_rs2[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_208_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_209_1 {{port:picorv32/pcpi_rs2[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_209_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_210_1 {{port:picorv32/pcpi_rs2[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_210_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_211_1 {{port:picorv32/pcpi_rs2[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_211_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_212_1 {{port:picorv32/pcpi_rs2[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_212_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_213_1 {{port:picorv32/pcpi_rs2[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_213_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_214_1 {{port:picorv32/pcpi_rs2[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_214_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_215_1 {{port:picorv32/pcpi_rs2[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_215_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_216_1 {{port:picorv32/pcpi_rs2[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_216_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_217_1 {{port:picorv32/pcpi_rs2[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_217_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_218_1 {{port:picorv32/pcpi_rs2[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_218_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_219_1 {{port:picorv32/pcpi_rs2[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_219_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_220_1 {{port:picorv32/pcpi_rs2[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_220_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_221_1 {{port:picorv32/pcpi_rs2[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_221_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_222_1 {{port:picorv32/pcpi_rs2[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_222_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_223_1 {{port:picorv32/pcpi_rs2[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_223_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_224_1 {{port:picorv32/pcpi_rs2[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_224_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_225_1 {{port:picorv32/pcpi_rs2[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_225_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_226_1 {{port:picorv32/pcpi_rs2[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_226_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_227_1 {{port:picorv32/pcpi_rs2[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_227_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_228_1 {{port:picorv32/pcpi_rs2[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_228_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_229_1 {{port:picorv32/pcpi_rs2[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_229_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_230_1 {{port:picorv32/pcpi_rs2[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_230_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_231_1 {{port:picorv32/pcpi_rs2[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_231_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_232_1 {{port:picorv32/pcpi_rs2[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_232_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_233_1 {{port:picorv32/pcpi_rs2[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_233_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_234_1 {{port:picorv32/pcpi_rs2[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_234_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_235_1 {{port:picorv32/pcpi_rs2[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_235_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_236_1 {{port:picorv32/pcpi_rs2[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_236_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_237_1 {{port:picorv32/pcpi_rs2[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_237_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_238_1 {{port:picorv32/eoi[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_238_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_239_1 {{port:picorv32/eoi[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_239_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_240_1 {{port:picorv32/eoi[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_240_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_241_1 {{port:picorv32/eoi[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_241_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_242_1 {{port:picorv32/eoi[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_242_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_243_1 {{port:picorv32/eoi[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_243_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_244_1 {{port:picorv32/eoi[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_244_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_245_1 {{port:picorv32/eoi[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_245_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_246_1 {{port:picorv32/eoi[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_246_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_247_1 {{port:picorv32/eoi[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_247_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_248_1 {{port:picorv32/eoi[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_248_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_249_1 {{port:picorv32/eoi[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_249_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_250_1 {{port:picorv32/eoi[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_250_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_251_1 {{port:picorv32/eoi[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_251_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_252_1 {{port:picorv32/eoi[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_252_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_253_1 {{port:picorv32/eoi[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_253_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_254_1 {{port:picorv32/eoi[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_254_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_255_1 {{port:picorv32/eoi[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_255_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_256_1 {{port:picorv32/eoi[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_256_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_257_1 {{port:picorv32/eoi[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_257_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_258_1 {{port:picorv32/eoi[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_258_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_259_1 {{port:picorv32/eoi[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_259_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_260_1 {{port:picorv32/eoi[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_260_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_261_1 {{port:picorv32/eoi[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_261_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_262_1 {{port:picorv32/eoi[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_262_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_263_1 {{port:picorv32/eoi[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_263_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_264_1 {{port:picorv32/eoi[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_264_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_265_1 {{port:picorv32/eoi[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_265_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_266_1 {{port:picorv32/eoi[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_266_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_267_1 {{port:picorv32/eoi[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_267_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_268_1 {{port:picorv32/eoi[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_268_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_269_1 {{port:picorv32/eoi[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_269_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_270_1 port:picorv32/trace_valid
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_270_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_271_1 {{port:picorv32/trace_data[35]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_271_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_272_1 {{port:picorv32/trace_data[34]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_272_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_273_1 {{port:picorv32/trace_data[33]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_273_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_274_1 {{port:picorv32/trace_data[32]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_274_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_275_1 {{port:picorv32/trace_data[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_275_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_276_1 {{port:picorv32/trace_data[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_276_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_277_1 {{port:picorv32/trace_data[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_277_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_278_1 {{port:picorv32/trace_data[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_278_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_279_1 {{port:picorv32/trace_data[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_279_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_280_1 {{port:picorv32/trace_data[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_280_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_281_1 {{port:picorv32/trace_data[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_281_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_282_1 {{port:picorv32/trace_data[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_282_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_283_1 {{port:picorv32/trace_data[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_283_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_284_1 {{port:picorv32/trace_data[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_284_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_285_1 {{port:picorv32/trace_data[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_285_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_286_1 {{port:picorv32/trace_data[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_286_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_287_1 {{port:picorv32/trace_data[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_287_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_288_1 {{port:picorv32/trace_data[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_288_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_289_1 {{port:picorv32/trace_data[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_289_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_290_1 {{port:picorv32/trace_data[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_290_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_291_1 {{port:picorv32/trace_data[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_291_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_292_1 {{port:picorv32/trace_data[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_292_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_293_1 {{port:picorv32/trace_data[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_293_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_294_1 {{port:picorv32/trace_data[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_294_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_295_1 {{port:picorv32/trace_data[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_295_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_296_1 {{port:picorv32/trace_data[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_296_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_297_1 {{port:picorv32/trace_data[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_297_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_298_1 {{port:picorv32/trace_data[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_298_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_299_1 {{port:picorv32/trace_data[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_299_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_300_1 {{port:picorv32/trace_data[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_300_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_301_1 {{port:picorv32/trace_data[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_301_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_302_1 {{port:picorv32/trace_data[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_302_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_303_1 {{port:picorv32/trace_data[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_303_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_304_1 {{port:picorv32/trace_data[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_304_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_305_1 {{port:picorv32/trace_data[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_305_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_306_1 {{port:picorv32/trace_data[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_306_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_15_307_1 port:picorv32/scan_out
set_db -quiet external_delay:picorv32/constraints.sdc_line_15_307_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18 port:picorv32/trap
set_db -quiet external_delay:picorv32/constraints.sdc_line_18 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_307_1 port:picorv32/mem_valid
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_307_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_308_1 port:picorv32/mem_instr
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_308_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_309_1 {{port:picorv32/mem_addr[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_309_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_310_1 {{port:picorv32/mem_addr[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_310_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_311_1 {{port:picorv32/mem_addr[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_311_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_312_1 {{port:picorv32/mem_addr[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_312_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_313_1 {{port:picorv32/mem_addr[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_313_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_314_1 {{port:picorv32/mem_addr[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_314_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_315_1 {{port:picorv32/mem_addr[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_315_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_316_1 {{port:picorv32/mem_addr[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_316_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_317_1 {{port:picorv32/mem_addr[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_317_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_318_1 {{port:picorv32/mem_addr[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_318_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_319_1 {{port:picorv32/mem_addr[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_319_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_320_1 {{port:picorv32/mem_addr[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_320_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_321_1 {{port:picorv32/mem_addr[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_321_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_322_1 {{port:picorv32/mem_addr[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_322_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_323_1 {{port:picorv32/mem_addr[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_323_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_324_1 {{port:picorv32/mem_addr[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_324_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_325_1 {{port:picorv32/mem_addr[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_325_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_326_1 {{port:picorv32/mem_addr[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_326_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_327_1 {{port:picorv32/mem_addr[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_327_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_328_1 {{port:picorv32/mem_addr[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_328_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_329_1 {{port:picorv32/mem_addr[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_329_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_330_1 {{port:picorv32/mem_addr[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_330_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_331_1 {{port:picorv32/mem_addr[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_331_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_332_1 {{port:picorv32/mem_addr[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_332_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_333_1 {{port:picorv32/mem_addr[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_333_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_334_1 {{port:picorv32/mem_addr[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_334_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_335_1 {{port:picorv32/mem_addr[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_335_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_336_1 {{port:picorv32/mem_addr[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_336_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_337_1 {{port:picorv32/mem_addr[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_337_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_338_1 {{port:picorv32/mem_addr[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_338_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_339_1 {{port:picorv32/mem_addr[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_339_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_340_1 {{port:picorv32/mem_addr[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_340_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_341_1 {{port:picorv32/mem_wdata[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_341_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_342_1 {{port:picorv32/mem_wdata[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_342_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_343_1 {{port:picorv32/mem_wdata[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_343_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_344_1 {{port:picorv32/mem_wdata[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_344_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_345_1 {{port:picorv32/mem_wdata[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_345_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_346_1 {{port:picorv32/mem_wdata[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_346_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_347_1 {{port:picorv32/mem_wdata[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_347_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_348_1 {{port:picorv32/mem_wdata[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_348_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_349_1 {{port:picorv32/mem_wdata[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_349_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_350_1 {{port:picorv32/mem_wdata[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_350_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_351_1 {{port:picorv32/mem_wdata[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_351_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_352_1 {{port:picorv32/mem_wdata[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_352_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_353_1 {{port:picorv32/mem_wdata[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_353_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_354_1 {{port:picorv32/mem_wdata[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_354_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_355_1 {{port:picorv32/mem_wdata[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_355_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_356_1 {{port:picorv32/mem_wdata[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_356_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_357_1 {{port:picorv32/mem_wdata[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_357_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_358_1 {{port:picorv32/mem_wdata[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_358_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_359_1 {{port:picorv32/mem_wdata[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_359_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_360_1 {{port:picorv32/mem_wdata[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_360_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_361_1 {{port:picorv32/mem_wdata[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_361_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_362_1 {{port:picorv32/mem_wdata[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_362_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_363_1 {{port:picorv32/mem_wdata[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_363_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_364_1 {{port:picorv32/mem_wdata[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_364_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_365_1 {{port:picorv32/mem_wdata[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_365_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_366_1 {{port:picorv32/mem_wdata[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_366_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_367_1 {{port:picorv32/mem_wdata[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_367_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_368_1 {{port:picorv32/mem_wdata[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_368_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_369_1 {{port:picorv32/mem_wdata[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_369_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_370_1 {{port:picorv32/mem_wdata[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_370_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_371_1 {{port:picorv32/mem_wdata[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_371_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_372_1 {{port:picorv32/mem_wdata[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_372_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_373_1 {{port:picorv32/mem_wstrb[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_373_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_374_1 {{port:picorv32/mem_wstrb[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_374_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_375_1 {{port:picorv32/mem_wstrb[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_375_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_376_1 {{port:picorv32/mem_wstrb[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_376_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_377_1 port:picorv32/mem_la_read
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_377_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_378_1 port:picorv32/mem_la_write
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_378_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_379_1 {{port:picorv32/mem_la_addr[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_379_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_380_1 {{port:picorv32/mem_la_addr[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_380_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_381_1 {{port:picorv32/mem_la_addr[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_381_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_382_1 {{port:picorv32/mem_la_addr[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_382_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_383_1 {{port:picorv32/mem_la_addr[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_383_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_384_1 {{port:picorv32/mem_la_addr[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_384_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_385_1 {{port:picorv32/mem_la_addr[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_385_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_386_1 {{port:picorv32/mem_la_addr[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_386_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_387_1 {{port:picorv32/mem_la_addr[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_387_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_388_1 {{port:picorv32/mem_la_addr[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_388_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_389_1 {{port:picorv32/mem_la_addr[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_389_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_390_1 {{port:picorv32/mem_la_addr[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_390_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_391_1 {{port:picorv32/mem_la_addr[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_391_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_392_1 {{port:picorv32/mem_la_addr[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_392_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_393_1 {{port:picorv32/mem_la_addr[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_393_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_394_1 {{port:picorv32/mem_la_addr[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_394_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_395_1 {{port:picorv32/mem_la_addr[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_395_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_396_1 {{port:picorv32/mem_la_addr[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_396_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_397_1 {{port:picorv32/mem_la_addr[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_397_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_398_1 {{port:picorv32/mem_la_addr[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_398_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_399_1 {{port:picorv32/mem_la_addr[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_399_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_400_1 {{port:picorv32/mem_la_addr[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_400_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_401_1 {{port:picorv32/mem_la_addr[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_401_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_402_1 {{port:picorv32/mem_la_addr[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_402_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_403_1 {{port:picorv32/mem_la_addr[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_403_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_404_1 {{port:picorv32/mem_la_addr[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_404_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_405_1 {{port:picorv32/mem_la_addr[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_405_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_406_1 {{port:picorv32/mem_la_addr[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_406_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_407_1 {{port:picorv32/mem_la_addr[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_407_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_408_1 {{port:picorv32/mem_la_addr[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_408_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_409_1 {{port:picorv32/mem_la_addr[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_409_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_410_1 {{port:picorv32/mem_la_addr[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_410_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_411_1 {{port:picorv32/mem_la_wdata[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_411_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_412_1 {{port:picorv32/mem_la_wdata[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_412_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_413_1 {{port:picorv32/mem_la_wdata[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_413_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_414_1 {{port:picorv32/mem_la_wdata[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_414_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_415_1 {{port:picorv32/mem_la_wdata[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_415_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_416_1 {{port:picorv32/mem_la_wdata[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_416_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_417_1 {{port:picorv32/mem_la_wdata[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_417_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_418_1 {{port:picorv32/mem_la_wdata[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_418_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_419_1 {{port:picorv32/mem_la_wdata[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_419_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_420_1 {{port:picorv32/mem_la_wdata[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_420_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_421_1 {{port:picorv32/mem_la_wdata[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_421_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_422_1 {{port:picorv32/mem_la_wdata[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_422_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_423_1 {{port:picorv32/mem_la_wdata[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_423_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_424_1 {{port:picorv32/mem_la_wdata[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_424_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_425_1 {{port:picorv32/mem_la_wdata[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_425_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_426_1 {{port:picorv32/mem_la_wdata[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_426_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_427_1 {{port:picorv32/mem_la_wdata[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_427_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_428_1 {{port:picorv32/mem_la_wdata[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_428_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_429_1 {{port:picorv32/mem_la_wdata[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_429_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_430_1 {{port:picorv32/mem_la_wdata[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_430_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_431_1 {{port:picorv32/mem_la_wdata[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_431_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_432_1 {{port:picorv32/mem_la_wdata[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_432_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_433_1 {{port:picorv32/mem_la_wdata[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_433_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_434_1 {{port:picorv32/mem_la_wdata[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_434_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_435_1 {{port:picorv32/mem_la_wdata[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_435_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_436_1 {{port:picorv32/mem_la_wdata[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_436_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_437_1 {{port:picorv32/mem_la_wdata[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_437_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_438_1 {{port:picorv32/mem_la_wdata[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_438_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_439_1 {{port:picorv32/mem_la_wdata[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_439_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_440_1 {{port:picorv32/mem_la_wdata[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_440_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_441_1 {{port:picorv32/mem_la_wdata[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_441_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_442_1 {{port:picorv32/mem_la_wdata[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_442_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_443_1 {{port:picorv32/mem_la_wstrb[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_443_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_444_1 {{port:picorv32/mem_la_wstrb[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_444_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_445_1 {{port:picorv32/mem_la_wstrb[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_445_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_446_1 {{port:picorv32/mem_la_wstrb[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_446_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_447_1 port:picorv32/pcpi_valid
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_447_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_448_1 {{port:picorv32/pcpi_insn[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_448_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_449_1 {{port:picorv32/pcpi_insn[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_449_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_450_1 {{port:picorv32/pcpi_insn[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_450_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_451_1 {{port:picorv32/pcpi_insn[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_451_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_452_1 {{port:picorv32/pcpi_insn[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_452_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_453_1 {{port:picorv32/pcpi_insn[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_453_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_454_1 {{port:picorv32/pcpi_insn[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_454_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_455_1 {{port:picorv32/pcpi_insn[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_455_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_456_1 {{port:picorv32/pcpi_insn[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_456_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_457_1 {{port:picorv32/pcpi_insn[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_457_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_458_1 {{port:picorv32/pcpi_insn[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_458_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_459_1 {{port:picorv32/pcpi_insn[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_459_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_460_1 {{port:picorv32/pcpi_insn[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_460_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_461_1 {{port:picorv32/pcpi_insn[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_461_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_462_1 {{port:picorv32/pcpi_insn[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_462_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_463_1 {{port:picorv32/pcpi_insn[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_463_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_464_1 {{port:picorv32/pcpi_insn[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_464_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_465_1 {{port:picorv32/pcpi_insn[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_465_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_466_1 {{port:picorv32/pcpi_insn[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_466_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_467_1 {{port:picorv32/pcpi_insn[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_467_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_468_1 {{port:picorv32/pcpi_insn[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_468_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_469_1 {{port:picorv32/pcpi_insn[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_469_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_470_1 {{port:picorv32/pcpi_insn[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_470_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_471_1 {{port:picorv32/pcpi_insn[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_471_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_472_1 {{port:picorv32/pcpi_insn[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_472_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_473_1 {{port:picorv32/pcpi_insn[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_473_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_474_1 {{port:picorv32/pcpi_insn[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_474_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_475_1 {{port:picorv32/pcpi_insn[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_475_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_476_1 {{port:picorv32/pcpi_insn[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_476_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_477_1 {{port:picorv32/pcpi_insn[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_477_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_478_1 {{port:picorv32/pcpi_insn[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_478_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_479_1 {{port:picorv32/pcpi_insn[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_479_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_480_1 {{port:picorv32/pcpi_rs1[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_480_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_481_1 {{port:picorv32/pcpi_rs1[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_481_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_482_1 {{port:picorv32/pcpi_rs1[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_482_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_483_1 {{port:picorv32/pcpi_rs1[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_483_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_484_1 {{port:picorv32/pcpi_rs1[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_484_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_485_1 {{port:picorv32/pcpi_rs1[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_485_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_486_1 {{port:picorv32/pcpi_rs1[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_486_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_487_1 {{port:picorv32/pcpi_rs1[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_487_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_488_1 {{port:picorv32/pcpi_rs1[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_488_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_489_1 {{port:picorv32/pcpi_rs1[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_489_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_490_1 {{port:picorv32/pcpi_rs1[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_490_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_491_1 {{port:picorv32/pcpi_rs1[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_491_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_492_1 {{port:picorv32/pcpi_rs1[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_492_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_493_1 {{port:picorv32/pcpi_rs1[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_493_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_494_1 {{port:picorv32/pcpi_rs1[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_494_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_495_1 {{port:picorv32/pcpi_rs1[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_495_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_496_1 {{port:picorv32/pcpi_rs1[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_496_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_497_1 {{port:picorv32/pcpi_rs1[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_497_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_498_1 {{port:picorv32/pcpi_rs1[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_498_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_499_1 {{port:picorv32/pcpi_rs1[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_499_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_500_1 {{port:picorv32/pcpi_rs1[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_500_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_501_1 {{port:picorv32/pcpi_rs1[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_501_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_502_1 {{port:picorv32/pcpi_rs1[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_502_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_503_1 {{port:picorv32/pcpi_rs1[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_503_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_504_1 {{port:picorv32/pcpi_rs1[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_504_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_505_1 {{port:picorv32/pcpi_rs1[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_505_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_506_1 {{port:picorv32/pcpi_rs1[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_506_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_507_1 {{port:picorv32/pcpi_rs1[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_507_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_508_1 {{port:picorv32/pcpi_rs1[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_508_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_509_1 {{port:picorv32/pcpi_rs1[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_509_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_510_1 {{port:picorv32/pcpi_rs1[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_510_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_511_1 {{port:picorv32/pcpi_rs1[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_511_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_512_1 {{port:picorv32/pcpi_rs2[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_512_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_513_1 {{port:picorv32/pcpi_rs2[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_513_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_514_1 {{port:picorv32/pcpi_rs2[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_514_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_515_1 {{port:picorv32/pcpi_rs2[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_515_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_516_1 {{port:picorv32/pcpi_rs2[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_516_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_517_1 {{port:picorv32/pcpi_rs2[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_517_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_518_1 {{port:picorv32/pcpi_rs2[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_518_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_519_1 {{port:picorv32/pcpi_rs2[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_519_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_520_1 {{port:picorv32/pcpi_rs2[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_520_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_521_1 {{port:picorv32/pcpi_rs2[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_521_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_522_1 {{port:picorv32/pcpi_rs2[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_522_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_523_1 {{port:picorv32/pcpi_rs2[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_523_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_524_1 {{port:picorv32/pcpi_rs2[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_524_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_525_1 {{port:picorv32/pcpi_rs2[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_525_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_526_1 {{port:picorv32/pcpi_rs2[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_526_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_527_1 {{port:picorv32/pcpi_rs2[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_527_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_528_1 {{port:picorv32/pcpi_rs2[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_528_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_529_1 {{port:picorv32/pcpi_rs2[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_529_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_530_1 {{port:picorv32/pcpi_rs2[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_530_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_531_1 {{port:picorv32/pcpi_rs2[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_531_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_532_1 {{port:picorv32/pcpi_rs2[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_532_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_533_1 {{port:picorv32/pcpi_rs2[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_533_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_534_1 {{port:picorv32/pcpi_rs2[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_534_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_535_1 {{port:picorv32/pcpi_rs2[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_535_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_536_1 {{port:picorv32/pcpi_rs2[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_536_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_537_1 {{port:picorv32/pcpi_rs2[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_537_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_538_1 {{port:picorv32/pcpi_rs2[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_538_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_539_1 {{port:picorv32/pcpi_rs2[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_539_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_540_1 {{port:picorv32/pcpi_rs2[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_540_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_541_1 {{port:picorv32/pcpi_rs2[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_541_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_542_1 {{port:picorv32/pcpi_rs2[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_542_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_543_1 {{port:picorv32/pcpi_rs2[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_543_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_544_1 {{port:picorv32/eoi[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_544_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_545_1 {{port:picorv32/eoi[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_545_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_546_1 {{port:picorv32/eoi[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_546_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_547_1 {{port:picorv32/eoi[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_547_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_548_1 {{port:picorv32/eoi[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_548_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_549_1 {{port:picorv32/eoi[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_549_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_550_1 {{port:picorv32/eoi[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_550_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_551_1 {{port:picorv32/eoi[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_551_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_552_1 {{port:picorv32/eoi[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_552_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_553_1 {{port:picorv32/eoi[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_553_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_554_1 {{port:picorv32/eoi[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_554_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_555_1 {{port:picorv32/eoi[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_555_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_556_1 {{port:picorv32/eoi[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_556_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_557_1 {{port:picorv32/eoi[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_557_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_558_1 {{port:picorv32/eoi[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_558_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_559_1 {{port:picorv32/eoi[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_559_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_560_1 {{port:picorv32/eoi[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_560_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_561_1 {{port:picorv32/eoi[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_561_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_562_1 {{port:picorv32/eoi[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_562_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_563_1 {{port:picorv32/eoi[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_563_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_564_1 {{port:picorv32/eoi[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_564_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_565_1 {{port:picorv32/eoi[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_565_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_566_1 {{port:picorv32/eoi[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_566_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_567_1 {{port:picorv32/eoi[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_567_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_568_1 {{port:picorv32/eoi[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_568_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_569_1 {{port:picorv32/eoi[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_569_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_570_1 {{port:picorv32/eoi[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_570_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_571_1 {{port:picorv32/eoi[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_571_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_572_1 {{port:picorv32/eoi[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_572_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_573_1 {{port:picorv32/eoi[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_573_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_574_1 {{port:picorv32/eoi[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_574_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_575_1 {{port:picorv32/eoi[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_575_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_576_1 port:picorv32/trace_valid
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_576_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_577_1 {{port:picorv32/trace_data[35]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_577_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_578_1 {{port:picorv32/trace_data[34]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_578_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_579_1 {{port:picorv32/trace_data[33]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_579_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_580_1 {{port:picorv32/trace_data[32]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_580_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_581_1 {{port:picorv32/trace_data[31]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_581_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_582_1 {{port:picorv32/trace_data[30]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_582_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_583_1 {{port:picorv32/trace_data[29]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_583_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_584_1 {{port:picorv32/trace_data[28]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_584_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_585_1 {{port:picorv32/trace_data[27]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_585_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_586_1 {{port:picorv32/trace_data[26]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_586_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_587_1 {{port:picorv32/trace_data[25]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_587_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_588_1 {{port:picorv32/trace_data[24]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_588_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_589_1 {{port:picorv32/trace_data[23]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_589_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_590_1 {{port:picorv32/trace_data[22]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_590_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_591_1 {{port:picorv32/trace_data[21]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_591_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_592_1 {{port:picorv32/trace_data[20]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_592_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_593_1 {{port:picorv32/trace_data[19]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_593_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_594_1 {{port:picorv32/trace_data[18]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_594_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_595_1 {{port:picorv32/trace_data[17]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_595_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_596_1 {{port:picorv32/trace_data[16]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_596_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_597_1 {{port:picorv32/trace_data[15]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_597_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_598_1 {{port:picorv32/trace_data[14]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_598_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_599_1 {{port:picorv32/trace_data[13]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_599_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_600_1 {{port:picorv32/trace_data[12]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_600_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_601_1 {{port:picorv32/trace_data[11]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_601_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_602_1 {{port:picorv32/trace_data[10]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_602_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_603_1 {{port:picorv32/trace_data[9]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_603_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_604_1 {{port:picorv32/trace_data[8]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_604_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_605_1 {{port:picorv32/trace_data[7]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_605_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_606_1 {{port:picorv32/trace_data[6]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_606_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_607_1 {{port:picorv32/trace_data[5]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_607_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_608_1 {{port:picorv32/trace_data[4]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_608_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_609_1 {{port:picorv32/trace_data[3]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_609_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_610_1 {{port:picorv32/trace_data[2]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_610_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_611_1 {{port:picorv32/trace_data[1]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_611_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_612_1 {{port:picorv32/trace_data[0]}}
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_612_1 .clock_network_latency_included true
external_delay -accumulate -output {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_18_613_1 port:picorv32/scan_out
set_db -quiet external_delay:picorv32/constraints.sdc_line_18_613_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27 port:picorv32/resetn
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_613_1 port:picorv32/mem_ready
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_614_1 {{port:picorv32/mem_rdata[31]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_615_1 {{port:picorv32/mem_rdata[30]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_616_1 {{port:picorv32/mem_rdata[29]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_617_1 {{port:picorv32/mem_rdata[28]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_618_1 {{port:picorv32/mem_rdata[27]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_619_1 {{port:picorv32/mem_rdata[26]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_620_1 {{port:picorv32/mem_rdata[25]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_621_1 {{port:picorv32/mem_rdata[24]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_622_1 {{port:picorv32/mem_rdata[23]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_623_1 {{port:picorv32/mem_rdata[22]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_624_1 {{port:picorv32/mem_rdata[21]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_625_1 {{port:picorv32/mem_rdata[20]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_626_1 {{port:picorv32/mem_rdata[19]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_627_1 {{port:picorv32/mem_rdata[18]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_628_1 {{port:picorv32/mem_rdata[17]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_629_1 {{port:picorv32/mem_rdata[16]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_630_1 {{port:picorv32/mem_rdata[15]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_631_1 {{port:picorv32/mem_rdata[14]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_632_1 {{port:picorv32/mem_rdata[13]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_633_1 {{port:picorv32/mem_rdata[12]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_634_1 {{port:picorv32/mem_rdata[11]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_635_1 {{port:picorv32/mem_rdata[10]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_636_1 {{port:picorv32/mem_rdata[9]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_637_1 {{port:picorv32/mem_rdata[8]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_638_1 {{port:picorv32/mem_rdata[7]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_639_1 {{port:picorv32/mem_rdata[6]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_640_1 {{port:picorv32/mem_rdata[5]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_641_1 {{port:picorv32/mem_rdata[4]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_642_1 {{port:picorv32/mem_rdata[3]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_643_1 {{port:picorv32/mem_rdata[2]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_644_1 {{port:picorv32/mem_rdata[1]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_645_1 {{port:picorv32/mem_rdata[0]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_646_1 port:picorv32/pcpi_wr
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_647_1 {{port:picorv32/pcpi_rd[31]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_648_1 {{port:picorv32/pcpi_rd[30]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_649_1 {{port:picorv32/pcpi_rd[29]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_650_1 {{port:picorv32/pcpi_rd[28]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_651_1 {{port:picorv32/pcpi_rd[27]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_652_1 {{port:picorv32/pcpi_rd[26]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_653_1 {{port:picorv32/pcpi_rd[25]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_654_1 {{port:picorv32/pcpi_rd[24]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_655_1 {{port:picorv32/pcpi_rd[23]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_656_1 {{port:picorv32/pcpi_rd[22]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_657_1 {{port:picorv32/pcpi_rd[21]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_658_1 {{port:picorv32/pcpi_rd[20]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_659_1 {{port:picorv32/pcpi_rd[19]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_660_1 {{port:picorv32/pcpi_rd[18]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_661_1 {{port:picorv32/pcpi_rd[17]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_662_1 {{port:picorv32/pcpi_rd[16]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_663_1 {{port:picorv32/pcpi_rd[15]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_664_1 {{port:picorv32/pcpi_rd[14]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_665_1 {{port:picorv32/pcpi_rd[13]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_666_1 {{port:picorv32/pcpi_rd[12]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_667_1 {{port:picorv32/pcpi_rd[11]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_668_1 {{port:picorv32/pcpi_rd[10]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_669_1 {{port:picorv32/pcpi_rd[9]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_670_1 {{port:picorv32/pcpi_rd[8]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_671_1 {{port:picorv32/pcpi_rd[7]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_672_1 {{port:picorv32/pcpi_rd[6]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_673_1 {{port:picorv32/pcpi_rd[5]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_674_1 {{port:picorv32/pcpi_rd[4]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_675_1 {{port:picorv32/pcpi_rd[3]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_676_1 {{port:picorv32/pcpi_rd[2]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_677_1 {{port:picorv32/pcpi_rd[1]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_678_1 {{port:picorv32/pcpi_rd[0]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_679_1 port:picorv32/pcpi_wait
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_680_1 port:picorv32/pcpi_ready
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_681_1 {{port:picorv32/irq[31]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_682_1 {{port:picorv32/irq[30]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_683_1 {{port:picorv32/irq[29]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_684_1 {{port:picorv32/irq[28]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_685_1 {{port:picorv32/irq[27]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_686_1 {{port:picorv32/irq[26]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_687_1 {{port:picorv32/irq[25]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_688_1 {{port:picorv32/irq[24]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_689_1 {{port:picorv32/irq[23]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_690_1 {{port:picorv32/irq[22]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_691_1 {{port:picorv32/irq[21]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_692_1 {{port:picorv32/irq[20]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_693_1 {{port:picorv32/irq[19]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_694_1 {{port:picorv32/irq[18]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_695_1 {{port:picorv32/irq[17]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_696_1 {{port:picorv32/irq[16]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_697_1 {{port:picorv32/irq[15]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_698_1 {{port:picorv32/irq[14]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_699_1 {{port:picorv32/irq[13]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_700_1 {{port:picorv32/irq[12]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_701_1 {{port:picorv32/irq[11]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_702_1 {{port:picorv32/irq[10]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_703_1 {{port:picorv32/irq[9]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_704_1 {{port:picorv32/irq[8]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_705_1 {{port:picorv32/irq[7]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_706_1 {{port:picorv32/irq[6]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_707_1 {{port:picorv32/irq[5]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_708_1 {{port:picorv32/irq[4]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_709_1 {{port:picorv32/irq[3]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_710_1 {{port:picorv32/irq[2]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_711_1 {{port:picorv32/irq[1]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_712_1 {{port:picorv32/irq[0]}}
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_713_1 port:picorv32/se
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_714_1 port:picorv32/test_mode
external_delay -accumulate -input {no_value no_value 750.0 750.0} -clock clock:picorv32/clk -name constraints.sdc_line_27_715_1 port:picorv32/scan_in
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30 port:picorv32/resetn
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_715_1 port:picorv32/mem_ready
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_716_1 {{port:picorv32/mem_rdata[31]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_717_1 {{port:picorv32/mem_rdata[30]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_718_1 {{port:picorv32/mem_rdata[29]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_719_1 {{port:picorv32/mem_rdata[28]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_720_1 {{port:picorv32/mem_rdata[27]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_721_1 {{port:picorv32/mem_rdata[26]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_722_1 {{port:picorv32/mem_rdata[25]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_723_1 {{port:picorv32/mem_rdata[24]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_724_1 {{port:picorv32/mem_rdata[23]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_725_1 {{port:picorv32/mem_rdata[22]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_726_1 {{port:picorv32/mem_rdata[21]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_727_1 {{port:picorv32/mem_rdata[20]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_728_1 {{port:picorv32/mem_rdata[19]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_729_1 {{port:picorv32/mem_rdata[18]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_730_1 {{port:picorv32/mem_rdata[17]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_731_1 {{port:picorv32/mem_rdata[16]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_732_1 {{port:picorv32/mem_rdata[15]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_733_1 {{port:picorv32/mem_rdata[14]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_734_1 {{port:picorv32/mem_rdata[13]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_735_1 {{port:picorv32/mem_rdata[12]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_736_1 {{port:picorv32/mem_rdata[11]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_737_1 {{port:picorv32/mem_rdata[10]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_738_1 {{port:picorv32/mem_rdata[9]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_739_1 {{port:picorv32/mem_rdata[8]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_740_1 {{port:picorv32/mem_rdata[7]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_741_1 {{port:picorv32/mem_rdata[6]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_742_1 {{port:picorv32/mem_rdata[5]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_743_1 {{port:picorv32/mem_rdata[4]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_744_1 {{port:picorv32/mem_rdata[3]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_745_1 {{port:picorv32/mem_rdata[2]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_746_1 {{port:picorv32/mem_rdata[1]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_747_1 {{port:picorv32/mem_rdata[0]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_748_1 port:picorv32/pcpi_wr
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_749_1 {{port:picorv32/pcpi_rd[31]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_750_1 {{port:picorv32/pcpi_rd[30]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_751_1 {{port:picorv32/pcpi_rd[29]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_752_1 {{port:picorv32/pcpi_rd[28]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_753_1 {{port:picorv32/pcpi_rd[27]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_754_1 {{port:picorv32/pcpi_rd[26]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_755_1 {{port:picorv32/pcpi_rd[25]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_756_1 {{port:picorv32/pcpi_rd[24]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_757_1 {{port:picorv32/pcpi_rd[23]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_758_1 {{port:picorv32/pcpi_rd[22]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_759_1 {{port:picorv32/pcpi_rd[21]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_760_1 {{port:picorv32/pcpi_rd[20]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_761_1 {{port:picorv32/pcpi_rd[19]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_762_1 {{port:picorv32/pcpi_rd[18]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_763_1 {{port:picorv32/pcpi_rd[17]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_764_1 {{port:picorv32/pcpi_rd[16]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_765_1 {{port:picorv32/pcpi_rd[15]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_766_1 {{port:picorv32/pcpi_rd[14]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_767_1 {{port:picorv32/pcpi_rd[13]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_768_1 {{port:picorv32/pcpi_rd[12]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_769_1 {{port:picorv32/pcpi_rd[11]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_770_1 {{port:picorv32/pcpi_rd[10]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_771_1 {{port:picorv32/pcpi_rd[9]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_772_1 {{port:picorv32/pcpi_rd[8]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_773_1 {{port:picorv32/pcpi_rd[7]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_774_1 {{port:picorv32/pcpi_rd[6]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_775_1 {{port:picorv32/pcpi_rd[5]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_776_1 {{port:picorv32/pcpi_rd[4]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_777_1 {{port:picorv32/pcpi_rd[3]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_778_1 {{port:picorv32/pcpi_rd[2]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_779_1 {{port:picorv32/pcpi_rd[1]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_780_1 {{port:picorv32/pcpi_rd[0]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_781_1 port:picorv32/pcpi_wait
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_782_1 port:picorv32/pcpi_ready
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_783_1 {{port:picorv32/irq[31]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_784_1 {{port:picorv32/irq[30]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_785_1 {{port:picorv32/irq[29]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_786_1 {{port:picorv32/irq[28]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_787_1 {{port:picorv32/irq[27]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_788_1 {{port:picorv32/irq[26]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_789_1 {{port:picorv32/irq[25]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_790_1 {{port:picorv32/irq[24]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_791_1 {{port:picorv32/irq[23]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_792_1 {{port:picorv32/irq[22]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_793_1 {{port:picorv32/irq[21]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_794_1 {{port:picorv32/irq[20]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_795_1 {{port:picorv32/irq[19]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_796_1 {{port:picorv32/irq[18]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_797_1 {{port:picorv32/irq[17]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_798_1 {{port:picorv32/irq[16]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_799_1 {{port:picorv32/irq[15]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_800_1 {{port:picorv32/irq[14]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_801_1 {{port:picorv32/irq[13]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_802_1 {{port:picorv32/irq[12]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_803_1 {{port:picorv32/irq[11]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_804_1 {{port:picorv32/irq[10]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_805_1 {{port:picorv32/irq[9]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_806_1 {{port:picorv32/irq[8]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_807_1 {{port:picorv32/irq[7]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_808_1 {{port:picorv32/irq[6]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_809_1 {{port:picorv32/irq[5]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_810_1 {{port:picorv32/irq[4]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_811_1 {{port:picorv32/irq[3]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_812_1 {{port:picorv32/irq[2]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_813_1 {{port:picorv32/irq[1]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_814_1 {{port:picorv32/irq[0]}}
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_815_1 port:picorv32/se
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_816_1 port:picorv32/test_mode
external_delay -accumulate -input {250.0 250.0 no_value no_value} -clock clock:picorv32/clk -name constraints.sdc_line_30_817_1 port:picorv32/scan_in
path_group -paths [specify_paths -lenient -to clock:picorv32/clk]  -name clk -group cost_group:picorv32/clk -user_priority -1047552
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
define_test_clock -name scanclk -domain scanclk -function test_clock -period 20000.0 -divide_period 1 -rise 1 -divide_rise 2 -fall 9 -divide_fall 10 -controllable  port:picorv32/clk
set_db -quiet test_clock:picorv32/scanclk/scanclk .tree_name scanclk
set_db -quiet test_clock:picorv32/scanclk/scanclk .partition_info {}
define_test_signal -write_script_only -name se -active high   port:picorv32/se -function shift_enable  -index 0   -no_ideal  
set_db -quiet test_signal:picorv32/se .pmbist_use none
set_db -quiet test_signal:picorv32/se .default_shift_enable true
set_db -quiet test_signal:picorv32/se .lec_value auto
set_db -quiet test_signal:picorv32/se .other_functions {}
define_test_signal -write_script_only -name test_mode -active high   port:picorv32/test_mode -function test_mode  -index 0   -no_ideal -skip_has_fanout_check 
set_db -quiet test_signal:picorv32/test_mode .pmbist_use none
set_db -quiet test_signal:picorv32/test_mode .lec_value auto
set_db -quiet test_signal:picorv32/test_mode .other_functions {}
set_db -quiet test_clock:picorv32/scanclk/scanclk .atpg_use none
define_dft formal_verification_constraint -name wdl_cons_0 -pin port:picorv32/se    -revised low -tool_derived -redefine design:picorv32
define_dft formal_verification_constraint -name wdl_cons_1 -pin port:picorv32/test_mode    -revised low -tool_derived -redefine design:picorv32
define_scan_chain -name top_chain -shift_enable test_signal:picorv32/se   -sdi port:picorv32/scan_in -sdo port:picorv32/scan_out      -non_shared_out    -write_script_flow
define_scan_chain -name top_chain -sdi port:picorv32/scan_in  -sdo port:picorv32/scan_out  -analyze -non_shared_out      -write_script_flow
# END DFT SECTION
set_db -quiet design:picorv32 .dft_test_signals_snapshot {se test_mode }
set_db -quiet design:picorv32 .seq_reason_deleted_internal {{{genblk1.pcpi_mul/active_reg[3]} unloaded {genblk1.pcpi_mul/active[3]}} {genblk1.pcpi_mul/rs1_q unloaded genblk1.pcpi_mul/rs1_q} {genblk1.pcpi_mul/rs2_q unloaded genblk1.pcpi_mul/rs2_q} {genblk1.pcpi_mul/rd_q unloaded genblk1.pcpi_mul/rd_q} {genblk1.pcpi_mul/pcpi_insn_valid_q unloaded genblk1.pcpi_mul/pcpi_insn_valid_q} {next_insn_opcode unloaded next_insn_opcode} {dbg_insn_addr unloaded dbg_insn_addr} {q_ascii_instr unloaded q_ascii_instr} {q_insn_imm unloaded q_insn_imm} {q_insn_opcode unloaded q_insn_opcode} {q_insn_rs1 unloaded q_insn_rs1} {q_insn_rs2 unloaded q_insn_rs2} {q_insn_rd unloaded q_insn_rd} {dbg_next unloaded dbg_next} {dbg_valid_insn unloaded dbg_valid_insn} {cached_ascii_instr unloaded cached_ascii_instr} {cached_insn_imm unloaded cached_insn_imm} {cached_insn_opcode unloaded cached_insn_opcode} {cached_insn_rs1 unloaded cached_insn_rs1} {cached_insn_rs2 unloaded cached_insn_rs2} {cached_insn_rd unloaded cached_insn_rd} {irq_delay unloaded irq_delay} {irq_active unloaded irq_active} {irq_mask unloaded irq_mask} {irq_pending unloaded irq_pending} {timer unloaded timer} {decoder_trigger_q unloaded decoder_trigger_q} {decoder_pseudo_trigger_q unloaded decoder_pseudo_trigger_q} {dbg_rs1val unloaded dbg_rs1val} {dbg_rs2val unloaded dbg_rs2val} {dbg_rs1val_valid unloaded dbg_rs1val_valid} {dbg_rs2val_valid unloaded dbg_rs2val_valid} {latched_trace unloaded latched_trace} {alu_out_0_q unloaded alu_out_0_q} {alu_wait unloaded alu_wait} {alu_wait_2 unloaded alu_wait_2} {{genblk1.pcpi_mul/active_reg[2]} unloaded {genblk1.pcpi_mul/active[2]}} {{mem_addr_reg[0]} {{constant 0}} {mem_addr[0]}} {{mem_addr_reg[1]} {{constant 0}} {mem_addr[1]}} {instr_getq_reg {{constant 0}} instr_getq} {instr_setq_reg {{constant 0}} instr_setq} {instr_retirq_reg {{constant 0}} instr_retirq} {instr_maskirq_reg {{constant 0}} instr_maskirq} {instr_waitirq_reg {{constant 0}} instr_waitirq} {instr_timer_reg {{constant 0}} instr_timer} {{decoded_imm_j_reg[0]} {{constant 0}} {decoded_imm_j[0]}} {{eoi_reg[0]} {{constant 0}} {eoi[0]}} {{eoi_reg[1]} {{constant 0}} {eoi[1]}} {{eoi_reg[2]} {{constant 0}} {eoi[2]}} {{eoi_reg[3]} {{constant 0}} {eoi[3]}} {{eoi_reg[4]} {{constant 0}} {eoi[4]}} {{eoi_reg[5]} {{constant 0}} {eoi[5]}} {{eoi_reg[6]} {{constant 0}} {eoi[6]}} {{eoi_reg[7]} {{constant 0}} {eoi[7]}} {{eoi_reg[8]} {{constant 0}} {eoi[8]}} {{eoi_reg[9]} {{constant 0}} {eoi[9]}} {{eoi_reg[10]} {{constant 0}} {eoi[10]}} {{eoi_reg[11]} {{constant 0}} {eoi[11]}} {{eoi_reg[12]} {{constant 0}} {eoi[12]}} {{eoi_reg[13]} {{constant 0}} {eoi[13]}} {{eoi_reg[14]} {{constant 0}} {eoi[14]}} {{eoi_reg[15]} {{constant 0}} {eoi[15]}} {{eoi_reg[16]} {{constant 0}} {eoi[16]}} {{eoi_reg[17]} {{constant 0}} {eoi[17]}} {{eoi_reg[18]} {{constant 0}} {eoi[18]}} {{eoi_reg[19]} {{constant 0}} {eoi[19]}} {{eoi_reg[20]} {{constant 0}} {eoi[20]}} {{eoi_reg[21]} {{constant 0}} {eoi[21]}} {{eoi_reg[22]} {{constant 0}} {eoi[22]}} {{eoi_reg[23]} {{constant 0}} {eoi[23]}} {{eoi_reg[24]} {{constant 0}} {eoi[24]}} {{eoi_reg[25]} {{constant 0}} {eoi[25]}} {{eoi_reg[26]} {{constant 0}} {eoi[26]}} {{eoi_reg[27]} {{constant 0}} {eoi[27]}} {{eoi_reg[28]} {{constant 0}} {eoi[28]}} {{eoi_reg[29]} {{constant 0}} {eoi[29]}} {{eoi_reg[30]} {{constant 0}} {eoi[30]}} {{eoi_reg[31]} {{constant 0}} {eoi[31]}} {trace_valid_reg {{constant 0}} trace_valid} {{trace_data_reg[0]} {{constant 0}} {trace_data[0]}} {{trace_data_reg[1]} {{constant 0}} {trace_data[1]}} {{trace_data_reg[2]} {{constant 0}} {trace_data[2]}} {{trace_data_reg[3]} {{constant 0}} {trace_data[3]}} {{trace_data_reg[4]} {{constant 0}} {trace_data[4]}} {{trace_data_reg[5]} {{constant 0}} {trace_data[5]}} {{trace_data_reg[6]} {{constant 0}} {trace_data[6]}} {{trace_data_reg[7]} {{constant 0}} {trace_data[7]}} {{trace_data_reg[8]} {{constant 0}} {trace_data[8]}} {{trace_data_reg[9]} {{constant 0}} {trace_data[9]}} {{trace_data_reg[10]} {{constant 0}} {trace_data[10]}} {{trace_data_reg[11]} {{constant 0}} {trace_data[11]}} {{trace_data_reg[12]} {{constant 0}} {trace_data[12]}} {{trace_data_reg[13]} {{constant 0}} {trace_data[13]}} {{trace_data_reg[14]} {{constant 0}} {trace_data[14]}} {{trace_data_reg[15]} {{constant 0}} {trace_data[15]}} {{trace_data_reg[16]} {{constant 0}} {trace_data[16]}} {{trace_data_reg[17]} {{constant 0}} {trace_data[17]}} {{trace_data_reg[18]} {{constant 0}} {trace_data[18]}} {{trace_data_reg[19]} {{constant 0}} {trace_data[19]}} {{trace_data_reg[20]} {{constant 0}} {trace_data[20]}} {{trace_data_reg[21]} {{constant 0}} {trace_data[21]}} {{trace_data_reg[22]} {{constant 0}} {trace_data[22]}} {{trace_data_reg[23]} {{constant 0}} {trace_data[23]}} {{trace_data_reg[24]} {{constant 0}} {trace_data[24]}} {{trace_data_reg[25]} {{constant 0}} {trace_data[25]}} {{trace_data_reg[26]} {{constant 0}} {trace_data[26]}} {{trace_data_reg[27]} {{constant 0}} {trace_data[27]}} {{trace_data_reg[28]} {{constant 0}} {trace_data[28]}} {{trace_data_reg[29]} {{constant 0}} {trace_data[29]}} {{trace_data_reg[30]} {{constant 0}} {trace_data[30]}} {{trace_data_reg[31]} {{constant 0}} {trace_data[31]}} {{trace_data_reg[32]} {{constant 0}} {trace_data[32]}} {{trace_data_reg[33]} {{constant 0}} {trace_data[33]}} {{trace_data_reg[34]} {{constant 0}} {trace_data[34]}} {{trace_data_reg[35]} {{constant 0}} {trace_data[35]}} {{cpu_state_reg[4]} {{constant 0}} {cpu_state[4]}} {{irq_state_reg[0]} {{constant 0}} {irq_state[0]}} {{irq_state_reg[1]} {{constant 0}} {irq_state[1]}} {do_waitirq_reg {{constant 0}} do_waitirq} {genblk2.pcpi_div/pcpi_wr_reg {{merged with genblk2.pcpi_div/pcpi_ready_reg}} genblk2.pcpi_div/pcpi_wr genblk2.pcpi_div/pcpi_ready} {{cpuregs_reg[0][0]} {{constant 0}} {cpuregs[0][0]}} {{cpuregs_reg[0][1]} {{constant 0}} {cpuregs[0][1]}} {{cpuregs_reg[0][2]} {{constant 0}} {cpuregs[0][2]}} {{cpuregs_reg[0][3]} {{constant 0}} {cpuregs[0][3]}} {{cpuregs_reg[0][4]} {{constant 0}} {cpuregs[0][4]}} {{cpuregs_reg[0][5]} {{constant 0}} {cpuregs[0][5]}} {{cpuregs_reg[0][6]} {{constant 0}} {cpuregs[0][6]}} {{cpuregs_reg[0][7]} {{constant 0}} {cpuregs[0][7]}} {{cpuregs_reg[0][8]} {{constant 0}} {cpuregs[0][8]}} {{cpuregs_reg[0][9]} {{constant 0}} {cpuregs[0][9]}} {{cpuregs_reg[0][10]} {{constant 0}} {cpuregs[0][10]}} {{cpuregs_reg[0][11]} {{constant 0}} {cpuregs[0][11]}} {{cpuregs_reg[0][12]} {{constant 0}} {cpuregs[0][12]}} {{cpuregs_reg[0][13]} {{constant 0}} {cpuregs[0][13]}} {{cpuregs_reg[0][14]} {{constant 0}} {cpuregs[0][14]}} {{cpuregs_reg[0][15]} {{constant 0}} {cpuregs[0][15]}} {{cpuregs_reg[0][16]} {{constant 0}} {cpuregs[0][16]}} {{cpuregs_reg[0][17]} {{constant 0}} {cpuregs[0][17]}} {{cpuregs_reg[0][18]} {{constant 0}} {cpuregs[0][18]}} {{cpuregs_reg[0][19]} {{constant 0}} {cpuregs[0][19]}} {{cpuregs_reg[0][20]} {{constant 0}} {cpuregs[0][20]}} {{cpuregs_reg[0][21]} {{constant 0}} {cpuregs[0][21]}} {{cpuregs_reg[0][22]} {{constant 0}} {cpuregs[0][22]}} {{cpuregs_reg[0][23]} {{constant 0}} {cpuregs[0][23]}} {{cpuregs_reg[0][24]} {{constant 0}} {cpuregs[0][24]}} {{cpuregs_reg[0][25]} {{constant 0}} {cpuregs[0][25]}} {{cpuregs_reg[0][26]} {{constant 0}} {cpuregs[0][26]}} {{cpuregs_reg[0][27]} {{constant 0}} {cpuregs[0][27]}} {{cpuregs_reg[0][28]} {{constant 0}} {cpuregs[0][28]}} {{cpuregs_reg[0][29]} {{constant 0}} {cpuregs[0][29]}} {{cpuregs_reg[0][30]} {{constant 0}} {cpuregs[0][30]}} {{cpuregs_reg[0][31]} {{constant 0}} {cpuregs[0][31]}} {{reg_next_pc_reg[0]} {{constant 0}} {reg_next_pc[0]}} {{reg_pc_reg[0]} {{constant 0}} {reg_pc[0]}} {{decoded_imm_j_reg[21]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[21]} {decoded_imm_j[20]}} {{decoded_imm_j_reg[22]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[22]} {decoded_imm_j[20]}} {{decoded_imm_j_reg[23]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[23]} {decoded_imm_j[20]}} {{decoded_imm_j_reg[24]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[24]} {decoded_imm_j[20]}} {{decoded_imm_j_reg[25]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[25]} {decoded_imm_j[20]}} {{decoded_imm_j_reg[26]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[26]} {decoded_imm_j[20]}} {{decoded_imm_j_reg[27]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[27]} {decoded_imm_j[20]}} {{decoded_imm_j_reg[28]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[28]} {decoded_imm_j[20]}} {{decoded_imm_j_reg[29]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[29]} {decoded_imm_j[20]}} {{decoded_imm_j_reg[30]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[30]} {decoded_imm_j[20]}} {{decoded_imm_j_reg[31]} {{merged with decoded_imm_j_reg[20]}} {decoded_imm_j[31]} {decoded_imm_j[20]}}}
set_db -quiet design:picorv32 .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 73896} {cell_count 19150} {utilization  0.00} {runtime 83 1541 85 139} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 84377} {cell_count 26705} {utilization  0.00} {runtime 78 1653 103 278} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 84167} {cell_count 26624} {utilization  0.00} {runtime 45 1834 16 322} }{reify {wns -8258} {tns 874697} {vep 186} {area 40783} {cell_count 12670} {utilization  0.00} {runtime 91 1926 8 331} }{global_incr_map {wns -814} {tns 65341} {vep 149} {area 37611} {cell_count 12029} {utilization  0.00} {runtime 23 1949 11 343} }{incr_opt {wns 214748365} {tns 0} {vep 0} {area 37741} {cell_count 11599} {utilization  0.00} {runtime 46 2180 48 417} }}
set_db -quiet design:picorv32 .is_sop_cluster true
set_db -quiet design:picorv32 .dft_restore_chains_cmds {do_with_constant_dft_setup -design design:picorv32 {
define_scan_chain -name top_chain -sdi port:picorv32/scan_in  -sdo port:picorv32/scan_out  -analyze -non_shared_out      -write_script_flow
}
}
set_db -quiet design:picorv32 .seq_mbci_coverage 0.0
set_db -quiet design:picorv32 .hdl_user_name picorv32
set_db -quiet design:picorv32 .hdl_filelist {{default -v2001 {SYNTHESIS} {/home/a/atsarnad/picorv32.v} {/home/a/atsarnad/} {}}}
set_db -quiet design:picorv32 .seq_reason_deleted {{{genblk1.pcpi_mul/active_reg[3]} unloaded} {genblk1.pcpi_mul/rs1_q unloaded} {genblk1.pcpi_mul/rs2_q unloaded} {genblk1.pcpi_mul/rd_q unloaded} {genblk1.pcpi_mul/pcpi_insn_valid_q unloaded} {next_insn_opcode unloaded} {dbg_insn_addr unloaded} {q_ascii_instr unloaded} {q_insn_imm unloaded} {q_insn_opcode unloaded} {q_insn_rs1 unloaded} {q_insn_rs2 unloaded} {q_insn_rd unloaded} {dbg_next unloaded} {dbg_valid_insn unloaded} {cached_ascii_instr unloaded} {cached_insn_imm unloaded} {cached_insn_opcode unloaded} {cached_insn_rs1 unloaded} {cached_insn_rs2 unloaded} {cached_insn_rd unloaded} {irq_delay unloaded} {irq_active unloaded} {irq_mask unloaded} {irq_pending unloaded} {timer unloaded} {decoder_trigger_q unloaded} {decoder_pseudo_trigger_q unloaded} {dbg_rs1val unloaded} {dbg_rs2val unloaded} {dbg_rs1val_valid unloaded} {dbg_rs2val_valid unloaded} {latched_trace unloaded} {alu_out_0_q unloaded} {alu_wait unloaded} {alu_wait_2 unloaded} {{genblk1.pcpi_mul/active_reg[2]} unloaded} {{mem_addr_reg[0]} {{constant 0}}} {{mem_addr_reg[1]} {{constant 0}}} {instr_getq_reg {{constant 0}}} {instr_setq_reg {{constant 0}}} {instr_retirq_reg {{constant 0}}} {instr_maskirq_reg {{constant 0}}} {instr_waitirq_reg {{constant 0}}} {instr_timer_reg {{constant 0}}} {{decoded_imm_j_reg[0]} {{constant 0}}} {{eoi_reg[0]} {{constant 0}}} {{eoi_reg[1]} {{constant 0}}} {{eoi_reg[2]} {{constant 0}}} {{eoi_reg[3]} {{constant 0}}} {{eoi_reg[4]} {{constant 0}}} {{eoi_reg[5]} {{constant 0}}} {{eoi_reg[6]} {{constant 0}}} {{eoi_reg[7]} {{constant 0}}} {{eoi_reg[8]} {{constant 0}}} {{eoi_reg[9]} {{constant 0}}} {{eoi_reg[10]} {{constant 0}}} {{eoi_reg[11]} {{constant 0}}} {{eoi_reg[12]} {{constant 0}}} {{eoi_reg[13]} {{constant 0}}} {{eoi_reg[14]} {{constant 0}}} {{eoi_reg[15]} {{constant 0}}} {{eoi_reg[16]} {{constant 0}}} {{eoi_reg[17]} {{constant 0}}} {{eoi_reg[18]} {{constant 0}}} {{eoi_reg[19]} {{constant 0}}} {{eoi_reg[20]} {{constant 0}}} {{eoi_reg[21]} {{constant 0}}} {{eoi_reg[22]} {{constant 0}}} {{eoi_reg[23]} {{constant 0}}} {{eoi_reg[24]} {{constant 0}}} {{eoi_reg[25]} {{constant 0}}} {{eoi_reg[26]} {{constant 0}}} {{eoi_reg[27]} {{constant 0}}} {{eoi_reg[28]} {{constant 0}}} {{eoi_reg[29]} {{constant 0}}} {{eoi_reg[30]} {{constant 0}}} {{eoi_reg[31]} {{constant 0}}} {trace_valid_reg {{constant 0}}} {{trace_data_reg[0]} {{constant 0}}} {{trace_data_reg[1]} {{constant 0}}} {{trace_data_reg[2]} {{constant 0}}} {{trace_data_reg[3]} {{constant 0}}} {{trace_data_reg[4]} {{constant 0}}} {{trace_data_reg[5]} {{constant 0}}} {{trace_data_reg[6]} {{constant 0}}} {{trace_data_reg[7]} {{constant 0}}} {{trace_data_reg[8]} {{constant 0}}} {{trace_data_reg[9]} {{constant 0}}} {{trace_data_reg[10]} {{constant 0}}} {{trace_data_reg[11]} {{constant 0}}} {{trace_data_reg[12]} {{constant 0}}} {{trace_data_reg[13]} {{constant 0}}} {{trace_data_reg[14]} {{constant 0}}} {{trace_data_reg[15]} {{constant 0}}} {{trace_data_reg[16]} {{constant 0}}} {{trace_data_reg[17]} {{constant 0}}} {{trace_data_reg[18]} {{constant 0}}} {{trace_data_reg[19]} {{constant 0}}} {{trace_data_reg[20]} {{constant 0}}} {{trace_data_reg[21]} {{constant 0}}} {{trace_data_reg[22]} {{constant 0}}} {{trace_data_reg[23]} {{constant 0}}} {{trace_data_reg[24]} {{constant 0}}} {{trace_data_reg[25]} {{constant 0}}} {{trace_data_reg[26]} {{constant 0}}} {{trace_data_reg[27]} {{constant 0}}} {{trace_data_reg[28]} {{constant 0}}} {{trace_data_reg[29]} {{constant 0}}} {{trace_data_reg[30]} {{constant 0}}} {{trace_data_reg[31]} {{constant 0}}} {{trace_data_reg[32]} {{constant 0}}} {{trace_data_reg[33]} {{constant 0}}} {{trace_data_reg[34]} {{constant 0}}} {{trace_data_reg[35]} {{constant 0}}} {{cpu_state_reg[4]} {{constant 0}}} {{irq_state_reg[0]} {{constant 0}}} {{irq_state_reg[1]} {{constant 0}}} {do_waitirq_reg {{constant 0}}} {genblk2.pcpi_div/pcpi_wr_reg {{merged with genblk2.pcpi_div/pcpi_ready_reg}}} {{cpuregs_reg[0][0]} {{constant 0}}} {{cpuregs_reg[0][1]} {{constant 0}}} {{cpuregs_reg[0][2]} {{constant 0}}} {{cpuregs_reg[0][3]} {{constant 0}}} {{cpuregs_reg[0][4]} {{constant 0}}} {{cpuregs_reg[0][5]} {{constant 0}}} {{cpuregs_reg[0][6]} {{constant 0}}} {{cpuregs_reg[0][7]} {{constant 0}}} {{cpuregs_reg[0][8]} {{constant 0}}} {{cpuregs_reg[0][9]} {{constant 0}}} {{cpuregs_reg[0][10]} {{constant 0}}} {{cpuregs_reg[0][11]} {{constant 0}}} {{cpuregs_reg[0][12]} {{constant 0}}} {{cpuregs_reg[0][13]} {{constant 0}}} {{cpuregs_reg[0][14]} {{constant 0}}} {{cpuregs_reg[0][15]} {{constant 0}}} {{cpuregs_reg[0][16]} {{constant 0}}} {{cpuregs_reg[0][17]} {{constant 0}}} {{cpuregs_reg[0][18]} {{constant 0}}} {{cpuregs_reg[0][19]} {{constant 0}}} {{cpuregs_reg[0][20]} {{constant 0}}} {{cpuregs_reg[0][21]} {{constant 0}}} {{cpuregs_reg[0][22]} {{constant 0}}} {{cpuregs_reg[0][23]} {{constant 0}}} {{cpuregs_reg[0][24]} {{constant 0}}} {{cpuregs_reg[0][25]} {{constant 0}}} {{cpuregs_reg[0][26]} {{constant 0}}} {{cpuregs_reg[0][27]} {{constant 0}}} {{cpuregs_reg[0][28]} {{constant 0}}} {{cpuregs_reg[0][29]} {{constant 0}}} {{cpuregs_reg[0][30]} {{constant 0}}} {{cpuregs_reg[0][31]} {{constant 0}}} {{reg_next_pc_reg[0]} {{constant 0}}} {{reg_pc_reg[0]} {{constant 0}}} {{decoded_imm_j_reg[21]} {{merged with decoded_imm_j_reg[20]}}} {{decoded_imm_j_reg[22]} {{merged with decoded_imm_j_reg[20]}}} {{decoded_imm_j_reg[23]} {{merged with decoded_imm_j_reg[20]}}} {{decoded_imm_j_reg[24]} {{merged with decoded_imm_j_reg[20]}}} {{decoded_imm_j_reg[25]} {{merged with decoded_imm_j_reg[20]}}} {{decoded_imm_j_reg[26]} {{merged with decoded_imm_j_reg[20]}}} {{decoded_imm_j_reg[27]} {{merged with decoded_imm_j_reg[20]}}} {{decoded_imm_j_reg[28]} {{merged with decoded_imm_j_reg[20]}}} {{decoded_imm_j_reg[29]} {{merged with decoded_imm_j_reg[20]}}} {{decoded_imm_j_reg[30]} {{merged with decoded_imm_j_reg[20]}}} {{decoded_imm_j_reg[31]} {{merged with decoded_imm_j_reg[20]}}}}
set_db -quiet design:picorv32 .verification_directory fv/picorv32
set_db -quiet design:picorv32 .dft_mix_clock_edges_in_scan_chains true
set_db -quiet design:picorv32 .lp_clock_gating_max_flops inf
set_db -quiet port:picorv32/clk .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/clk .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/clk .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/clk .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/clk .original_name clk
set_db -quiet port:picorv32/resetn .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/resetn .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/resetn .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/resetn .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/resetn .original_name resetn
set_db -quiet port:picorv32/mem_ready .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/mem_ready .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/mem_ready .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/mem_ready .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/mem_ready .original_name mem_ready
set_db -quiet {port:picorv32/mem_rdata[31]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[31]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[31]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[31]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[31]} .original_name {mem_rdata[31]}
set_db -quiet {port:picorv32/mem_rdata[30]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[30]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[30]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[30]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[30]} .original_name {mem_rdata[30]}
set_db -quiet {port:picorv32/mem_rdata[29]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[29]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[29]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[29]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[29]} .original_name {mem_rdata[29]}
set_db -quiet {port:picorv32/mem_rdata[28]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[28]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[28]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[28]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[28]} .original_name {mem_rdata[28]}
set_db -quiet {port:picorv32/mem_rdata[27]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[27]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[27]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[27]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[27]} .original_name {mem_rdata[27]}
set_db -quiet {port:picorv32/mem_rdata[26]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[26]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[26]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[26]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[26]} .original_name {mem_rdata[26]}
set_db -quiet {port:picorv32/mem_rdata[25]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[25]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[25]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[25]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[25]} .original_name {mem_rdata[25]}
set_db -quiet {port:picorv32/mem_rdata[24]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[24]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[24]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[24]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[24]} .original_name {mem_rdata[24]}
set_db -quiet {port:picorv32/mem_rdata[23]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[23]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[23]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[23]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[23]} .original_name {mem_rdata[23]}
set_db -quiet {port:picorv32/mem_rdata[22]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[22]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[22]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[22]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[22]} .original_name {mem_rdata[22]}
set_db -quiet {port:picorv32/mem_rdata[21]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[21]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[21]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[21]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[21]} .original_name {mem_rdata[21]}
set_db -quiet {port:picorv32/mem_rdata[20]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[20]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[20]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[20]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[20]} .original_name {mem_rdata[20]}
set_db -quiet {port:picorv32/mem_rdata[19]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[19]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[19]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[19]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[19]} .original_name {mem_rdata[19]}
set_db -quiet {port:picorv32/mem_rdata[18]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[18]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[18]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[18]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[18]} .original_name {mem_rdata[18]}
set_db -quiet {port:picorv32/mem_rdata[17]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[17]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[17]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[17]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[17]} .original_name {mem_rdata[17]}
set_db -quiet {port:picorv32/mem_rdata[16]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[16]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[16]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[16]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[16]} .original_name {mem_rdata[16]}
set_db -quiet {port:picorv32/mem_rdata[15]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[15]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[15]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[15]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[15]} .original_name {mem_rdata[15]}
set_db -quiet {port:picorv32/mem_rdata[14]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[14]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[14]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[14]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[14]} .original_name {mem_rdata[14]}
set_db -quiet {port:picorv32/mem_rdata[13]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[13]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[13]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[13]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[13]} .original_name {mem_rdata[13]}
set_db -quiet {port:picorv32/mem_rdata[12]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[12]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[12]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[12]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[12]} .original_name {mem_rdata[12]}
set_db -quiet {port:picorv32/mem_rdata[11]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[11]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[11]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[11]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[11]} .original_name {mem_rdata[11]}
set_db -quiet {port:picorv32/mem_rdata[10]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[10]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[10]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[10]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[10]} .original_name {mem_rdata[10]}
set_db -quiet {port:picorv32/mem_rdata[9]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[9]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[9]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[9]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[9]} .original_name {mem_rdata[9]}
set_db -quiet {port:picorv32/mem_rdata[8]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[8]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[8]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[8]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[8]} .original_name {mem_rdata[8]}
set_db -quiet {port:picorv32/mem_rdata[7]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[7]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[7]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[7]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[7]} .original_name {mem_rdata[7]}
set_db -quiet {port:picorv32/mem_rdata[6]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[6]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[6]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[6]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[6]} .original_name {mem_rdata[6]}
set_db -quiet {port:picorv32/mem_rdata[5]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[5]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[5]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[5]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[5]} .original_name {mem_rdata[5]}
set_db -quiet {port:picorv32/mem_rdata[4]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[4]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[4]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[4]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[4]} .original_name {mem_rdata[4]}
set_db -quiet {port:picorv32/mem_rdata[3]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[3]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[3]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[3]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[3]} .original_name {mem_rdata[3]}
set_db -quiet {port:picorv32/mem_rdata[2]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[2]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[2]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[2]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[2]} .original_name {mem_rdata[2]}
set_db -quiet {port:picorv32/mem_rdata[1]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[1]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[1]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[1]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[1]} .original_name {mem_rdata[1]}
set_db -quiet {port:picorv32/mem_rdata[0]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[0]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/mem_rdata[0]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[0]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/mem_rdata[0]} .original_name {mem_rdata[0]}
set_db -quiet port:picorv32/pcpi_wr .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/pcpi_wr .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/pcpi_wr .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/pcpi_wr .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/pcpi_wr .original_name pcpi_wr
set_db -quiet {port:picorv32/pcpi_rd[31]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[31]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[31]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[31]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[31]} .original_name {pcpi_rd[31]}
set_db -quiet {port:picorv32/pcpi_rd[30]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[30]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[30]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[30]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[30]} .original_name {pcpi_rd[30]}
set_db -quiet {port:picorv32/pcpi_rd[29]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[29]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[29]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[29]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[29]} .original_name {pcpi_rd[29]}
set_db -quiet {port:picorv32/pcpi_rd[28]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[28]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[28]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[28]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[28]} .original_name {pcpi_rd[28]}
set_db -quiet {port:picorv32/pcpi_rd[27]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[27]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[27]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[27]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[27]} .original_name {pcpi_rd[27]}
set_db -quiet {port:picorv32/pcpi_rd[26]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[26]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[26]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[26]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[26]} .original_name {pcpi_rd[26]}
set_db -quiet {port:picorv32/pcpi_rd[25]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[25]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[25]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[25]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[25]} .original_name {pcpi_rd[25]}
set_db -quiet {port:picorv32/pcpi_rd[24]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[24]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[24]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[24]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[24]} .original_name {pcpi_rd[24]}
set_db -quiet {port:picorv32/pcpi_rd[23]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[23]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[23]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[23]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[23]} .original_name {pcpi_rd[23]}
set_db -quiet {port:picorv32/pcpi_rd[22]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[22]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[22]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[22]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[22]} .original_name {pcpi_rd[22]}
set_db -quiet {port:picorv32/pcpi_rd[21]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[21]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[21]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[21]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[21]} .original_name {pcpi_rd[21]}
set_db -quiet {port:picorv32/pcpi_rd[20]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[20]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[20]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[20]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[20]} .original_name {pcpi_rd[20]}
set_db -quiet {port:picorv32/pcpi_rd[19]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[19]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[19]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[19]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[19]} .original_name {pcpi_rd[19]}
set_db -quiet {port:picorv32/pcpi_rd[18]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[18]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[18]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[18]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[18]} .original_name {pcpi_rd[18]}
set_db -quiet {port:picorv32/pcpi_rd[17]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[17]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[17]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[17]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[17]} .original_name {pcpi_rd[17]}
set_db -quiet {port:picorv32/pcpi_rd[16]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[16]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[16]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[16]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[16]} .original_name {pcpi_rd[16]}
set_db -quiet {port:picorv32/pcpi_rd[15]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[15]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[15]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[15]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[15]} .original_name {pcpi_rd[15]}
set_db -quiet {port:picorv32/pcpi_rd[14]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[14]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[14]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[14]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[14]} .original_name {pcpi_rd[14]}
set_db -quiet {port:picorv32/pcpi_rd[13]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[13]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[13]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[13]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[13]} .original_name {pcpi_rd[13]}
set_db -quiet {port:picorv32/pcpi_rd[12]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[12]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[12]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[12]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[12]} .original_name {pcpi_rd[12]}
set_db -quiet {port:picorv32/pcpi_rd[11]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[11]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[11]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[11]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[11]} .original_name {pcpi_rd[11]}
set_db -quiet {port:picorv32/pcpi_rd[10]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[10]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[10]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[10]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[10]} .original_name {pcpi_rd[10]}
set_db -quiet {port:picorv32/pcpi_rd[9]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[9]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[9]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[9]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[9]} .original_name {pcpi_rd[9]}
set_db -quiet {port:picorv32/pcpi_rd[8]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[8]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[8]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[8]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[8]} .original_name {pcpi_rd[8]}
set_db -quiet {port:picorv32/pcpi_rd[7]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[7]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[7]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[7]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[7]} .original_name {pcpi_rd[7]}
set_db -quiet {port:picorv32/pcpi_rd[6]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[6]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[6]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[6]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[6]} .original_name {pcpi_rd[6]}
set_db -quiet {port:picorv32/pcpi_rd[5]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[5]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[5]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[5]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[5]} .original_name {pcpi_rd[5]}
set_db -quiet {port:picorv32/pcpi_rd[4]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[4]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[4]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[4]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[4]} .original_name {pcpi_rd[4]}
set_db -quiet {port:picorv32/pcpi_rd[3]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[3]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[3]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[3]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[3]} .original_name {pcpi_rd[3]}
set_db -quiet {port:picorv32/pcpi_rd[2]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[2]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[2]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[2]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[2]} .original_name {pcpi_rd[2]}
set_db -quiet {port:picorv32/pcpi_rd[1]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[1]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[1]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[1]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[1]} .original_name {pcpi_rd[1]}
set_db -quiet {port:picorv32/pcpi_rd[0]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[0]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/pcpi_rd[0]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[0]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/pcpi_rd[0]} .original_name {pcpi_rd[0]}
set_db -quiet port:picorv32/pcpi_wait .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/pcpi_wait .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/pcpi_wait .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/pcpi_wait .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/pcpi_wait .original_name pcpi_wait
set_db -quiet port:picorv32/pcpi_ready .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/pcpi_ready .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/pcpi_ready .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/pcpi_ready .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/pcpi_ready .original_name pcpi_ready
set_db -quiet {port:picorv32/irq[31]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[31]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[31]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[31]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[31]} .original_name {irq[31]}
set_db -quiet {port:picorv32/irq[30]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[30]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[30]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[30]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[30]} .original_name {irq[30]}
set_db -quiet {port:picorv32/irq[29]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[29]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[29]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[29]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[29]} .original_name {irq[29]}
set_db -quiet {port:picorv32/irq[28]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[28]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[28]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[28]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[28]} .original_name {irq[28]}
set_db -quiet {port:picorv32/irq[27]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[27]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[27]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[27]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[27]} .original_name {irq[27]}
set_db -quiet {port:picorv32/irq[26]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[26]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[26]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[26]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[26]} .original_name {irq[26]}
set_db -quiet {port:picorv32/irq[25]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[25]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[25]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[25]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[25]} .original_name {irq[25]}
set_db -quiet {port:picorv32/irq[24]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[24]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[24]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[24]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[24]} .original_name {irq[24]}
set_db -quiet {port:picorv32/irq[23]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[23]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[23]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[23]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[23]} .original_name {irq[23]}
set_db -quiet {port:picorv32/irq[22]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[22]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[22]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[22]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[22]} .original_name {irq[22]}
set_db -quiet {port:picorv32/irq[21]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[21]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[21]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[21]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[21]} .original_name {irq[21]}
set_db -quiet {port:picorv32/irq[20]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[20]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[20]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[20]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[20]} .original_name {irq[20]}
set_db -quiet {port:picorv32/irq[19]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[19]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[19]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[19]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[19]} .original_name {irq[19]}
set_db -quiet {port:picorv32/irq[18]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[18]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[18]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[18]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[18]} .original_name {irq[18]}
set_db -quiet {port:picorv32/irq[17]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[17]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[17]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[17]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[17]} .original_name {irq[17]}
set_db -quiet {port:picorv32/irq[16]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[16]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[16]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[16]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[16]} .original_name {irq[16]}
set_db -quiet {port:picorv32/irq[15]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[15]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[15]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[15]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[15]} .original_name {irq[15]}
set_db -quiet {port:picorv32/irq[14]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[14]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[14]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[14]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[14]} .original_name {irq[14]}
set_db -quiet {port:picorv32/irq[13]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[13]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[13]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[13]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[13]} .original_name {irq[13]}
set_db -quiet {port:picorv32/irq[12]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[12]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[12]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[12]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[12]} .original_name {irq[12]}
set_db -quiet {port:picorv32/irq[11]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[11]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[11]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[11]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[11]} .original_name {irq[11]}
set_db -quiet {port:picorv32/irq[10]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[10]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[10]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[10]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[10]} .original_name {irq[10]}
set_db -quiet {port:picorv32/irq[9]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[9]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[9]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[9]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[9]} .original_name {irq[9]}
set_db -quiet {port:picorv32/irq[8]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[8]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[8]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[8]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[8]} .original_name {irq[8]}
set_db -quiet {port:picorv32/irq[7]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[7]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[7]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[7]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[7]} .original_name {irq[7]}
set_db -quiet {port:picorv32/irq[6]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[6]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[6]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[6]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[6]} .original_name {irq[6]}
set_db -quiet {port:picorv32/irq[5]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[5]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[5]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[5]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[5]} .original_name {irq[5]}
set_db -quiet {port:picorv32/irq[4]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[4]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[4]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[4]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[4]} .original_name {irq[4]}
set_db -quiet {port:picorv32/irq[3]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[3]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[3]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[3]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[3]} .original_name {irq[3]}
set_db -quiet {port:picorv32/irq[2]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[2]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[2]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[2]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[2]} .original_name {irq[2]}
set_db -quiet {port:picorv32/irq[1]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[1]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[1]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[1]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[1]} .original_name {irq[1]}
set_db -quiet {port:picorv32/irq[0]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[0]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet {port:picorv32/irq[0]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[0]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet {port:picorv32/irq[0]} .original_name {irq[0]}
set_db -quiet port:picorv32/se .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/se .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/se .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/se .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/se .dft_auto_created 6
set_db -quiet port:picorv32/test_mode .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/test_mode .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/test_mode .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/test_mode .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/test_mode .dft_auto_created 7
set_db -quiet port:picorv32/scan_in .driver_pin_rise_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/scan_in .driver_pin_fall_min lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX8/Y
set_db -quiet port:picorv32/scan_in .driver_pin_rise_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/scan_in .driver_pin_fall_max lib_pin:default_emulate_libset_max/slow_vdd1v0/BUFX4/Y
set_db -quiet port:picorv32/scan_in .dft_auto_created 4
set_db -quiet port:picorv32/trap .external_pin_cap_min 50.0
set_db -quiet port:picorv32/trap .external_capacitance_max {400.0 400.0}
set_db -quiet port:picorv32/trap .external_capacitance_min 50.0
set_db -quiet port:picorv32/trap .original_name trap
set_db -quiet port:picorv32/trap .external_pin_cap {400.0 400.0}
set_db -quiet port:picorv32/mem_valid .external_pin_cap_min 50.0
set_db -quiet port:picorv32/mem_valid .external_capacitance_max {400.0 400.0}
set_db -quiet port:picorv32/mem_valid .external_capacitance_min 50.0
set_db -quiet port:picorv32/mem_valid .original_name mem_valid
set_db -quiet port:picorv32/mem_valid .external_pin_cap {400.0 400.0}
set_db -quiet port:picorv32/mem_instr .external_pin_cap_min 50.0
set_db -quiet port:picorv32/mem_instr .external_capacitance_max {400.0 400.0}
set_db -quiet port:picorv32/mem_instr .external_capacitance_min 50.0
set_db -quiet port:picorv32/mem_instr .original_name mem_instr
set_db -quiet port:picorv32/mem_instr .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[31]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[31]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[31]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[31]} .original_name {mem_addr[31]}
set_db -quiet {port:picorv32/mem_addr[31]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[30]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[30]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[30]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[30]} .original_name {mem_addr[30]}
set_db -quiet {port:picorv32/mem_addr[30]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[29]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[29]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[29]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[29]} .original_name {mem_addr[29]}
set_db -quiet {port:picorv32/mem_addr[29]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[28]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[28]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[28]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[28]} .original_name {mem_addr[28]}
set_db -quiet {port:picorv32/mem_addr[28]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[27]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[27]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[27]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[27]} .original_name {mem_addr[27]}
set_db -quiet {port:picorv32/mem_addr[27]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[26]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[26]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[26]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[26]} .original_name {mem_addr[26]}
set_db -quiet {port:picorv32/mem_addr[26]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[25]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[25]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[25]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[25]} .original_name {mem_addr[25]}
set_db -quiet {port:picorv32/mem_addr[25]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[24]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[24]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[24]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[24]} .original_name {mem_addr[24]}
set_db -quiet {port:picorv32/mem_addr[24]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[23]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[23]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[23]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[23]} .original_name {mem_addr[23]}
set_db -quiet {port:picorv32/mem_addr[23]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[22]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[22]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[22]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[22]} .original_name {mem_addr[22]}
set_db -quiet {port:picorv32/mem_addr[22]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[21]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[21]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[21]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[21]} .original_name {mem_addr[21]}
set_db -quiet {port:picorv32/mem_addr[21]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[20]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[20]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[20]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[20]} .original_name {mem_addr[20]}
set_db -quiet {port:picorv32/mem_addr[20]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[19]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[19]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[19]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[19]} .original_name {mem_addr[19]}
set_db -quiet {port:picorv32/mem_addr[19]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[18]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[18]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[18]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[18]} .original_name {mem_addr[18]}
set_db -quiet {port:picorv32/mem_addr[18]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[17]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[17]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[17]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[17]} .original_name {mem_addr[17]}
set_db -quiet {port:picorv32/mem_addr[17]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[16]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[16]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[16]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[16]} .original_name {mem_addr[16]}
set_db -quiet {port:picorv32/mem_addr[16]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[15]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[15]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[15]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[15]} .original_name {mem_addr[15]}
set_db -quiet {port:picorv32/mem_addr[15]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[14]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[14]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[14]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[14]} .original_name {mem_addr[14]}
set_db -quiet {port:picorv32/mem_addr[14]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[13]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[13]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[13]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[13]} .original_name {mem_addr[13]}
set_db -quiet {port:picorv32/mem_addr[13]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[12]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[12]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[12]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[12]} .original_name {mem_addr[12]}
set_db -quiet {port:picorv32/mem_addr[12]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[11]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[11]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[11]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[11]} .original_name {mem_addr[11]}
set_db -quiet {port:picorv32/mem_addr[11]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[10]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[10]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[10]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[10]} .original_name {mem_addr[10]}
set_db -quiet {port:picorv32/mem_addr[10]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[9]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[9]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[9]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[9]} .original_name {mem_addr[9]}
set_db -quiet {port:picorv32/mem_addr[9]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[8]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[8]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[8]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[8]} .original_name {mem_addr[8]}
set_db -quiet {port:picorv32/mem_addr[8]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[7]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[7]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[7]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[7]} .original_name {mem_addr[7]}
set_db -quiet {port:picorv32/mem_addr[7]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[6]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[6]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[6]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[6]} .original_name {mem_addr[6]}
set_db -quiet {port:picorv32/mem_addr[6]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[5]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[5]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[5]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[5]} .original_name {mem_addr[5]}
set_db -quiet {port:picorv32/mem_addr[5]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[4]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[4]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[4]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[4]} .original_name {mem_addr[4]}
set_db -quiet {port:picorv32/mem_addr[4]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[3]} .original_name {mem_addr[3]}
set_db -quiet {port:picorv32/mem_addr[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[2]} .original_name {mem_addr[2]}
set_db -quiet {port:picorv32/mem_addr[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[1]} .original_name {mem_addr[1]}
set_db -quiet {port:picorv32/mem_addr[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_addr[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_addr[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_addr[0]} .original_name {mem_addr[0]}
set_db -quiet {port:picorv32/mem_addr[0]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[31]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[31]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[31]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[31]} .original_name {mem_wdata[31]}
set_db -quiet {port:picorv32/mem_wdata[31]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[30]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[30]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[30]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[30]} .original_name {mem_wdata[30]}
set_db -quiet {port:picorv32/mem_wdata[30]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[29]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[29]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[29]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[29]} .original_name {mem_wdata[29]}
set_db -quiet {port:picorv32/mem_wdata[29]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[28]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[28]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[28]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[28]} .original_name {mem_wdata[28]}
set_db -quiet {port:picorv32/mem_wdata[28]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[27]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[27]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[27]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[27]} .original_name {mem_wdata[27]}
set_db -quiet {port:picorv32/mem_wdata[27]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[26]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[26]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[26]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[26]} .original_name {mem_wdata[26]}
set_db -quiet {port:picorv32/mem_wdata[26]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[25]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[25]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[25]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[25]} .original_name {mem_wdata[25]}
set_db -quiet {port:picorv32/mem_wdata[25]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[24]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[24]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[24]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[24]} .original_name {mem_wdata[24]}
set_db -quiet {port:picorv32/mem_wdata[24]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[23]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[23]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[23]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[23]} .original_name {mem_wdata[23]}
set_db -quiet {port:picorv32/mem_wdata[23]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[22]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[22]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[22]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[22]} .original_name {mem_wdata[22]}
set_db -quiet {port:picorv32/mem_wdata[22]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[21]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[21]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[21]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[21]} .original_name {mem_wdata[21]}
set_db -quiet {port:picorv32/mem_wdata[21]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[20]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[20]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[20]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[20]} .original_name {mem_wdata[20]}
set_db -quiet {port:picorv32/mem_wdata[20]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[19]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[19]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[19]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[19]} .original_name {mem_wdata[19]}
set_db -quiet {port:picorv32/mem_wdata[19]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[18]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[18]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[18]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[18]} .original_name {mem_wdata[18]}
set_db -quiet {port:picorv32/mem_wdata[18]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[17]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[17]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[17]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[17]} .original_name {mem_wdata[17]}
set_db -quiet {port:picorv32/mem_wdata[17]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[16]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[16]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[16]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[16]} .original_name {mem_wdata[16]}
set_db -quiet {port:picorv32/mem_wdata[16]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[15]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[15]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[15]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[15]} .original_name {mem_wdata[15]}
set_db -quiet {port:picorv32/mem_wdata[15]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[14]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[14]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[14]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[14]} .original_name {mem_wdata[14]}
set_db -quiet {port:picorv32/mem_wdata[14]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[13]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[13]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[13]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[13]} .original_name {mem_wdata[13]}
set_db -quiet {port:picorv32/mem_wdata[13]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[12]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[12]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[12]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[12]} .original_name {mem_wdata[12]}
set_db -quiet {port:picorv32/mem_wdata[12]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[11]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[11]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[11]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[11]} .original_name {mem_wdata[11]}
set_db -quiet {port:picorv32/mem_wdata[11]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[10]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[10]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[10]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[10]} .original_name {mem_wdata[10]}
set_db -quiet {port:picorv32/mem_wdata[10]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[9]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[9]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[9]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[9]} .original_name {mem_wdata[9]}
set_db -quiet {port:picorv32/mem_wdata[9]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[8]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[8]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[8]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[8]} .original_name {mem_wdata[8]}
set_db -quiet {port:picorv32/mem_wdata[8]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[7]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[7]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[7]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[7]} .original_name {mem_wdata[7]}
set_db -quiet {port:picorv32/mem_wdata[7]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[6]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[6]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[6]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[6]} .original_name {mem_wdata[6]}
set_db -quiet {port:picorv32/mem_wdata[6]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[5]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[5]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[5]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[5]} .original_name {mem_wdata[5]}
set_db -quiet {port:picorv32/mem_wdata[5]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[4]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[4]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[4]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[4]} .original_name {mem_wdata[4]}
set_db -quiet {port:picorv32/mem_wdata[4]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[3]} .original_name {mem_wdata[3]}
set_db -quiet {port:picorv32/mem_wdata[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[2]} .original_name {mem_wdata[2]}
set_db -quiet {port:picorv32/mem_wdata[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[1]} .original_name {mem_wdata[1]}
set_db -quiet {port:picorv32/mem_wdata[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wdata[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wdata[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wdata[0]} .original_name {mem_wdata[0]}
set_db -quiet {port:picorv32/mem_wdata[0]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wstrb[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wstrb[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wstrb[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wstrb[3]} .original_name {mem_wstrb[3]}
set_db -quiet {port:picorv32/mem_wstrb[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wstrb[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wstrb[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wstrb[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wstrb[2]} .original_name {mem_wstrb[2]}
set_db -quiet {port:picorv32/mem_wstrb[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wstrb[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wstrb[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wstrb[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wstrb[1]} .original_name {mem_wstrb[1]}
set_db -quiet {port:picorv32/mem_wstrb[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_wstrb[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_wstrb[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_wstrb[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_wstrb[0]} .original_name {mem_wstrb[0]}
set_db -quiet {port:picorv32/mem_wstrb[0]} .external_pin_cap {400.0 400.0}
set_db -quiet port:picorv32/mem_la_read .external_pin_cap_min 50.0
set_db -quiet port:picorv32/mem_la_read .external_capacitance_max {400.0 400.0}
set_db -quiet port:picorv32/mem_la_read .external_capacitance_min 50.0
set_db -quiet port:picorv32/mem_la_read .original_name mem_la_read
set_db -quiet port:picorv32/mem_la_read .external_pin_cap {400.0 400.0}
set_db -quiet port:picorv32/mem_la_write .external_pin_cap_min 50.0
set_db -quiet port:picorv32/mem_la_write .external_capacitance_max {400.0 400.0}
set_db -quiet port:picorv32/mem_la_write .external_capacitance_min 50.0
set_db -quiet port:picorv32/mem_la_write .original_name mem_la_write
set_db -quiet port:picorv32/mem_la_write .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[31]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[31]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[31]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[31]} .original_name {mem_la_addr[31]}
set_db -quiet {port:picorv32/mem_la_addr[31]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[30]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[30]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[30]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[30]} .original_name {mem_la_addr[30]}
set_db -quiet {port:picorv32/mem_la_addr[30]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[29]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[29]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[29]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[29]} .original_name {mem_la_addr[29]}
set_db -quiet {port:picorv32/mem_la_addr[29]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[28]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[28]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[28]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[28]} .original_name {mem_la_addr[28]}
set_db -quiet {port:picorv32/mem_la_addr[28]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[27]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[27]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[27]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[27]} .original_name {mem_la_addr[27]}
set_db -quiet {port:picorv32/mem_la_addr[27]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[26]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[26]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[26]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[26]} .original_name {mem_la_addr[26]}
set_db -quiet {port:picorv32/mem_la_addr[26]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[25]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[25]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[25]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[25]} .original_name {mem_la_addr[25]}
set_db -quiet {port:picorv32/mem_la_addr[25]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[24]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[24]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[24]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[24]} .original_name {mem_la_addr[24]}
set_db -quiet {port:picorv32/mem_la_addr[24]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[23]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[23]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[23]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[23]} .original_name {mem_la_addr[23]}
set_db -quiet {port:picorv32/mem_la_addr[23]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[22]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[22]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[22]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[22]} .original_name {mem_la_addr[22]}
set_db -quiet {port:picorv32/mem_la_addr[22]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[21]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[21]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[21]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[21]} .original_name {mem_la_addr[21]}
set_db -quiet {port:picorv32/mem_la_addr[21]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[20]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[20]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[20]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[20]} .original_name {mem_la_addr[20]}
set_db -quiet {port:picorv32/mem_la_addr[20]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[19]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[19]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[19]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[19]} .original_name {mem_la_addr[19]}
set_db -quiet {port:picorv32/mem_la_addr[19]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[18]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[18]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[18]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[18]} .original_name {mem_la_addr[18]}
set_db -quiet {port:picorv32/mem_la_addr[18]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[17]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[17]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[17]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[17]} .original_name {mem_la_addr[17]}
set_db -quiet {port:picorv32/mem_la_addr[17]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[16]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[16]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[16]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[16]} .original_name {mem_la_addr[16]}
set_db -quiet {port:picorv32/mem_la_addr[16]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[15]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[15]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[15]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[15]} .original_name {mem_la_addr[15]}
set_db -quiet {port:picorv32/mem_la_addr[15]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[14]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[14]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[14]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[14]} .original_name {mem_la_addr[14]}
set_db -quiet {port:picorv32/mem_la_addr[14]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[13]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[13]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[13]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[13]} .original_name {mem_la_addr[13]}
set_db -quiet {port:picorv32/mem_la_addr[13]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[12]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[12]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[12]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[12]} .original_name {mem_la_addr[12]}
set_db -quiet {port:picorv32/mem_la_addr[12]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[11]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[11]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[11]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[11]} .original_name {mem_la_addr[11]}
set_db -quiet {port:picorv32/mem_la_addr[11]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[10]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[10]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[10]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[10]} .original_name {mem_la_addr[10]}
set_db -quiet {port:picorv32/mem_la_addr[10]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[9]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[9]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[9]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[9]} .original_name {mem_la_addr[9]}
set_db -quiet {port:picorv32/mem_la_addr[9]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[8]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[8]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[8]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[8]} .original_name {mem_la_addr[8]}
set_db -quiet {port:picorv32/mem_la_addr[8]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[7]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[7]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[7]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[7]} .original_name {mem_la_addr[7]}
set_db -quiet {port:picorv32/mem_la_addr[7]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[6]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[6]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[6]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[6]} .original_name {mem_la_addr[6]}
set_db -quiet {port:picorv32/mem_la_addr[6]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[5]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[5]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[5]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[5]} .original_name {mem_la_addr[5]}
set_db -quiet {port:picorv32/mem_la_addr[5]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[4]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[4]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[4]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[4]} .original_name {mem_la_addr[4]}
set_db -quiet {port:picorv32/mem_la_addr[4]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[3]} .original_name {mem_la_addr[3]}
set_db -quiet {port:picorv32/mem_la_addr[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[2]} .original_name {mem_la_addr[2]}
set_db -quiet {port:picorv32/mem_la_addr[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[1]} .original_name {mem_la_addr[1]}
set_db -quiet {port:picorv32/mem_la_addr[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_addr[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_addr[0]} .original_name {mem_la_addr[0]}
set_db -quiet {port:picorv32/mem_la_addr[0]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[31]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[31]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[31]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[31]} .original_name {mem_la_wdata[31]}
set_db -quiet {port:picorv32/mem_la_wdata[31]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[30]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[30]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[30]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[30]} .original_name {mem_la_wdata[30]}
set_db -quiet {port:picorv32/mem_la_wdata[30]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[29]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[29]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[29]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[29]} .original_name {mem_la_wdata[29]}
set_db -quiet {port:picorv32/mem_la_wdata[29]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[28]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[28]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[28]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[28]} .original_name {mem_la_wdata[28]}
set_db -quiet {port:picorv32/mem_la_wdata[28]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[27]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[27]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[27]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[27]} .original_name {mem_la_wdata[27]}
set_db -quiet {port:picorv32/mem_la_wdata[27]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[26]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[26]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[26]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[26]} .original_name {mem_la_wdata[26]}
set_db -quiet {port:picorv32/mem_la_wdata[26]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[25]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[25]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[25]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[25]} .original_name {mem_la_wdata[25]}
set_db -quiet {port:picorv32/mem_la_wdata[25]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[24]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[24]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[24]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[24]} .original_name {mem_la_wdata[24]}
set_db -quiet {port:picorv32/mem_la_wdata[24]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[23]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[23]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[23]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[23]} .original_name {mem_la_wdata[23]}
set_db -quiet {port:picorv32/mem_la_wdata[23]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[22]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[22]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[22]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[22]} .original_name {mem_la_wdata[22]}
set_db -quiet {port:picorv32/mem_la_wdata[22]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[21]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[21]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[21]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[21]} .original_name {mem_la_wdata[21]}
set_db -quiet {port:picorv32/mem_la_wdata[21]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[20]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[20]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[20]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[20]} .original_name {mem_la_wdata[20]}
set_db -quiet {port:picorv32/mem_la_wdata[20]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[19]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[19]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[19]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[19]} .original_name {mem_la_wdata[19]}
set_db -quiet {port:picorv32/mem_la_wdata[19]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[18]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[18]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[18]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[18]} .original_name {mem_la_wdata[18]}
set_db -quiet {port:picorv32/mem_la_wdata[18]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[17]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[17]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[17]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[17]} .original_name {mem_la_wdata[17]}
set_db -quiet {port:picorv32/mem_la_wdata[17]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[16]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[16]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[16]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[16]} .original_name {mem_la_wdata[16]}
set_db -quiet {port:picorv32/mem_la_wdata[16]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[15]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[15]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[15]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[15]} .original_name {mem_la_wdata[15]}
set_db -quiet {port:picorv32/mem_la_wdata[15]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[14]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[14]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[14]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[14]} .original_name {mem_la_wdata[14]}
set_db -quiet {port:picorv32/mem_la_wdata[14]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[13]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[13]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[13]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[13]} .original_name {mem_la_wdata[13]}
set_db -quiet {port:picorv32/mem_la_wdata[13]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[12]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[12]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[12]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[12]} .original_name {mem_la_wdata[12]}
set_db -quiet {port:picorv32/mem_la_wdata[12]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[11]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[11]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[11]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[11]} .original_name {mem_la_wdata[11]}
set_db -quiet {port:picorv32/mem_la_wdata[11]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[10]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[10]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[10]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[10]} .original_name {mem_la_wdata[10]}
set_db -quiet {port:picorv32/mem_la_wdata[10]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[9]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[9]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[9]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[9]} .original_name {mem_la_wdata[9]}
set_db -quiet {port:picorv32/mem_la_wdata[9]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[8]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[8]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[8]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[8]} .original_name {mem_la_wdata[8]}
set_db -quiet {port:picorv32/mem_la_wdata[8]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[7]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[7]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[7]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[7]} .original_name {mem_la_wdata[7]}
set_db -quiet {port:picorv32/mem_la_wdata[7]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[6]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[6]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[6]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[6]} .original_name {mem_la_wdata[6]}
set_db -quiet {port:picorv32/mem_la_wdata[6]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[5]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[5]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[5]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[5]} .original_name {mem_la_wdata[5]}
set_db -quiet {port:picorv32/mem_la_wdata[5]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[4]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[4]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[4]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[4]} .original_name {mem_la_wdata[4]}
set_db -quiet {port:picorv32/mem_la_wdata[4]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[3]} .original_name {mem_la_wdata[3]}
set_db -quiet {port:picorv32/mem_la_wdata[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[2]} .original_name {mem_la_wdata[2]}
set_db -quiet {port:picorv32/mem_la_wdata[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[1]} .original_name {mem_la_wdata[1]}
set_db -quiet {port:picorv32/mem_la_wdata[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wdata[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wdata[0]} .original_name {mem_la_wdata[0]}
set_db -quiet {port:picorv32/mem_la_wdata[0]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wstrb[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wstrb[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wstrb[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wstrb[3]} .original_name {mem_la_wstrb[3]}
set_db -quiet {port:picorv32/mem_la_wstrb[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wstrb[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wstrb[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wstrb[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wstrb[2]} .original_name {mem_la_wstrb[2]}
set_db -quiet {port:picorv32/mem_la_wstrb[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wstrb[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wstrb[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wstrb[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wstrb[1]} .original_name {mem_la_wstrb[1]}
set_db -quiet {port:picorv32/mem_la_wstrb[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wstrb[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/mem_la_wstrb[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/mem_la_wstrb[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/mem_la_wstrb[0]} .original_name {mem_la_wstrb[0]}
set_db -quiet {port:picorv32/mem_la_wstrb[0]} .external_pin_cap {400.0 400.0}
set_db -quiet port:picorv32/pcpi_valid .external_pin_cap_min 50.0
set_db -quiet port:picorv32/pcpi_valid .external_capacitance_max {400.0 400.0}
set_db -quiet port:picorv32/pcpi_valid .external_capacitance_min 50.0
set_db -quiet port:picorv32/pcpi_valid .original_name pcpi_valid
set_db -quiet port:picorv32/pcpi_valid .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[31]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[31]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[31]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[31]} .original_name {pcpi_insn[31]}
set_db -quiet {port:picorv32/pcpi_insn[31]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[30]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[30]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[30]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[30]} .original_name {pcpi_insn[30]}
set_db -quiet {port:picorv32/pcpi_insn[30]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[29]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[29]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[29]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[29]} .original_name {pcpi_insn[29]}
set_db -quiet {port:picorv32/pcpi_insn[29]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[28]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[28]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[28]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[28]} .original_name {pcpi_insn[28]}
set_db -quiet {port:picorv32/pcpi_insn[28]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[27]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[27]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[27]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[27]} .original_name {pcpi_insn[27]}
set_db -quiet {port:picorv32/pcpi_insn[27]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[26]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[26]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[26]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[26]} .original_name {pcpi_insn[26]}
set_db -quiet {port:picorv32/pcpi_insn[26]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[25]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[25]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[25]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[25]} .original_name {pcpi_insn[25]}
set_db -quiet {port:picorv32/pcpi_insn[25]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[24]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[24]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[24]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[24]} .original_name {pcpi_insn[24]}
set_db -quiet {port:picorv32/pcpi_insn[24]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[23]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[23]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[23]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[23]} .original_name {pcpi_insn[23]}
set_db -quiet {port:picorv32/pcpi_insn[23]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[22]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[22]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[22]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[22]} .original_name {pcpi_insn[22]}
set_db -quiet {port:picorv32/pcpi_insn[22]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[21]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[21]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[21]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[21]} .original_name {pcpi_insn[21]}
set_db -quiet {port:picorv32/pcpi_insn[21]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[20]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[20]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[20]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[20]} .original_name {pcpi_insn[20]}
set_db -quiet {port:picorv32/pcpi_insn[20]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[19]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[19]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[19]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[19]} .original_name {pcpi_insn[19]}
set_db -quiet {port:picorv32/pcpi_insn[19]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[18]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[18]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[18]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[18]} .original_name {pcpi_insn[18]}
set_db -quiet {port:picorv32/pcpi_insn[18]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[17]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[17]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[17]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[17]} .original_name {pcpi_insn[17]}
set_db -quiet {port:picorv32/pcpi_insn[17]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[16]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[16]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[16]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[16]} .original_name {pcpi_insn[16]}
set_db -quiet {port:picorv32/pcpi_insn[16]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[15]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[15]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[15]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[15]} .original_name {pcpi_insn[15]}
set_db -quiet {port:picorv32/pcpi_insn[15]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[14]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[14]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[14]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[14]} .original_name {pcpi_insn[14]}
set_db -quiet {port:picorv32/pcpi_insn[14]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[13]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[13]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[13]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[13]} .original_name {pcpi_insn[13]}
set_db -quiet {port:picorv32/pcpi_insn[13]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[12]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[12]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[12]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[12]} .original_name {pcpi_insn[12]}
set_db -quiet {port:picorv32/pcpi_insn[12]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[11]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[11]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[11]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[11]} .original_name {pcpi_insn[11]}
set_db -quiet {port:picorv32/pcpi_insn[11]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[10]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[10]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[10]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[10]} .original_name {pcpi_insn[10]}
set_db -quiet {port:picorv32/pcpi_insn[10]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[9]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[9]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[9]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[9]} .original_name {pcpi_insn[9]}
set_db -quiet {port:picorv32/pcpi_insn[9]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[8]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[8]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[8]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[8]} .original_name {pcpi_insn[8]}
set_db -quiet {port:picorv32/pcpi_insn[8]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[7]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[7]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[7]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[7]} .original_name {pcpi_insn[7]}
set_db -quiet {port:picorv32/pcpi_insn[7]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[6]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[6]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[6]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[6]} .original_name {pcpi_insn[6]}
set_db -quiet {port:picorv32/pcpi_insn[6]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[5]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[5]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[5]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[5]} .original_name {pcpi_insn[5]}
set_db -quiet {port:picorv32/pcpi_insn[5]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[4]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[4]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[4]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[4]} .original_name {pcpi_insn[4]}
set_db -quiet {port:picorv32/pcpi_insn[4]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[3]} .original_name {pcpi_insn[3]}
set_db -quiet {port:picorv32/pcpi_insn[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[2]} .original_name {pcpi_insn[2]}
set_db -quiet {port:picorv32/pcpi_insn[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[1]} .original_name {pcpi_insn[1]}
set_db -quiet {port:picorv32/pcpi_insn[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_insn[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_insn[0]} .original_name {pcpi_insn[0]}
set_db -quiet {port:picorv32/pcpi_insn[0]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[31]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[31]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[31]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[31]} .original_name {pcpi_rs1[31]}
set_db -quiet {port:picorv32/pcpi_rs1[31]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[30]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[30]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[30]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[30]} .original_name {pcpi_rs1[30]}
set_db -quiet {port:picorv32/pcpi_rs1[30]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[29]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[29]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[29]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[29]} .original_name {pcpi_rs1[29]}
set_db -quiet {port:picorv32/pcpi_rs1[29]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[28]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[28]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[28]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[28]} .original_name {pcpi_rs1[28]}
set_db -quiet {port:picorv32/pcpi_rs1[28]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[27]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[27]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[27]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[27]} .original_name {pcpi_rs1[27]}
set_db -quiet {port:picorv32/pcpi_rs1[27]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[26]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[26]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[26]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[26]} .original_name {pcpi_rs1[26]}
set_db -quiet {port:picorv32/pcpi_rs1[26]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[25]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[25]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[25]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[25]} .original_name {pcpi_rs1[25]}
set_db -quiet {port:picorv32/pcpi_rs1[25]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[24]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[24]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[24]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[24]} .original_name {pcpi_rs1[24]}
set_db -quiet {port:picorv32/pcpi_rs1[24]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[23]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[23]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[23]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[23]} .original_name {pcpi_rs1[23]}
set_db -quiet {port:picorv32/pcpi_rs1[23]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[22]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[22]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[22]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[22]} .original_name {pcpi_rs1[22]}
set_db -quiet {port:picorv32/pcpi_rs1[22]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[21]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[21]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[21]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[21]} .original_name {pcpi_rs1[21]}
set_db -quiet {port:picorv32/pcpi_rs1[21]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[20]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[20]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[20]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[20]} .original_name {pcpi_rs1[20]}
set_db -quiet {port:picorv32/pcpi_rs1[20]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[19]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[19]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[19]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[19]} .original_name {pcpi_rs1[19]}
set_db -quiet {port:picorv32/pcpi_rs1[19]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[18]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[18]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[18]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[18]} .original_name {pcpi_rs1[18]}
set_db -quiet {port:picorv32/pcpi_rs1[18]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[17]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[17]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[17]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[17]} .original_name {pcpi_rs1[17]}
set_db -quiet {port:picorv32/pcpi_rs1[17]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[16]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[16]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[16]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[16]} .original_name {pcpi_rs1[16]}
set_db -quiet {port:picorv32/pcpi_rs1[16]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[15]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[15]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[15]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[15]} .original_name {pcpi_rs1[15]}
set_db -quiet {port:picorv32/pcpi_rs1[15]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[14]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[14]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[14]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[14]} .original_name {pcpi_rs1[14]}
set_db -quiet {port:picorv32/pcpi_rs1[14]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[13]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[13]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[13]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[13]} .original_name {pcpi_rs1[13]}
set_db -quiet {port:picorv32/pcpi_rs1[13]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[12]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[12]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[12]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[12]} .original_name {pcpi_rs1[12]}
set_db -quiet {port:picorv32/pcpi_rs1[12]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[11]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[11]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[11]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[11]} .original_name {pcpi_rs1[11]}
set_db -quiet {port:picorv32/pcpi_rs1[11]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[10]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[10]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[10]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[10]} .original_name {pcpi_rs1[10]}
set_db -quiet {port:picorv32/pcpi_rs1[10]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[9]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[9]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[9]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[9]} .original_name {pcpi_rs1[9]}
set_db -quiet {port:picorv32/pcpi_rs1[9]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[8]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[8]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[8]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[8]} .original_name {pcpi_rs1[8]}
set_db -quiet {port:picorv32/pcpi_rs1[8]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[7]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[7]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[7]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[7]} .original_name {pcpi_rs1[7]}
set_db -quiet {port:picorv32/pcpi_rs1[7]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[6]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[6]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[6]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[6]} .original_name {pcpi_rs1[6]}
set_db -quiet {port:picorv32/pcpi_rs1[6]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[5]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[5]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[5]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[5]} .original_name {pcpi_rs1[5]}
set_db -quiet {port:picorv32/pcpi_rs1[5]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[4]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[4]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[4]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[4]} .original_name {pcpi_rs1[4]}
set_db -quiet {port:picorv32/pcpi_rs1[4]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[3]} .original_name {pcpi_rs1[3]}
set_db -quiet {port:picorv32/pcpi_rs1[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[2]} .original_name {pcpi_rs1[2]}
set_db -quiet {port:picorv32/pcpi_rs1[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[1]} .original_name {pcpi_rs1[1]}
set_db -quiet {port:picorv32/pcpi_rs1[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs1[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs1[0]} .original_name {pcpi_rs1[0]}
set_db -quiet {port:picorv32/pcpi_rs1[0]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[31]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[31]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[31]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[31]} .original_name {pcpi_rs2[31]}
set_db -quiet {port:picorv32/pcpi_rs2[31]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[30]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[30]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[30]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[30]} .original_name {pcpi_rs2[30]}
set_db -quiet {port:picorv32/pcpi_rs2[30]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[29]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[29]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[29]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[29]} .original_name {pcpi_rs2[29]}
set_db -quiet {port:picorv32/pcpi_rs2[29]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[28]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[28]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[28]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[28]} .original_name {pcpi_rs2[28]}
set_db -quiet {port:picorv32/pcpi_rs2[28]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[27]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[27]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[27]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[27]} .original_name {pcpi_rs2[27]}
set_db -quiet {port:picorv32/pcpi_rs2[27]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[26]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[26]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[26]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[26]} .original_name {pcpi_rs2[26]}
set_db -quiet {port:picorv32/pcpi_rs2[26]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[25]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[25]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[25]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[25]} .original_name {pcpi_rs2[25]}
set_db -quiet {port:picorv32/pcpi_rs2[25]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[24]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[24]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[24]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[24]} .original_name {pcpi_rs2[24]}
set_db -quiet {port:picorv32/pcpi_rs2[24]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[23]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[23]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[23]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[23]} .original_name {pcpi_rs2[23]}
set_db -quiet {port:picorv32/pcpi_rs2[23]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[22]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[22]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[22]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[22]} .original_name {pcpi_rs2[22]}
set_db -quiet {port:picorv32/pcpi_rs2[22]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[21]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[21]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[21]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[21]} .original_name {pcpi_rs2[21]}
set_db -quiet {port:picorv32/pcpi_rs2[21]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[20]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[20]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[20]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[20]} .original_name {pcpi_rs2[20]}
set_db -quiet {port:picorv32/pcpi_rs2[20]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[19]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[19]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[19]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[19]} .original_name {pcpi_rs2[19]}
set_db -quiet {port:picorv32/pcpi_rs2[19]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[18]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[18]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[18]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[18]} .original_name {pcpi_rs2[18]}
set_db -quiet {port:picorv32/pcpi_rs2[18]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[17]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[17]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[17]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[17]} .original_name {pcpi_rs2[17]}
set_db -quiet {port:picorv32/pcpi_rs2[17]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[16]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[16]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[16]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[16]} .original_name {pcpi_rs2[16]}
set_db -quiet {port:picorv32/pcpi_rs2[16]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[15]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[15]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[15]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[15]} .original_name {pcpi_rs2[15]}
set_db -quiet {port:picorv32/pcpi_rs2[15]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[14]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[14]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[14]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[14]} .original_name {pcpi_rs2[14]}
set_db -quiet {port:picorv32/pcpi_rs2[14]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[13]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[13]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[13]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[13]} .original_name {pcpi_rs2[13]}
set_db -quiet {port:picorv32/pcpi_rs2[13]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[12]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[12]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[12]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[12]} .original_name {pcpi_rs2[12]}
set_db -quiet {port:picorv32/pcpi_rs2[12]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[11]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[11]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[11]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[11]} .original_name {pcpi_rs2[11]}
set_db -quiet {port:picorv32/pcpi_rs2[11]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[10]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[10]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[10]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[10]} .original_name {pcpi_rs2[10]}
set_db -quiet {port:picorv32/pcpi_rs2[10]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[9]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[9]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[9]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[9]} .original_name {pcpi_rs2[9]}
set_db -quiet {port:picorv32/pcpi_rs2[9]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[8]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[8]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[8]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[8]} .original_name {pcpi_rs2[8]}
set_db -quiet {port:picorv32/pcpi_rs2[8]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[7]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[7]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[7]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[7]} .original_name {pcpi_rs2[7]}
set_db -quiet {port:picorv32/pcpi_rs2[7]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[6]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[6]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[6]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[6]} .original_name {pcpi_rs2[6]}
set_db -quiet {port:picorv32/pcpi_rs2[6]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[5]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[5]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[5]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[5]} .original_name {pcpi_rs2[5]}
set_db -quiet {port:picorv32/pcpi_rs2[5]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[4]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[4]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[4]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[4]} .original_name {pcpi_rs2[4]}
set_db -quiet {port:picorv32/pcpi_rs2[4]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[3]} .original_name {pcpi_rs2[3]}
set_db -quiet {port:picorv32/pcpi_rs2[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[2]} .original_name {pcpi_rs2[2]}
set_db -quiet {port:picorv32/pcpi_rs2[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[1]} .original_name {pcpi_rs2[1]}
set_db -quiet {port:picorv32/pcpi_rs2[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/pcpi_rs2[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/pcpi_rs2[0]} .original_name {pcpi_rs2[0]}
set_db -quiet {port:picorv32/pcpi_rs2[0]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[31]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[31]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[31]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[31]} .original_name {eoi[31]}
set_db -quiet {port:picorv32/eoi[31]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[30]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[30]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[30]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[30]} .original_name {eoi[30]}
set_db -quiet {port:picorv32/eoi[30]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[29]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[29]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[29]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[29]} .original_name {eoi[29]}
set_db -quiet {port:picorv32/eoi[29]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[28]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[28]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[28]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[28]} .original_name {eoi[28]}
set_db -quiet {port:picorv32/eoi[28]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[27]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[27]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[27]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[27]} .original_name {eoi[27]}
set_db -quiet {port:picorv32/eoi[27]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[26]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[26]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[26]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[26]} .original_name {eoi[26]}
set_db -quiet {port:picorv32/eoi[26]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[25]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[25]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[25]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[25]} .original_name {eoi[25]}
set_db -quiet {port:picorv32/eoi[25]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[24]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[24]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[24]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[24]} .original_name {eoi[24]}
set_db -quiet {port:picorv32/eoi[24]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[23]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[23]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[23]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[23]} .original_name {eoi[23]}
set_db -quiet {port:picorv32/eoi[23]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[22]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[22]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[22]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[22]} .original_name {eoi[22]}
set_db -quiet {port:picorv32/eoi[22]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[21]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[21]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[21]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[21]} .original_name {eoi[21]}
set_db -quiet {port:picorv32/eoi[21]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[20]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[20]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[20]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[20]} .original_name {eoi[20]}
set_db -quiet {port:picorv32/eoi[20]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[19]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[19]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[19]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[19]} .original_name {eoi[19]}
set_db -quiet {port:picorv32/eoi[19]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[18]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[18]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[18]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[18]} .original_name {eoi[18]}
set_db -quiet {port:picorv32/eoi[18]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[17]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[17]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[17]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[17]} .original_name {eoi[17]}
set_db -quiet {port:picorv32/eoi[17]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[16]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[16]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[16]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[16]} .original_name {eoi[16]}
set_db -quiet {port:picorv32/eoi[16]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[15]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[15]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[15]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[15]} .original_name {eoi[15]}
set_db -quiet {port:picorv32/eoi[15]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[14]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[14]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[14]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[14]} .original_name {eoi[14]}
set_db -quiet {port:picorv32/eoi[14]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[13]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[13]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[13]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[13]} .original_name {eoi[13]}
set_db -quiet {port:picorv32/eoi[13]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[12]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[12]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[12]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[12]} .original_name {eoi[12]}
set_db -quiet {port:picorv32/eoi[12]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[11]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[11]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[11]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[11]} .original_name {eoi[11]}
set_db -quiet {port:picorv32/eoi[11]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[10]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[10]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[10]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[10]} .original_name {eoi[10]}
set_db -quiet {port:picorv32/eoi[10]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[9]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[9]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[9]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[9]} .original_name {eoi[9]}
set_db -quiet {port:picorv32/eoi[9]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[8]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[8]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[8]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[8]} .original_name {eoi[8]}
set_db -quiet {port:picorv32/eoi[8]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[7]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[7]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[7]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[7]} .original_name {eoi[7]}
set_db -quiet {port:picorv32/eoi[7]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[6]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[6]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[6]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[6]} .original_name {eoi[6]}
set_db -quiet {port:picorv32/eoi[6]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[5]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[5]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[5]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[5]} .original_name {eoi[5]}
set_db -quiet {port:picorv32/eoi[5]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[4]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[4]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[4]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[4]} .original_name {eoi[4]}
set_db -quiet {port:picorv32/eoi[4]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[3]} .original_name {eoi[3]}
set_db -quiet {port:picorv32/eoi[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[2]} .original_name {eoi[2]}
set_db -quiet {port:picorv32/eoi[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[1]} .original_name {eoi[1]}
set_db -quiet {port:picorv32/eoi[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/eoi[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/eoi[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/eoi[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/eoi[0]} .original_name {eoi[0]}
set_db -quiet {port:picorv32/eoi[0]} .external_pin_cap {400.0 400.0}
set_db -quiet port:picorv32/trace_valid .external_pin_cap_min 50.0
set_db -quiet port:picorv32/trace_valid .external_capacitance_max {400.0 400.0}
set_db -quiet port:picorv32/trace_valid .external_capacitance_min 50.0
set_db -quiet port:picorv32/trace_valid .original_name trace_valid
set_db -quiet port:picorv32/trace_valid .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[35]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[35]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[35]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[35]} .original_name {trace_data[35]}
set_db -quiet {port:picorv32/trace_data[35]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[34]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[34]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[34]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[34]} .original_name {trace_data[34]}
set_db -quiet {port:picorv32/trace_data[34]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[33]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[33]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[33]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[33]} .original_name {trace_data[33]}
set_db -quiet {port:picorv32/trace_data[33]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[32]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[32]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[32]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[32]} .original_name {trace_data[32]}
set_db -quiet {port:picorv32/trace_data[32]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[31]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[31]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[31]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[31]} .original_name {trace_data[31]}
set_db -quiet {port:picorv32/trace_data[31]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[30]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[30]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[30]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[30]} .original_name {trace_data[30]}
set_db -quiet {port:picorv32/trace_data[30]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[29]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[29]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[29]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[29]} .original_name {trace_data[29]}
set_db -quiet {port:picorv32/trace_data[29]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[28]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[28]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[28]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[28]} .original_name {trace_data[28]}
set_db -quiet {port:picorv32/trace_data[28]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[27]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[27]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[27]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[27]} .original_name {trace_data[27]}
set_db -quiet {port:picorv32/trace_data[27]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[26]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[26]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[26]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[26]} .original_name {trace_data[26]}
set_db -quiet {port:picorv32/trace_data[26]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[25]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[25]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[25]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[25]} .original_name {trace_data[25]}
set_db -quiet {port:picorv32/trace_data[25]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[24]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[24]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[24]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[24]} .original_name {trace_data[24]}
set_db -quiet {port:picorv32/trace_data[24]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[23]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[23]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[23]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[23]} .original_name {trace_data[23]}
set_db -quiet {port:picorv32/trace_data[23]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[22]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[22]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[22]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[22]} .original_name {trace_data[22]}
set_db -quiet {port:picorv32/trace_data[22]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[21]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[21]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[21]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[21]} .original_name {trace_data[21]}
set_db -quiet {port:picorv32/trace_data[21]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[20]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[20]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[20]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[20]} .original_name {trace_data[20]}
set_db -quiet {port:picorv32/trace_data[20]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[19]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[19]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[19]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[19]} .original_name {trace_data[19]}
set_db -quiet {port:picorv32/trace_data[19]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[18]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[18]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[18]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[18]} .original_name {trace_data[18]}
set_db -quiet {port:picorv32/trace_data[18]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[17]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[17]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[17]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[17]} .original_name {trace_data[17]}
set_db -quiet {port:picorv32/trace_data[17]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[16]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[16]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[16]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[16]} .original_name {trace_data[16]}
set_db -quiet {port:picorv32/trace_data[16]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[15]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[15]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[15]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[15]} .original_name {trace_data[15]}
set_db -quiet {port:picorv32/trace_data[15]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[14]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[14]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[14]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[14]} .original_name {trace_data[14]}
set_db -quiet {port:picorv32/trace_data[14]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[13]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[13]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[13]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[13]} .original_name {trace_data[13]}
set_db -quiet {port:picorv32/trace_data[13]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[12]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[12]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[12]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[12]} .original_name {trace_data[12]}
set_db -quiet {port:picorv32/trace_data[12]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[11]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[11]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[11]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[11]} .original_name {trace_data[11]}
set_db -quiet {port:picorv32/trace_data[11]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[10]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[10]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[10]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[10]} .original_name {trace_data[10]}
set_db -quiet {port:picorv32/trace_data[10]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[9]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[9]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[9]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[9]} .original_name {trace_data[9]}
set_db -quiet {port:picorv32/trace_data[9]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[8]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[8]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[8]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[8]} .original_name {trace_data[8]}
set_db -quiet {port:picorv32/trace_data[8]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[7]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[7]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[7]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[7]} .original_name {trace_data[7]}
set_db -quiet {port:picorv32/trace_data[7]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[6]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[6]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[6]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[6]} .original_name {trace_data[6]}
set_db -quiet {port:picorv32/trace_data[6]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[5]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[5]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[5]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[5]} .original_name {trace_data[5]}
set_db -quiet {port:picorv32/trace_data[5]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[4]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[4]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[4]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[4]} .original_name {trace_data[4]}
set_db -quiet {port:picorv32/trace_data[4]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[3]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[3]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[3]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[3]} .original_name {trace_data[3]}
set_db -quiet {port:picorv32/trace_data[3]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[2]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[2]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[2]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[2]} .original_name {trace_data[2]}
set_db -quiet {port:picorv32/trace_data[2]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[1]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[1]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[1]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[1]} .original_name {trace_data[1]}
set_db -quiet {port:picorv32/trace_data[1]} .external_pin_cap {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[0]} .external_pin_cap_min 50.0
set_db -quiet {port:picorv32/trace_data[0]} .external_capacitance_max {400.0 400.0}
set_db -quiet {port:picorv32/trace_data[0]} .external_capacitance_min 50.0
set_db -quiet {port:picorv32/trace_data[0]} .original_name {trace_data[0]}
set_db -quiet {port:picorv32/trace_data[0]} .external_pin_cap {400.0 400.0}
set_db -quiet port:picorv32/scan_out .external_pin_cap_min 50.0
set_db -quiet port:picorv32/scan_out .external_capacitance_max {400.0 400.0}
set_db -quiet port:picorv32/scan_out .external_capacitance_min 50.0
set_db -quiet port:picorv32/scan_out .dft_auto_created 5
set_db -quiet port:picorv32/scan_out .external_pin_cap {400.0 400.0}
set_db -quiet {inst:picorv32/alu_out_q_reg[29]} .original_name {{alu_out_q[29]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[29]} .single_bit_orig_name {alu_out_q[29]}
set_db -quiet {inst:picorv32/alu_out_q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[29]/Q} .original_name {alu_out_q[29]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[31]} .original_name {{alu_out_q[31]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[31]} .single_bit_orig_name {alu_out_q[31]}
set_db -quiet {inst:picorv32/alu_out_q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[31]/Q} .original_name {alu_out_q[31]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[0]} .original_name {{genblk1.pcpi_mul/rd[0]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[0]} .single_bit_orig_name {genblk1.pcpi_mul/rd[0]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[0]/Q} .original_name {genblk1.pcpi_mul/rd[0]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[1]} .original_name {{genblk1.pcpi_mul/rd[1]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[1]} .single_bit_orig_name {genblk1.pcpi_mul/rd[1]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[1]/Q} .original_name {genblk1.pcpi_mul/rd[1]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[2]} .original_name {{genblk1.pcpi_mul/rd[2]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[2]} .single_bit_orig_name {genblk1.pcpi_mul/rd[2]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[2]/Q} .original_name {genblk1.pcpi_mul/rd[2]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[3]} .original_name {{genblk1.pcpi_mul/rd[3]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[3]} .single_bit_orig_name {genblk1.pcpi_mul/rd[3]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[3]/Q} .original_name {genblk1.pcpi_mul/rd[3]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[4]} .original_name {{genblk1.pcpi_mul/rd[4]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[4]} .single_bit_orig_name {genblk1.pcpi_mul/rd[4]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[4]/Q} .original_name {genblk1.pcpi_mul/rd[4]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[5]} .original_name {{genblk1.pcpi_mul/rd[5]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[5]} .single_bit_orig_name {genblk1.pcpi_mul/rd[5]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[5]/Q} .original_name {genblk1.pcpi_mul/rd[5]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[6]} .original_name {{genblk1.pcpi_mul/rd[6]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[6]} .single_bit_orig_name {genblk1.pcpi_mul/rd[6]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[6]/Q} .original_name {genblk1.pcpi_mul/rd[6]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[7]} .original_name {{genblk1.pcpi_mul/rd[7]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[7]} .single_bit_orig_name {genblk1.pcpi_mul/rd[7]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[7]/Q} .original_name {genblk1.pcpi_mul/rd[7]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[8]} .original_name {{genblk1.pcpi_mul/rd[8]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[8]} .single_bit_orig_name {genblk1.pcpi_mul/rd[8]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[8]/Q} .original_name {genblk1.pcpi_mul/rd[8]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[9]} .original_name {{genblk1.pcpi_mul/rd[9]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[9]} .single_bit_orig_name {genblk1.pcpi_mul/rd[9]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[9]/Q} .original_name {genblk1.pcpi_mul/rd[9]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[10]} .original_name {{genblk1.pcpi_mul/rd[10]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[10]} .single_bit_orig_name {genblk1.pcpi_mul/rd[10]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[10]/Q} .original_name {genblk1.pcpi_mul/rd[10]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[11]} .original_name {{genblk1.pcpi_mul/rd[11]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[11]} .single_bit_orig_name {genblk1.pcpi_mul/rd[11]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[11]/Q} .original_name {genblk1.pcpi_mul/rd[11]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[12]} .original_name {{genblk1.pcpi_mul/rd[12]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[12]} .single_bit_orig_name {genblk1.pcpi_mul/rd[12]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[12]/Q} .original_name {genblk1.pcpi_mul/rd[12]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[13]} .original_name {{genblk1.pcpi_mul/rd[13]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[13]} .single_bit_orig_name {genblk1.pcpi_mul/rd[13]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[13]/Q} .original_name {genblk1.pcpi_mul/rd[13]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[14]} .original_name {{genblk1.pcpi_mul/rd[14]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[14]} .single_bit_orig_name {genblk1.pcpi_mul/rd[14]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[14]/Q} .original_name {genblk1.pcpi_mul/rd[14]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[15]} .original_name {{genblk1.pcpi_mul/rd[15]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[15]} .single_bit_orig_name {genblk1.pcpi_mul/rd[15]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[15]/Q} .original_name {genblk1.pcpi_mul/rd[15]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[16]} .original_name {{genblk1.pcpi_mul/rd[16]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[16]} .single_bit_orig_name {genblk1.pcpi_mul/rd[16]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[16]/Q} .original_name {genblk1.pcpi_mul/rd[16]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[17]} .original_name {{genblk1.pcpi_mul/rd[17]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[17]} .single_bit_orig_name {genblk1.pcpi_mul/rd[17]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[17]/Q} .original_name {genblk1.pcpi_mul/rd[17]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[18]} .original_name {{genblk1.pcpi_mul/rd[18]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[18]} .single_bit_orig_name {genblk1.pcpi_mul/rd[18]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[18]/Q} .original_name {genblk1.pcpi_mul/rd[18]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[19]} .original_name {{genblk1.pcpi_mul/rd[19]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[19]} .single_bit_orig_name {genblk1.pcpi_mul/rd[19]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[19]/Q} .original_name {genblk1.pcpi_mul/rd[19]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[20]} .original_name {{genblk1.pcpi_mul/rd[20]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[20]} .single_bit_orig_name {genblk1.pcpi_mul/rd[20]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[20]/Q} .original_name {genblk1.pcpi_mul/rd[20]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[21]} .original_name {{genblk1.pcpi_mul/rd[21]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[21]} .single_bit_orig_name {genblk1.pcpi_mul/rd[21]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[21]/Q} .original_name {genblk1.pcpi_mul/rd[21]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[22]} .original_name {{genblk1.pcpi_mul/rd[22]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[22]} .single_bit_orig_name {genblk1.pcpi_mul/rd[22]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[22]/Q} .original_name {genblk1.pcpi_mul/rd[22]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[23]} .original_name {{genblk1.pcpi_mul/rd[23]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[23]} .single_bit_orig_name {genblk1.pcpi_mul/rd[23]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[23]/Q} .original_name {genblk1.pcpi_mul/rd[23]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[24]} .original_name {{genblk1.pcpi_mul/rd[24]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[24]} .single_bit_orig_name {genblk1.pcpi_mul/rd[24]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[24]/Q} .original_name {genblk1.pcpi_mul/rd[24]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[25]} .original_name {{genblk1.pcpi_mul/rd[25]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[25]} .single_bit_orig_name {genblk1.pcpi_mul/rd[25]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[25]/Q} .original_name {genblk1.pcpi_mul/rd[25]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[26]} .original_name {{genblk1.pcpi_mul/rd[26]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[26]} .single_bit_orig_name {genblk1.pcpi_mul/rd[26]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[26]/Q} .original_name {genblk1.pcpi_mul/rd[26]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[27]} .original_name {{genblk1.pcpi_mul/rd[27]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[27]} .single_bit_orig_name {genblk1.pcpi_mul/rd[27]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[27]/Q} .original_name {genblk1.pcpi_mul/rd[27]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[28]} .original_name {{genblk1.pcpi_mul/rd[28]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[28]} .single_bit_orig_name {genblk1.pcpi_mul/rd[28]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[28]/Q} .original_name {genblk1.pcpi_mul/rd[28]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[29]} .original_name {{genblk1.pcpi_mul/rd[29]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[29]} .single_bit_orig_name {genblk1.pcpi_mul/rd[29]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[29]/Q} .original_name {genblk1.pcpi_mul/rd[29]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[30]} .original_name {{genblk1.pcpi_mul/rd[30]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[30]} .single_bit_orig_name {genblk1.pcpi_mul/rd[30]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[30]/Q} .original_name {genblk1.pcpi_mul/rd[30]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[31]} .original_name {{genblk1.pcpi_mul/rd[31]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[31]} .single_bit_orig_name {genblk1.pcpi_mul/rd[31]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[31]/Q} .original_name {genblk1.pcpi_mul/rd[31]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[32]} .original_name {{genblk1.pcpi_mul/rd[32]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[32]} .single_bit_orig_name {genblk1.pcpi_mul/rd[32]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[32]/Q} .original_name {genblk1.pcpi_mul/rd[32]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[33]} .original_name {{genblk1.pcpi_mul/rd[33]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[33]} .single_bit_orig_name {genblk1.pcpi_mul/rd[33]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[33]/Q} .original_name {genblk1.pcpi_mul/rd[33]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[34]} .original_name {{genblk1.pcpi_mul/rd[34]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[34]} .single_bit_orig_name {genblk1.pcpi_mul/rd[34]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[34]/Q} .original_name {genblk1.pcpi_mul/rd[34]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[35]} .original_name {{genblk1.pcpi_mul/rd[35]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[35]} .single_bit_orig_name {genblk1.pcpi_mul/rd[35]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[35]/Q} .original_name {genblk1.pcpi_mul/rd[35]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[36]} .original_name {{genblk1.pcpi_mul/rd[36]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[36]} .single_bit_orig_name {genblk1.pcpi_mul/rd[36]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[36]/Q} .original_name {genblk1.pcpi_mul/rd[36]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[37]} .original_name {{genblk1.pcpi_mul/rd[37]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[37]} .single_bit_orig_name {genblk1.pcpi_mul/rd[37]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[37]/Q} .original_name {genblk1.pcpi_mul/rd[37]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[38]} .original_name {{genblk1.pcpi_mul/rd[38]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[38]} .single_bit_orig_name {genblk1.pcpi_mul/rd[38]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[38]/Q} .original_name {genblk1.pcpi_mul/rd[38]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[39]} .original_name {{genblk1.pcpi_mul/rd[39]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[39]} .single_bit_orig_name {genblk1.pcpi_mul/rd[39]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[39]/Q} .original_name {genblk1.pcpi_mul/rd[39]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[40]} .original_name {{genblk1.pcpi_mul/rd[40]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[40]} .single_bit_orig_name {genblk1.pcpi_mul/rd[40]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[40]/Q} .original_name {genblk1.pcpi_mul/rd[40]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[41]} .original_name {{genblk1.pcpi_mul/rd[41]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[41]} .single_bit_orig_name {genblk1.pcpi_mul/rd[41]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[41]/Q} .original_name {genblk1.pcpi_mul/rd[41]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[42]} .original_name {{genblk1.pcpi_mul/rd[42]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[42]} .single_bit_orig_name {genblk1.pcpi_mul/rd[42]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[42]/Q} .original_name {genblk1.pcpi_mul/rd[42]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[43]} .original_name {{genblk1.pcpi_mul/rd[43]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[43]} .single_bit_orig_name {genblk1.pcpi_mul/rd[43]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[43]/Q} .original_name {genblk1.pcpi_mul/rd[43]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[44]} .original_name {{genblk1.pcpi_mul/rd[44]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[44]} .single_bit_orig_name {genblk1.pcpi_mul/rd[44]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[44]/Q} .original_name {genblk1.pcpi_mul/rd[44]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[45]} .original_name {{genblk1.pcpi_mul/rd[45]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[45]} .single_bit_orig_name {genblk1.pcpi_mul/rd[45]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[45]/Q} .original_name {genblk1.pcpi_mul/rd[45]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[46]} .original_name {{genblk1.pcpi_mul/rd[46]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[46]} .single_bit_orig_name {genblk1.pcpi_mul/rd[46]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[46]/Q} .original_name {genblk1.pcpi_mul/rd[46]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[47]} .original_name {{genblk1.pcpi_mul/rd[47]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[47]} .single_bit_orig_name {genblk1.pcpi_mul/rd[47]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[47]/Q} .original_name {genblk1.pcpi_mul/rd[47]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[48]} .original_name {{genblk1.pcpi_mul/rd[48]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[48]} .single_bit_orig_name {genblk1.pcpi_mul/rd[48]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[48]/Q} .original_name {genblk1.pcpi_mul/rd[48]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[49]} .original_name {{genblk1.pcpi_mul/rd[49]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[49]} .single_bit_orig_name {genblk1.pcpi_mul/rd[49]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[49]/Q} .original_name {genblk1.pcpi_mul/rd[49]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[50]} .original_name {{genblk1.pcpi_mul/rd[50]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[50]} .single_bit_orig_name {genblk1.pcpi_mul/rd[50]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[50]/Q} .original_name {genblk1.pcpi_mul/rd[50]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[51]} .original_name {{genblk1.pcpi_mul/rd[51]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[51]} .single_bit_orig_name {genblk1.pcpi_mul/rd[51]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[51]/Q} .original_name {genblk1.pcpi_mul/rd[51]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[52]} .original_name {{genblk1.pcpi_mul/rd[52]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[52]} .single_bit_orig_name {genblk1.pcpi_mul/rd[52]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[52]/Q} .original_name {genblk1.pcpi_mul/rd[52]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[53]} .original_name {{genblk1.pcpi_mul/rd[53]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[53]} .single_bit_orig_name {genblk1.pcpi_mul/rd[53]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[53]/Q} .original_name {genblk1.pcpi_mul/rd[53]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[54]} .original_name {{genblk1.pcpi_mul/rd[54]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[54]} .single_bit_orig_name {genblk1.pcpi_mul/rd[54]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[54]/Q} .original_name {genblk1.pcpi_mul/rd[54]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[55]} .original_name {{genblk1.pcpi_mul/rd[55]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[55]} .single_bit_orig_name {genblk1.pcpi_mul/rd[55]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[55]/Q} .original_name {genblk1.pcpi_mul/rd[55]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[56]} .original_name {{genblk1.pcpi_mul/rd[56]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[56]} .single_bit_orig_name {genblk1.pcpi_mul/rd[56]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[56]/Q} .original_name {genblk1.pcpi_mul/rd[56]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[57]} .original_name {{genblk1.pcpi_mul/rd[57]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[57]} .single_bit_orig_name {genblk1.pcpi_mul/rd[57]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[57]/Q} .original_name {genblk1.pcpi_mul/rd[57]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[58]} .original_name {{genblk1.pcpi_mul/rd[58]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[58]} .single_bit_orig_name {genblk1.pcpi_mul/rd[58]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[58]/Q} .original_name {genblk1.pcpi_mul/rd[58]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[59]} .original_name {{genblk1.pcpi_mul/rd[59]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[59]} .single_bit_orig_name {genblk1.pcpi_mul/rd[59]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[59]/Q} .original_name {genblk1.pcpi_mul/rd[59]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[60]} .original_name {{genblk1.pcpi_mul/rd[60]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[60]} .single_bit_orig_name {genblk1.pcpi_mul/rd[60]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[60]/Q} .original_name {genblk1.pcpi_mul/rd[60]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[61]} .original_name {{genblk1.pcpi_mul/rd[61]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[61]} .single_bit_orig_name {genblk1.pcpi_mul/rd[61]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[61]/Q} .original_name {genblk1.pcpi_mul/rd[61]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[62]} .original_name {{genblk1.pcpi_mul/rd[62]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[62]} .single_bit_orig_name {genblk1.pcpi_mul/rd[62]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[62]/Q} .original_name {genblk1.pcpi_mul/rd[62]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[63]} .original_name {{genblk1.pcpi_mul/rd[63]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[63]} .single_bit_orig_name {genblk1.pcpi_mul/rd[63]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rd_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rd_reg[63]/Q} .original_name {genblk1.pcpi_mul/rd[63]/q}
set_db -quiet inst:picorv32/genblk1.pcpi_mul_shift_out_reg .original_name genblk1.pcpi_mul/shift_out
set_db -quiet inst:picorv32/genblk1.pcpi_mul_shift_out_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/genblk1.pcpi_mul_shift_out_reg .single_bit_orig_name genblk1.pcpi_mul/shift_out
set_db -quiet inst:picorv32/genblk1.pcpi_mul_shift_out_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/genblk1.pcpi_mul_shift_out_reg/Q .original_name genblk1.pcpi_mul/shift_out/q
set_db -quiet inst:picorv32/is_compare_reg .original_name is_compare
set_db -quiet inst:picorv32/is_compare_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_compare_reg .single_bit_orig_name is_compare
set_db -quiet inst:picorv32/is_compare_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_compare_reg/Q .original_name is_compare/q
set_db -quiet inst:picorv32/is_lbu_lhu_lw_reg .original_name is_lbu_lhu_lw
set_db -quiet inst:picorv32/is_lbu_lhu_lw_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_lbu_lhu_lw_reg .single_bit_orig_name is_lbu_lhu_lw
set_db -quiet inst:picorv32/is_lbu_lhu_lw_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_lbu_lhu_lw_reg/Q .original_name is_lbu_lhu_lw/q
set_db -quiet inst:picorv32/is_lui_auipc_jal_reg .original_name is_lui_auipc_jal
set_db -quiet inst:picorv32/is_lui_auipc_jal_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_lui_auipc_jal_reg .single_bit_orig_name is_lui_auipc_jal
set_db -quiet inst:picorv32/is_lui_auipc_jal_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_lui_auipc_jal_reg/Q .original_name is_lui_auipc_jal/q
set_db -quiet inst:picorv32/is_slti_blt_slt_reg .original_name is_slti_blt_slt
set_db -quiet inst:picorv32/is_slti_blt_slt_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_slti_blt_slt_reg .single_bit_orig_name is_slti_blt_slt
set_db -quiet inst:picorv32/is_slti_blt_slt_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_slti_blt_slt_reg/Q .original_name is_slti_blt_slt/q
set_db -quiet inst:picorv32/is_sltiu_bltu_sltu_reg .original_name is_sltiu_bltu_sltu
set_db -quiet inst:picorv32/is_sltiu_bltu_sltu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_sltiu_bltu_sltu_reg .single_bit_orig_name is_sltiu_bltu_sltu
set_db -quiet inst:picorv32/is_sltiu_bltu_sltu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_sltiu_bltu_sltu_reg/Q .original_name is_sltiu_bltu_sltu/q
set_db -quiet inst:picorv32/last_mem_valid_reg .original_name last_mem_valid
set_db -quiet inst:picorv32/last_mem_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/last_mem_valid_reg .single_bit_orig_name last_mem_valid
set_db -quiet inst:picorv32/last_mem_valid_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/last_mem_valid_reg/Q .original_name last_mem_valid/q
set_db -quiet inst:picorv32/pcpi_timeout_reg .original_name pcpi_timeout
set_db -quiet inst:picorv32/pcpi_timeout_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/pcpi_timeout_reg .single_bit_orig_name pcpi_timeout
set_db -quiet inst:picorv32/pcpi_timeout_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/pcpi_timeout_reg/Q .original_name pcpi_timeout/q
set_db -quiet {inst:picorv32/alu_out_q_reg[0]} .original_name {{alu_out_q[0]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[0]} .single_bit_orig_name {alu_out_q[0]}
set_db -quiet {inst:picorv32/alu_out_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[0]/Q} .original_name {alu_out_q[0]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[1]} .original_name {{alu_out_q[1]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[1]} .single_bit_orig_name {alu_out_q[1]}
set_db -quiet {inst:picorv32/alu_out_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[1]/Q} .original_name {alu_out_q[1]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[2]} .original_name {{alu_out_q[2]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[2]} .single_bit_orig_name {alu_out_q[2]}
set_db -quiet {inst:picorv32/alu_out_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[2]/Q} .original_name {alu_out_q[2]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[3]} .original_name {{alu_out_q[3]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[3]} .single_bit_orig_name {alu_out_q[3]}
set_db -quiet {inst:picorv32/alu_out_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[3]/Q} .original_name {alu_out_q[3]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[4]} .original_name {{alu_out_q[4]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[4]} .single_bit_orig_name {alu_out_q[4]}
set_db -quiet {inst:picorv32/alu_out_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[4]/Q} .original_name {alu_out_q[4]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[5]} .original_name {{alu_out_q[5]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[5]} .single_bit_orig_name {alu_out_q[5]}
set_db -quiet {inst:picorv32/alu_out_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[5]/Q} .original_name {alu_out_q[5]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[6]} .original_name {{alu_out_q[6]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[6]} .single_bit_orig_name {alu_out_q[6]}
set_db -quiet {inst:picorv32/alu_out_q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[6]/Q} .original_name {alu_out_q[6]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[7]} .original_name {{alu_out_q[7]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[7]} .single_bit_orig_name {alu_out_q[7]}
set_db -quiet {inst:picorv32/alu_out_q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[7]/Q} .original_name {alu_out_q[7]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[8]} .original_name {{alu_out_q[8]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[8]} .single_bit_orig_name {alu_out_q[8]}
set_db -quiet {inst:picorv32/alu_out_q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[8]/Q} .original_name {alu_out_q[8]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[9]} .original_name {{alu_out_q[9]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[9]} .single_bit_orig_name {alu_out_q[9]}
set_db -quiet {inst:picorv32/alu_out_q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[9]/Q} .original_name {alu_out_q[9]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[10]} .original_name {{alu_out_q[10]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[10]} .single_bit_orig_name {alu_out_q[10]}
set_db -quiet {inst:picorv32/alu_out_q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[10]/Q} .original_name {alu_out_q[10]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[11]} .original_name {{alu_out_q[11]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[11]} .single_bit_orig_name {alu_out_q[11]}
set_db -quiet {inst:picorv32/alu_out_q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[11]/Q} .original_name {alu_out_q[11]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[12]} .original_name {{alu_out_q[12]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[12]} .single_bit_orig_name {alu_out_q[12]}
set_db -quiet {inst:picorv32/alu_out_q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[12]/Q} .original_name {alu_out_q[12]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[13]} .original_name {{alu_out_q[13]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[13]} .single_bit_orig_name {alu_out_q[13]}
set_db -quiet {inst:picorv32/alu_out_q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[13]/Q} .original_name {alu_out_q[13]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[14]} .original_name {{alu_out_q[14]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[14]} .single_bit_orig_name {alu_out_q[14]}
set_db -quiet {inst:picorv32/alu_out_q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[14]/Q} .original_name {alu_out_q[14]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[15]} .original_name {{alu_out_q[15]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[15]} .single_bit_orig_name {alu_out_q[15]}
set_db -quiet {inst:picorv32/alu_out_q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[15]/Q} .original_name {alu_out_q[15]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[16]} .original_name {{alu_out_q[16]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[16]} .single_bit_orig_name {alu_out_q[16]}
set_db -quiet {inst:picorv32/alu_out_q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[16]/Q} .original_name {alu_out_q[16]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[17]} .original_name {{alu_out_q[17]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[17]} .single_bit_orig_name {alu_out_q[17]}
set_db -quiet {inst:picorv32/alu_out_q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[17]/Q} .original_name {alu_out_q[17]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[18]} .original_name {{alu_out_q[18]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[18]} .single_bit_orig_name {alu_out_q[18]}
set_db -quiet {inst:picorv32/alu_out_q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[18]/Q} .original_name {alu_out_q[18]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[19]} .original_name {{alu_out_q[19]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[19]} .single_bit_orig_name {alu_out_q[19]}
set_db -quiet {inst:picorv32/alu_out_q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[19]/Q} .original_name {alu_out_q[19]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[20]} .original_name {{alu_out_q[20]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[20]} .single_bit_orig_name {alu_out_q[20]}
set_db -quiet {inst:picorv32/alu_out_q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[20]/Q} .original_name {alu_out_q[20]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[21]} .original_name {{alu_out_q[21]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[21]} .single_bit_orig_name {alu_out_q[21]}
set_db -quiet {inst:picorv32/alu_out_q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[21]/Q} .original_name {alu_out_q[21]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[22]} .original_name {{alu_out_q[22]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[22]} .single_bit_orig_name {alu_out_q[22]}
set_db -quiet {inst:picorv32/alu_out_q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[22]/Q} .original_name {alu_out_q[22]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[23]} .original_name {{alu_out_q[23]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[23]} .single_bit_orig_name {alu_out_q[23]}
set_db -quiet {inst:picorv32/alu_out_q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[23]/Q} .original_name {alu_out_q[23]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[24]} .original_name {{alu_out_q[24]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[24]} .single_bit_orig_name {alu_out_q[24]}
set_db -quiet {inst:picorv32/alu_out_q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[24]/Q} .original_name {alu_out_q[24]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[25]} .original_name {{alu_out_q[25]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[25]} .single_bit_orig_name {alu_out_q[25]}
set_db -quiet {inst:picorv32/alu_out_q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[25]/Q} .original_name {alu_out_q[25]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[26]} .original_name {{alu_out_q[26]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[26]} .single_bit_orig_name {alu_out_q[26]}
set_db -quiet {inst:picorv32/alu_out_q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[26]/Q} .original_name {alu_out_q[26]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[27]} .original_name {{alu_out_q[27]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[27]} .single_bit_orig_name {alu_out_q[27]}
set_db -quiet {inst:picorv32/alu_out_q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[27]/Q} .original_name {alu_out_q[27]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[28]} .original_name {{alu_out_q[28]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[28]} .single_bit_orig_name {alu_out_q[28]}
set_db -quiet {inst:picorv32/alu_out_q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[28]/Q} .original_name {alu_out_q[28]/q}
set_db -quiet {inst:picorv32/alu_out_q_reg[30]} .original_name {{alu_out_q[30]}}
set_db -quiet {inst:picorv32/alu_out_q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/alu_out_q_reg[30]} .single_bit_orig_name {alu_out_q[30]}
set_db -quiet {inst:picorv32/alu_out_q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/alu_out_q_reg[30]/Q} .original_name {alu_out_q[30]/q}
set_db -quiet inst:picorv32/clear_prefetched_high_word_q_reg .original_name clear_prefetched_high_word_q
set_db -quiet inst:picorv32/clear_prefetched_high_word_q_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/clear_prefetched_high_word_q_reg .single_bit_orig_name clear_prefetched_high_word_q
set_db -quiet inst:picorv32/clear_prefetched_high_word_q_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/clear_prefetched_high_word_q_reg/Q .original_name clear_prefetched_high_word_q/q
set_db -quiet inst:picorv32/compressed_instr_reg .original_name compressed_instr
set_db -quiet inst:picorv32/compressed_instr_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/compressed_instr_reg .single_bit_orig_name compressed_instr
set_db -quiet inst:picorv32/compressed_instr_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/compressed_instr_reg/Q .original_name compressed_instr/q
set_db -quiet {inst:picorv32/count_cycle_reg[0]} .original_name {{count_cycle[0]}}
set_db -quiet {inst:picorv32/count_cycle_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[0]} .single_bit_orig_name {count_cycle[0]}
set_db -quiet {inst:picorv32/count_cycle_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[0]/Q} .original_name {count_cycle[0]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[1]} .original_name {{count_cycle[1]}}
set_db -quiet {inst:picorv32/count_cycle_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[1]} .single_bit_orig_name {count_cycle[1]}
set_db -quiet {inst:picorv32/count_cycle_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[1]/Q} .original_name {count_cycle[1]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[2]} .original_name {{count_cycle[2]}}
set_db -quiet {inst:picorv32/count_cycle_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[2]} .single_bit_orig_name {count_cycle[2]}
set_db -quiet {inst:picorv32/count_cycle_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[2]/Q} .original_name {count_cycle[2]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[3]} .original_name {{count_cycle[3]}}
set_db -quiet {inst:picorv32/count_cycle_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[3]} .single_bit_orig_name {count_cycle[3]}
set_db -quiet {inst:picorv32/count_cycle_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[3]/Q} .original_name {count_cycle[3]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[4]} .original_name {{count_cycle[4]}}
set_db -quiet {inst:picorv32/count_cycle_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[4]} .single_bit_orig_name {count_cycle[4]}
set_db -quiet {inst:picorv32/count_cycle_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[4]/Q} .original_name {count_cycle[4]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[5]} .original_name {{count_cycle[5]}}
set_db -quiet {inst:picorv32/count_cycle_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[5]} .single_bit_orig_name {count_cycle[5]}
set_db -quiet {inst:picorv32/count_cycle_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[5]/Q} .original_name {count_cycle[5]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[6]} .original_name {{count_cycle[6]}}
set_db -quiet {inst:picorv32/count_cycle_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[6]} .single_bit_orig_name {count_cycle[6]}
set_db -quiet {inst:picorv32/count_cycle_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[6]/Q} .original_name {count_cycle[6]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[7]} .original_name {{count_cycle[7]}}
set_db -quiet {inst:picorv32/count_cycle_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[7]} .single_bit_orig_name {count_cycle[7]}
set_db -quiet {inst:picorv32/count_cycle_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[7]/Q} .original_name {count_cycle[7]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[8]} .original_name {{count_cycle[8]}}
set_db -quiet {inst:picorv32/count_cycle_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[8]} .single_bit_orig_name {count_cycle[8]}
set_db -quiet {inst:picorv32/count_cycle_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[8]/Q} .original_name {count_cycle[8]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[9]} .original_name {{count_cycle[9]}}
set_db -quiet {inst:picorv32/count_cycle_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[9]} .single_bit_orig_name {count_cycle[9]}
set_db -quiet {inst:picorv32/count_cycle_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[9]/Q} .original_name {count_cycle[9]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[10]} .original_name {{count_cycle[10]}}
set_db -quiet {inst:picorv32/count_cycle_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[10]} .single_bit_orig_name {count_cycle[10]}
set_db -quiet {inst:picorv32/count_cycle_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[10]/Q} .original_name {count_cycle[10]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[11]} .original_name {{count_cycle[11]}}
set_db -quiet {inst:picorv32/count_cycle_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[11]} .single_bit_orig_name {count_cycle[11]}
set_db -quiet {inst:picorv32/count_cycle_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[11]/Q} .original_name {count_cycle[11]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[12]} .original_name {{count_cycle[12]}}
set_db -quiet {inst:picorv32/count_cycle_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[12]} .single_bit_orig_name {count_cycle[12]}
set_db -quiet {inst:picorv32/count_cycle_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[12]/Q} .original_name {count_cycle[12]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[13]} .original_name {{count_cycle[13]}}
set_db -quiet {inst:picorv32/count_cycle_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[13]} .single_bit_orig_name {count_cycle[13]}
set_db -quiet {inst:picorv32/count_cycle_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[13]/Q} .original_name {count_cycle[13]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[14]} .original_name {{count_cycle[14]}}
set_db -quiet {inst:picorv32/count_cycle_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[14]} .single_bit_orig_name {count_cycle[14]}
set_db -quiet {inst:picorv32/count_cycle_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[14]/Q} .original_name {count_cycle[14]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[15]} .original_name {{count_cycle[15]}}
set_db -quiet {inst:picorv32/count_cycle_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[15]} .single_bit_orig_name {count_cycle[15]}
set_db -quiet {inst:picorv32/count_cycle_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[15]/Q} .original_name {count_cycle[15]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[16]} .original_name {{count_cycle[16]}}
set_db -quiet {inst:picorv32/count_cycle_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[16]} .single_bit_orig_name {count_cycle[16]}
set_db -quiet {inst:picorv32/count_cycle_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[16]/Q} .original_name {count_cycle[16]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[17]} .original_name {{count_cycle[17]}}
set_db -quiet {inst:picorv32/count_cycle_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[17]} .single_bit_orig_name {count_cycle[17]}
set_db -quiet {inst:picorv32/count_cycle_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[17]/Q} .original_name {count_cycle[17]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[18]} .original_name {{count_cycle[18]}}
set_db -quiet {inst:picorv32/count_cycle_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[18]} .single_bit_orig_name {count_cycle[18]}
set_db -quiet {inst:picorv32/count_cycle_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[18]/Q} .original_name {count_cycle[18]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[19]} .original_name {{count_cycle[19]}}
set_db -quiet {inst:picorv32/count_cycle_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[19]} .single_bit_orig_name {count_cycle[19]}
set_db -quiet {inst:picorv32/count_cycle_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[19]/Q} .original_name {count_cycle[19]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[20]} .original_name {{count_cycle[20]}}
set_db -quiet {inst:picorv32/count_cycle_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[20]} .single_bit_orig_name {count_cycle[20]}
set_db -quiet {inst:picorv32/count_cycle_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[20]/Q} .original_name {count_cycle[20]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[21]} .original_name {{count_cycle[21]}}
set_db -quiet {inst:picorv32/count_cycle_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[21]} .single_bit_orig_name {count_cycle[21]}
set_db -quiet {inst:picorv32/count_cycle_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[21]/Q} .original_name {count_cycle[21]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[22]} .original_name {{count_cycle[22]}}
set_db -quiet {inst:picorv32/count_cycle_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[22]} .single_bit_orig_name {count_cycle[22]}
set_db -quiet {inst:picorv32/count_cycle_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[22]/Q} .original_name {count_cycle[22]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[23]} .original_name {{count_cycle[23]}}
set_db -quiet {inst:picorv32/count_cycle_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[23]} .single_bit_orig_name {count_cycle[23]}
set_db -quiet {inst:picorv32/count_cycle_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[23]/Q} .original_name {count_cycle[23]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[24]} .original_name {{count_cycle[24]}}
set_db -quiet {inst:picorv32/count_cycle_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[24]} .single_bit_orig_name {count_cycle[24]}
set_db -quiet {inst:picorv32/count_cycle_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[24]/Q} .original_name {count_cycle[24]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[25]} .original_name {{count_cycle[25]}}
set_db -quiet {inst:picorv32/count_cycle_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[25]} .single_bit_orig_name {count_cycle[25]}
set_db -quiet {inst:picorv32/count_cycle_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[25]/Q} .original_name {count_cycle[25]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[26]} .original_name {{count_cycle[26]}}
set_db -quiet {inst:picorv32/count_cycle_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[26]} .single_bit_orig_name {count_cycle[26]}
set_db -quiet {inst:picorv32/count_cycle_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[26]/Q} .original_name {count_cycle[26]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[27]} .original_name {{count_cycle[27]}}
set_db -quiet {inst:picorv32/count_cycle_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[27]} .single_bit_orig_name {count_cycle[27]}
set_db -quiet {inst:picorv32/count_cycle_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[27]/Q} .original_name {count_cycle[27]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[28]} .original_name {{count_cycle[28]}}
set_db -quiet {inst:picorv32/count_cycle_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[28]} .single_bit_orig_name {count_cycle[28]}
set_db -quiet {inst:picorv32/count_cycle_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[28]/Q} .original_name {count_cycle[28]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[29]} .original_name {{count_cycle[29]}}
set_db -quiet {inst:picorv32/count_cycle_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[29]} .single_bit_orig_name {count_cycle[29]}
set_db -quiet {inst:picorv32/count_cycle_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[29]/Q} .original_name {count_cycle[29]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[30]} .original_name {{count_cycle[30]}}
set_db -quiet {inst:picorv32/count_cycle_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[30]} .single_bit_orig_name {count_cycle[30]}
set_db -quiet {inst:picorv32/count_cycle_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[30]/Q} .original_name {count_cycle[30]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[31]} .original_name {{count_cycle[31]}}
set_db -quiet {inst:picorv32/count_cycle_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[31]} .single_bit_orig_name {count_cycle[31]}
set_db -quiet {inst:picorv32/count_cycle_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[31]/Q} .original_name {count_cycle[31]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[32]} .original_name {{count_cycle[32]}}
set_db -quiet {inst:picorv32/count_cycle_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[32]} .single_bit_orig_name {count_cycle[32]}
set_db -quiet {inst:picorv32/count_cycle_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[32]/Q} .original_name {count_cycle[32]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[33]} .original_name {{count_cycle[33]}}
set_db -quiet {inst:picorv32/count_cycle_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[33]} .single_bit_orig_name {count_cycle[33]}
set_db -quiet {inst:picorv32/count_cycle_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[33]/Q} .original_name {count_cycle[33]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[34]} .original_name {{count_cycle[34]}}
set_db -quiet {inst:picorv32/count_cycle_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[34]} .single_bit_orig_name {count_cycle[34]}
set_db -quiet {inst:picorv32/count_cycle_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[34]/Q} .original_name {count_cycle[34]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[35]} .original_name {{count_cycle[35]}}
set_db -quiet {inst:picorv32/count_cycle_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[35]} .single_bit_orig_name {count_cycle[35]}
set_db -quiet {inst:picorv32/count_cycle_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[35]/Q} .original_name {count_cycle[35]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[36]} .original_name {{count_cycle[36]}}
set_db -quiet {inst:picorv32/count_cycle_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[36]} .single_bit_orig_name {count_cycle[36]}
set_db -quiet {inst:picorv32/count_cycle_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[36]/Q} .original_name {count_cycle[36]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[37]} .original_name {{count_cycle[37]}}
set_db -quiet {inst:picorv32/count_cycle_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[37]} .single_bit_orig_name {count_cycle[37]}
set_db -quiet {inst:picorv32/count_cycle_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[37]/Q} .original_name {count_cycle[37]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[38]} .original_name {{count_cycle[38]}}
set_db -quiet {inst:picorv32/count_cycle_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[38]} .single_bit_orig_name {count_cycle[38]}
set_db -quiet {inst:picorv32/count_cycle_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[38]/Q} .original_name {count_cycle[38]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[39]} .original_name {{count_cycle[39]}}
set_db -quiet {inst:picorv32/count_cycle_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[39]} .single_bit_orig_name {count_cycle[39]}
set_db -quiet {inst:picorv32/count_cycle_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[39]/Q} .original_name {count_cycle[39]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[40]} .original_name {{count_cycle[40]}}
set_db -quiet {inst:picorv32/count_cycle_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[40]} .single_bit_orig_name {count_cycle[40]}
set_db -quiet {inst:picorv32/count_cycle_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[40]/Q} .original_name {count_cycle[40]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[41]} .original_name {{count_cycle[41]}}
set_db -quiet {inst:picorv32/count_cycle_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[41]} .single_bit_orig_name {count_cycle[41]}
set_db -quiet {inst:picorv32/count_cycle_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[41]/Q} .original_name {count_cycle[41]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[42]} .original_name {{count_cycle[42]}}
set_db -quiet {inst:picorv32/count_cycle_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[42]} .single_bit_orig_name {count_cycle[42]}
set_db -quiet {inst:picorv32/count_cycle_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[42]/Q} .original_name {count_cycle[42]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[43]} .original_name {{count_cycle[43]}}
set_db -quiet {inst:picorv32/count_cycle_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[43]} .single_bit_orig_name {count_cycle[43]}
set_db -quiet {inst:picorv32/count_cycle_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[43]/Q} .original_name {count_cycle[43]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[44]} .original_name {{count_cycle[44]}}
set_db -quiet {inst:picorv32/count_cycle_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[44]} .single_bit_orig_name {count_cycle[44]}
set_db -quiet {inst:picorv32/count_cycle_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[44]/Q} .original_name {count_cycle[44]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[45]} .original_name {{count_cycle[45]}}
set_db -quiet {inst:picorv32/count_cycle_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[45]} .single_bit_orig_name {count_cycle[45]}
set_db -quiet {inst:picorv32/count_cycle_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[45]/Q} .original_name {count_cycle[45]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[46]} .original_name {{count_cycle[46]}}
set_db -quiet {inst:picorv32/count_cycle_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[46]} .single_bit_orig_name {count_cycle[46]}
set_db -quiet {inst:picorv32/count_cycle_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[46]/Q} .original_name {count_cycle[46]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[47]} .original_name {{count_cycle[47]}}
set_db -quiet {inst:picorv32/count_cycle_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[47]} .single_bit_orig_name {count_cycle[47]}
set_db -quiet {inst:picorv32/count_cycle_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[47]/Q} .original_name {count_cycle[47]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[48]} .original_name {{count_cycle[48]}}
set_db -quiet {inst:picorv32/count_cycle_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[48]} .single_bit_orig_name {count_cycle[48]}
set_db -quiet {inst:picorv32/count_cycle_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[48]/Q} .original_name {count_cycle[48]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[49]} .original_name {{count_cycle[49]}}
set_db -quiet {inst:picorv32/count_cycle_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[49]} .single_bit_orig_name {count_cycle[49]}
set_db -quiet {inst:picorv32/count_cycle_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[49]/Q} .original_name {count_cycle[49]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[50]} .original_name {{count_cycle[50]}}
set_db -quiet {inst:picorv32/count_cycle_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[50]} .single_bit_orig_name {count_cycle[50]}
set_db -quiet {inst:picorv32/count_cycle_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[50]/Q} .original_name {count_cycle[50]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[51]} .original_name {{count_cycle[51]}}
set_db -quiet {inst:picorv32/count_cycle_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[51]} .single_bit_orig_name {count_cycle[51]}
set_db -quiet {inst:picorv32/count_cycle_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[51]/Q} .original_name {count_cycle[51]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[52]} .original_name {{count_cycle[52]}}
set_db -quiet {inst:picorv32/count_cycle_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[52]} .single_bit_orig_name {count_cycle[52]}
set_db -quiet {inst:picorv32/count_cycle_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[52]/Q} .original_name {count_cycle[52]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[53]} .original_name {{count_cycle[53]}}
set_db -quiet {inst:picorv32/count_cycle_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[53]} .single_bit_orig_name {count_cycle[53]}
set_db -quiet {inst:picorv32/count_cycle_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[53]/Q} .original_name {count_cycle[53]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[54]} .original_name {{count_cycle[54]}}
set_db -quiet {inst:picorv32/count_cycle_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[54]} .single_bit_orig_name {count_cycle[54]}
set_db -quiet {inst:picorv32/count_cycle_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[54]/Q} .original_name {count_cycle[54]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[55]} .original_name {{count_cycle[55]}}
set_db -quiet {inst:picorv32/count_cycle_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[55]} .single_bit_orig_name {count_cycle[55]}
set_db -quiet {inst:picorv32/count_cycle_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[55]/Q} .original_name {count_cycle[55]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[56]} .original_name {{count_cycle[56]}}
set_db -quiet {inst:picorv32/count_cycle_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[56]} .single_bit_orig_name {count_cycle[56]}
set_db -quiet {inst:picorv32/count_cycle_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[56]/Q} .original_name {count_cycle[56]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[57]} .original_name {{count_cycle[57]}}
set_db -quiet {inst:picorv32/count_cycle_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[57]} .single_bit_orig_name {count_cycle[57]}
set_db -quiet {inst:picorv32/count_cycle_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[57]/Q} .original_name {count_cycle[57]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[58]} .original_name {{count_cycle[58]}}
set_db -quiet {inst:picorv32/count_cycle_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[58]} .single_bit_orig_name {count_cycle[58]}
set_db -quiet {inst:picorv32/count_cycle_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[58]/Q} .original_name {count_cycle[58]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[59]} .original_name {{count_cycle[59]}}
set_db -quiet {inst:picorv32/count_cycle_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[59]} .single_bit_orig_name {count_cycle[59]}
set_db -quiet {inst:picorv32/count_cycle_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[59]/Q} .original_name {count_cycle[59]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[60]} .original_name {{count_cycle[60]}}
set_db -quiet {inst:picorv32/count_cycle_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[60]} .single_bit_orig_name {count_cycle[60]}
set_db -quiet {inst:picorv32/count_cycle_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[60]/Q} .original_name {count_cycle[60]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[61]} .original_name {{count_cycle[61]}}
set_db -quiet {inst:picorv32/count_cycle_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[61]} .single_bit_orig_name {count_cycle[61]}
set_db -quiet {inst:picorv32/count_cycle_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[61]/Q} .original_name {count_cycle[61]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[62]} .original_name {{count_cycle[62]}}
set_db -quiet {inst:picorv32/count_cycle_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[62]} .single_bit_orig_name {count_cycle[62]}
set_db -quiet {inst:picorv32/count_cycle_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[62]/Q} .original_name {count_cycle[62]/q}
set_db -quiet {inst:picorv32/count_cycle_reg[63]} .original_name {{count_cycle[63]}}
set_db -quiet {inst:picorv32/count_cycle_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_cycle_reg[63]} .single_bit_orig_name {count_cycle[63]}
set_db -quiet {inst:picorv32/count_cycle_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_cycle_reg[63]/Q} .original_name {count_cycle[63]/q}
set_db -quiet {inst:picorv32/count_instr_reg[0]} .original_name {{count_instr[0]}}
set_db -quiet {inst:picorv32/count_instr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[0]} .single_bit_orig_name {count_instr[0]}
set_db -quiet {inst:picorv32/count_instr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[0]/Q} .original_name {count_instr[0]/q}
set_db -quiet {inst:picorv32/count_instr_reg[1]} .original_name {{count_instr[1]}}
set_db -quiet {inst:picorv32/count_instr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[1]} .single_bit_orig_name {count_instr[1]}
set_db -quiet {inst:picorv32/count_instr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[1]/Q} .original_name {count_instr[1]/q}
set_db -quiet {inst:picorv32/count_instr_reg[2]} .original_name {{count_instr[2]}}
set_db -quiet {inst:picorv32/count_instr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[2]} .single_bit_orig_name {count_instr[2]}
set_db -quiet {inst:picorv32/count_instr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[2]/Q} .original_name {count_instr[2]/q}
set_db -quiet {inst:picorv32/count_instr_reg[3]} .original_name {{count_instr[3]}}
set_db -quiet {inst:picorv32/count_instr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[3]} .single_bit_orig_name {count_instr[3]}
set_db -quiet {inst:picorv32/count_instr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[3]/Q} .original_name {count_instr[3]/q}
set_db -quiet {inst:picorv32/count_instr_reg[4]} .original_name {{count_instr[4]}}
set_db -quiet {inst:picorv32/count_instr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[4]} .single_bit_orig_name {count_instr[4]}
set_db -quiet {inst:picorv32/count_instr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[4]/Q} .original_name {count_instr[4]/q}
set_db -quiet {inst:picorv32/count_instr_reg[5]} .original_name {{count_instr[5]}}
set_db -quiet {inst:picorv32/count_instr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[5]} .single_bit_orig_name {count_instr[5]}
set_db -quiet {inst:picorv32/count_instr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[5]/Q} .original_name {count_instr[5]/q}
set_db -quiet {inst:picorv32/count_instr_reg[6]} .original_name {{count_instr[6]}}
set_db -quiet {inst:picorv32/count_instr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[6]} .single_bit_orig_name {count_instr[6]}
set_db -quiet {inst:picorv32/count_instr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[6]/Q} .original_name {count_instr[6]/q}
set_db -quiet {inst:picorv32/count_instr_reg[7]} .original_name {{count_instr[7]}}
set_db -quiet {inst:picorv32/count_instr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[7]} .single_bit_orig_name {count_instr[7]}
set_db -quiet {inst:picorv32/count_instr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[7]/Q} .original_name {count_instr[7]/q}
set_db -quiet {inst:picorv32/count_instr_reg[8]} .original_name {{count_instr[8]}}
set_db -quiet {inst:picorv32/count_instr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[8]} .single_bit_orig_name {count_instr[8]}
set_db -quiet {inst:picorv32/count_instr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[8]/Q} .original_name {count_instr[8]/q}
set_db -quiet {inst:picorv32/count_instr_reg[9]} .original_name {{count_instr[9]}}
set_db -quiet {inst:picorv32/count_instr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[9]} .single_bit_orig_name {count_instr[9]}
set_db -quiet {inst:picorv32/count_instr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[9]/Q} .original_name {count_instr[9]/q}
set_db -quiet {inst:picorv32/count_instr_reg[10]} .original_name {{count_instr[10]}}
set_db -quiet {inst:picorv32/count_instr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[10]} .single_bit_orig_name {count_instr[10]}
set_db -quiet {inst:picorv32/count_instr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[10]/Q} .original_name {count_instr[10]/q}
set_db -quiet {inst:picorv32/count_instr_reg[11]} .original_name {{count_instr[11]}}
set_db -quiet {inst:picorv32/count_instr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[11]} .single_bit_orig_name {count_instr[11]}
set_db -quiet {inst:picorv32/count_instr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[11]/Q} .original_name {count_instr[11]/q}
set_db -quiet {inst:picorv32/count_instr_reg[12]} .original_name {{count_instr[12]}}
set_db -quiet {inst:picorv32/count_instr_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[12]} .single_bit_orig_name {count_instr[12]}
set_db -quiet {inst:picorv32/count_instr_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[12]/Q} .original_name {count_instr[12]/q}
set_db -quiet {inst:picorv32/count_instr_reg[13]} .original_name {{count_instr[13]}}
set_db -quiet {inst:picorv32/count_instr_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[13]} .single_bit_orig_name {count_instr[13]}
set_db -quiet {inst:picorv32/count_instr_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[13]/Q} .original_name {count_instr[13]/q}
set_db -quiet {inst:picorv32/count_instr_reg[14]} .original_name {{count_instr[14]}}
set_db -quiet {inst:picorv32/count_instr_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[14]} .single_bit_orig_name {count_instr[14]}
set_db -quiet {inst:picorv32/count_instr_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[14]/Q} .original_name {count_instr[14]/q}
set_db -quiet {inst:picorv32/count_instr_reg[15]} .original_name {{count_instr[15]}}
set_db -quiet {inst:picorv32/count_instr_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[15]} .single_bit_orig_name {count_instr[15]}
set_db -quiet {inst:picorv32/count_instr_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[15]/Q} .original_name {count_instr[15]/q}
set_db -quiet {inst:picorv32/count_instr_reg[16]} .original_name {{count_instr[16]}}
set_db -quiet {inst:picorv32/count_instr_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[16]} .single_bit_orig_name {count_instr[16]}
set_db -quiet {inst:picorv32/count_instr_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[16]/Q} .original_name {count_instr[16]/q}
set_db -quiet {inst:picorv32/count_instr_reg[17]} .original_name {{count_instr[17]}}
set_db -quiet {inst:picorv32/count_instr_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[17]} .single_bit_orig_name {count_instr[17]}
set_db -quiet {inst:picorv32/count_instr_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[17]/Q} .original_name {count_instr[17]/q}
set_db -quiet {inst:picorv32/count_instr_reg[18]} .original_name {{count_instr[18]}}
set_db -quiet {inst:picorv32/count_instr_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[18]} .single_bit_orig_name {count_instr[18]}
set_db -quiet {inst:picorv32/count_instr_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[18]/Q} .original_name {count_instr[18]/q}
set_db -quiet {inst:picorv32/count_instr_reg[19]} .original_name {{count_instr[19]}}
set_db -quiet {inst:picorv32/count_instr_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[19]} .single_bit_orig_name {count_instr[19]}
set_db -quiet {inst:picorv32/count_instr_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[19]/Q} .original_name {count_instr[19]/q}
set_db -quiet {inst:picorv32/count_instr_reg[20]} .original_name {{count_instr[20]}}
set_db -quiet {inst:picorv32/count_instr_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[20]} .single_bit_orig_name {count_instr[20]}
set_db -quiet {inst:picorv32/count_instr_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[20]/Q} .original_name {count_instr[20]/q}
set_db -quiet {inst:picorv32/count_instr_reg[21]} .original_name {{count_instr[21]}}
set_db -quiet {inst:picorv32/count_instr_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[21]} .single_bit_orig_name {count_instr[21]}
set_db -quiet {inst:picorv32/count_instr_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[21]/Q} .original_name {count_instr[21]/q}
set_db -quiet {inst:picorv32/count_instr_reg[22]} .original_name {{count_instr[22]}}
set_db -quiet {inst:picorv32/count_instr_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[22]} .single_bit_orig_name {count_instr[22]}
set_db -quiet {inst:picorv32/count_instr_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[22]/Q} .original_name {count_instr[22]/q}
set_db -quiet {inst:picorv32/count_instr_reg[23]} .original_name {{count_instr[23]}}
set_db -quiet {inst:picorv32/count_instr_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[23]} .single_bit_orig_name {count_instr[23]}
set_db -quiet {inst:picorv32/count_instr_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[23]/Q} .original_name {count_instr[23]/q}
set_db -quiet {inst:picorv32/count_instr_reg[24]} .original_name {{count_instr[24]}}
set_db -quiet {inst:picorv32/count_instr_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[24]} .single_bit_orig_name {count_instr[24]}
set_db -quiet {inst:picorv32/count_instr_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[24]/Q} .original_name {count_instr[24]/q}
set_db -quiet {inst:picorv32/count_instr_reg[25]} .original_name {{count_instr[25]}}
set_db -quiet {inst:picorv32/count_instr_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[25]} .single_bit_orig_name {count_instr[25]}
set_db -quiet {inst:picorv32/count_instr_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[25]/Q} .original_name {count_instr[25]/q}
set_db -quiet {inst:picorv32/count_instr_reg[26]} .original_name {{count_instr[26]}}
set_db -quiet {inst:picorv32/count_instr_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[26]} .single_bit_orig_name {count_instr[26]}
set_db -quiet {inst:picorv32/count_instr_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[26]/Q} .original_name {count_instr[26]/q}
set_db -quiet {inst:picorv32/count_instr_reg[27]} .original_name {{count_instr[27]}}
set_db -quiet {inst:picorv32/count_instr_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[27]} .single_bit_orig_name {count_instr[27]}
set_db -quiet {inst:picorv32/count_instr_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[27]/Q} .original_name {count_instr[27]/q}
set_db -quiet {inst:picorv32/count_instr_reg[28]} .original_name {{count_instr[28]}}
set_db -quiet {inst:picorv32/count_instr_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[28]} .single_bit_orig_name {count_instr[28]}
set_db -quiet {inst:picorv32/count_instr_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[28]/Q} .original_name {count_instr[28]/q}
set_db -quiet {inst:picorv32/count_instr_reg[29]} .original_name {{count_instr[29]}}
set_db -quiet {inst:picorv32/count_instr_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[29]} .single_bit_orig_name {count_instr[29]}
set_db -quiet {inst:picorv32/count_instr_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[29]/Q} .original_name {count_instr[29]/q}
set_db -quiet {inst:picorv32/count_instr_reg[30]} .original_name {{count_instr[30]}}
set_db -quiet {inst:picorv32/count_instr_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[30]} .single_bit_orig_name {count_instr[30]}
set_db -quiet {inst:picorv32/count_instr_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[30]/Q} .original_name {count_instr[30]/q}
set_db -quiet {inst:picorv32/count_instr_reg[31]} .original_name {{count_instr[31]}}
set_db -quiet {inst:picorv32/count_instr_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[31]} .single_bit_orig_name {count_instr[31]}
set_db -quiet {inst:picorv32/count_instr_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[31]/Q} .original_name {count_instr[31]/q}
set_db -quiet {inst:picorv32/count_instr_reg[32]} .original_name {{count_instr[32]}}
set_db -quiet {inst:picorv32/count_instr_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[32]} .single_bit_orig_name {count_instr[32]}
set_db -quiet {inst:picorv32/count_instr_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[32]/Q} .original_name {count_instr[32]/q}
set_db -quiet {inst:picorv32/count_instr_reg[33]} .original_name {{count_instr[33]}}
set_db -quiet {inst:picorv32/count_instr_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[33]} .single_bit_orig_name {count_instr[33]}
set_db -quiet {inst:picorv32/count_instr_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[33]/Q} .original_name {count_instr[33]/q}
set_db -quiet {inst:picorv32/count_instr_reg[34]} .original_name {{count_instr[34]}}
set_db -quiet {inst:picorv32/count_instr_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[34]} .single_bit_orig_name {count_instr[34]}
set_db -quiet {inst:picorv32/count_instr_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[34]/Q} .original_name {count_instr[34]/q}
set_db -quiet {inst:picorv32/count_instr_reg[35]} .original_name {{count_instr[35]}}
set_db -quiet {inst:picorv32/count_instr_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[35]} .single_bit_orig_name {count_instr[35]}
set_db -quiet {inst:picorv32/count_instr_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[35]/Q} .original_name {count_instr[35]/q}
set_db -quiet {inst:picorv32/count_instr_reg[36]} .original_name {{count_instr[36]}}
set_db -quiet {inst:picorv32/count_instr_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[36]} .single_bit_orig_name {count_instr[36]}
set_db -quiet {inst:picorv32/count_instr_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[36]/Q} .original_name {count_instr[36]/q}
set_db -quiet {inst:picorv32/count_instr_reg[37]} .original_name {{count_instr[37]}}
set_db -quiet {inst:picorv32/count_instr_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[37]} .single_bit_orig_name {count_instr[37]}
set_db -quiet {inst:picorv32/count_instr_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[37]/Q} .original_name {count_instr[37]/q}
set_db -quiet {inst:picorv32/count_instr_reg[38]} .original_name {{count_instr[38]}}
set_db -quiet {inst:picorv32/count_instr_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[38]} .single_bit_orig_name {count_instr[38]}
set_db -quiet {inst:picorv32/count_instr_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[38]/Q} .original_name {count_instr[38]/q}
set_db -quiet {inst:picorv32/count_instr_reg[39]} .original_name {{count_instr[39]}}
set_db -quiet {inst:picorv32/count_instr_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[39]} .single_bit_orig_name {count_instr[39]}
set_db -quiet {inst:picorv32/count_instr_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[39]/Q} .original_name {count_instr[39]/q}
set_db -quiet {inst:picorv32/count_instr_reg[40]} .original_name {{count_instr[40]}}
set_db -quiet {inst:picorv32/count_instr_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[40]} .single_bit_orig_name {count_instr[40]}
set_db -quiet {inst:picorv32/count_instr_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[40]/Q} .original_name {count_instr[40]/q}
set_db -quiet {inst:picorv32/count_instr_reg[41]} .original_name {{count_instr[41]}}
set_db -quiet {inst:picorv32/count_instr_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[41]} .single_bit_orig_name {count_instr[41]}
set_db -quiet {inst:picorv32/count_instr_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[41]/Q} .original_name {count_instr[41]/q}
set_db -quiet {inst:picorv32/count_instr_reg[42]} .original_name {{count_instr[42]}}
set_db -quiet {inst:picorv32/count_instr_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[42]} .single_bit_orig_name {count_instr[42]}
set_db -quiet {inst:picorv32/count_instr_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[42]/Q} .original_name {count_instr[42]/q}
set_db -quiet {inst:picorv32/count_instr_reg[43]} .original_name {{count_instr[43]}}
set_db -quiet {inst:picorv32/count_instr_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[43]} .single_bit_orig_name {count_instr[43]}
set_db -quiet {inst:picorv32/count_instr_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[43]/Q} .original_name {count_instr[43]/q}
set_db -quiet {inst:picorv32/count_instr_reg[44]} .original_name {{count_instr[44]}}
set_db -quiet {inst:picorv32/count_instr_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[44]} .single_bit_orig_name {count_instr[44]}
set_db -quiet {inst:picorv32/count_instr_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[44]/Q} .original_name {count_instr[44]/q}
set_db -quiet {inst:picorv32/count_instr_reg[45]} .original_name {{count_instr[45]}}
set_db -quiet {inst:picorv32/count_instr_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[45]} .single_bit_orig_name {count_instr[45]}
set_db -quiet {inst:picorv32/count_instr_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[45]/Q} .original_name {count_instr[45]/q}
set_db -quiet {inst:picorv32/count_instr_reg[46]} .original_name {{count_instr[46]}}
set_db -quiet {inst:picorv32/count_instr_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[46]} .single_bit_orig_name {count_instr[46]}
set_db -quiet {inst:picorv32/count_instr_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[46]/Q} .original_name {count_instr[46]/q}
set_db -quiet {inst:picorv32/count_instr_reg[47]} .original_name {{count_instr[47]}}
set_db -quiet {inst:picorv32/count_instr_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[47]} .single_bit_orig_name {count_instr[47]}
set_db -quiet {inst:picorv32/count_instr_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[47]/Q} .original_name {count_instr[47]/q}
set_db -quiet {inst:picorv32/count_instr_reg[48]} .original_name {{count_instr[48]}}
set_db -quiet {inst:picorv32/count_instr_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[48]} .single_bit_orig_name {count_instr[48]}
set_db -quiet {inst:picorv32/count_instr_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[48]/Q} .original_name {count_instr[48]/q}
set_db -quiet {inst:picorv32/count_instr_reg[49]} .original_name {{count_instr[49]}}
set_db -quiet {inst:picorv32/count_instr_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[49]} .single_bit_orig_name {count_instr[49]}
set_db -quiet {inst:picorv32/count_instr_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[49]/Q} .original_name {count_instr[49]/q}
set_db -quiet {inst:picorv32/count_instr_reg[50]} .original_name {{count_instr[50]}}
set_db -quiet {inst:picorv32/count_instr_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[50]} .single_bit_orig_name {count_instr[50]}
set_db -quiet {inst:picorv32/count_instr_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[50]/Q} .original_name {count_instr[50]/q}
set_db -quiet {inst:picorv32/count_instr_reg[51]} .original_name {{count_instr[51]}}
set_db -quiet {inst:picorv32/count_instr_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[51]} .single_bit_orig_name {count_instr[51]}
set_db -quiet {inst:picorv32/count_instr_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[51]/Q} .original_name {count_instr[51]/q}
set_db -quiet {inst:picorv32/count_instr_reg[52]} .original_name {{count_instr[52]}}
set_db -quiet {inst:picorv32/count_instr_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[52]} .single_bit_orig_name {count_instr[52]}
set_db -quiet {inst:picorv32/count_instr_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[52]/Q} .original_name {count_instr[52]/q}
set_db -quiet {inst:picorv32/count_instr_reg[53]} .original_name {{count_instr[53]}}
set_db -quiet {inst:picorv32/count_instr_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[53]} .single_bit_orig_name {count_instr[53]}
set_db -quiet {inst:picorv32/count_instr_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[53]/Q} .original_name {count_instr[53]/q}
set_db -quiet {inst:picorv32/count_instr_reg[54]} .original_name {{count_instr[54]}}
set_db -quiet {inst:picorv32/count_instr_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[54]} .single_bit_orig_name {count_instr[54]}
set_db -quiet {inst:picorv32/count_instr_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[54]/Q} .original_name {count_instr[54]/q}
set_db -quiet {inst:picorv32/count_instr_reg[55]} .original_name {{count_instr[55]}}
set_db -quiet {inst:picorv32/count_instr_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[55]} .single_bit_orig_name {count_instr[55]}
set_db -quiet {inst:picorv32/count_instr_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[55]/Q} .original_name {count_instr[55]/q}
set_db -quiet {inst:picorv32/count_instr_reg[56]} .original_name {{count_instr[56]}}
set_db -quiet {inst:picorv32/count_instr_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[56]} .single_bit_orig_name {count_instr[56]}
set_db -quiet {inst:picorv32/count_instr_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[56]/Q} .original_name {count_instr[56]/q}
set_db -quiet {inst:picorv32/count_instr_reg[57]} .original_name {{count_instr[57]}}
set_db -quiet {inst:picorv32/count_instr_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[57]} .single_bit_orig_name {count_instr[57]}
set_db -quiet {inst:picorv32/count_instr_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[57]/Q} .original_name {count_instr[57]/q}
set_db -quiet {inst:picorv32/count_instr_reg[58]} .original_name {{count_instr[58]}}
set_db -quiet {inst:picorv32/count_instr_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[58]} .single_bit_orig_name {count_instr[58]}
set_db -quiet {inst:picorv32/count_instr_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[58]/Q} .original_name {count_instr[58]/q}
set_db -quiet {inst:picorv32/count_instr_reg[59]} .original_name {{count_instr[59]}}
set_db -quiet {inst:picorv32/count_instr_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[59]} .single_bit_orig_name {count_instr[59]}
set_db -quiet {inst:picorv32/count_instr_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[59]/Q} .original_name {count_instr[59]/q}
set_db -quiet {inst:picorv32/count_instr_reg[60]} .original_name {{count_instr[60]}}
set_db -quiet {inst:picorv32/count_instr_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[60]} .single_bit_orig_name {count_instr[60]}
set_db -quiet {inst:picorv32/count_instr_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[60]/Q} .original_name {count_instr[60]/q}
set_db -quiet {inst:picorv32/count_instr_reg[61]} .original_name {{count_instr[61]}}
set_db -quiet {inst:picorv32/count_instr_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[61]} .single_bit_orig_name {count_instr[61]}
set_db -quiet {inst:picorv32/count_instr_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[61]/Q} .original_name {count_instr[61]/q}
set_db -quiet {inst:picorv32/count_instr_reg[62]} .original_name {{count_instr[62]}}
set_db -quiet {inst:picorv32/count_instr_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[62]} .single_bit_orig_name {count_instr[62]}
set_db -quiet {inst:picorv32/count_instr_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[62]/Q} .original_name {count_instr[62]/q}
set_db -quiet {inst:picorv32/count_instr_reg[63]} .original_name {{count_instr[63]}}
set_db -quiet {inst:picorv32/count_instr_reg[63]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/count_instr_reg[63]} .single_bit_orig_name {count_instr[63]}
set_db -quiet {inst:picorv32/count_instr_reg[63]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/count_instr_reg[63]/Q} .original_name {count_instr[63]/q}
set_db -quiet {inst:picorv32/cpu_state_reg[0]} .original_name {{cpu_state[0]}}
set_db -quiet {inst:picorv32/cpu_state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpu_state_reg[0]} .single_bit_orig_name {cpu_state[0]}
set_db -quiet {inst:picorv32/cpu_state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpu_state_reg[0]/Q} .original_name {cpu_state[0]/q}
set_db -quiet {inst:picorv32/cpu_state_reg[1]} .original_name {{cpu_state[1]}}
set_db -quiet {inst:picorv32/cpu_state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpu_state_reg[1]} .single_bit_orig_name {cpu_state[1]}
set_db -quiet {inst:picorv32/cpu_state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpu_state_reg[1]/Q} .original_name {cpu_state[1]/q}
set_db -quiet {inst:picorv32/cpu_state_reg[2]} .original_name {{cpu_state[2]}}
set_db -quiet {inst:picorv32/cpu_state_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpu_state_reg[2]} .single_bit_orig_name {cpu_state[2]}
set_db -quiet {inst:picorv32/cpu_state_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpu_state_reg[2]/Q} .original_name {cpu_state[2]/q}
set_db -quiet {inst:picorv32/cpu_state_reg[3]} .original_name {{cpu_state[3]}}
set_db -quiet {inst:picorv32/cpu_state_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpu_state_reg[3]} .single_bit_orig_name {cpu_state[3]}
set_db -quiet {inst:picorv32/cpu_state_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpu_state_reg[3]/Q} .original_name {cpu_state[3]/q}
set_db -quiet {inst:picorv32/cpu_state_reg[5]} .original_name {{cpu_state[5]}}
set_db -quiet {inst:picorv32/cpu_state_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpu_state_reg[5]} .single_bit_orig_name {cpu_state[5]}
set_db -quiet {inst:picorv32/cpu_state_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpu_state_reg[5]/Q} .original_name {cpu_state[5]/q}
set_db -quiet {inst:picorv32/cpu_state_reg[6]} .original_name {{cpu_state[6]}}
set_db -quiet {inst:picorv32/cpu_state_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpu_state_reg[6]} .single_bit_orig_name {cpu_state[6]}
set_db -quiet {inst:picorv32/cpu_state_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpu_state_reg[6]/Q} .original_name {cpu_state[6]/q}
set_db -quiet {inst:picorv32/cpu_state_reg[7]} .original_name {{cpu_state[7]}}
set_db -quiet {inst:picorv32/cpu_state_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpu_state_reg[7]} .single_bit_orig_name {cpu_state[7]}
set_db -quiet {inst:picorv32/cpu_state_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpu_state_reg[7]/Q} .original_name {cpu_state[7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][0]} .original_name {{cpuregs[1][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][0]} .single_bit_orig_name {cpuregs[1][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][0]/Q} .original_name {cpuregs[1][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][1]} .original_name {{cpuregs[1][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][1]} .single_bit_orig_name {cpuregs[1][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][1]/Q} .original_name {cpuregs[1][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][2]} .original_name {{cpuregs[1][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][2]} .single_bit_orig_name {cpuregs[1][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][2]/Q} .original_name {cpuregs[1][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][3]} .original_name {{cpuregs[1][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][3]} .single_bit_orig_name {cpuregs[1][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][3]/Q} .original_name {cpuregs[1][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][4]} .original_name {{cpuregs[1][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][4]} .single_bit_orig_name {cpuregs[1][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][4]/Q} .original_name {cpuregs[1][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][5]} .original_name {{cpuregs[1][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][5]} .single_bit_orig_name {cpuregs[1][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][5]/Q} .original_name {cpuregs[1][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][6]} .original_name {{cpuregs[1][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][6]} .single_bit_orig_name {cpuregs[1][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][6]/Q} .original_name {cpuregs[1][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][7]} .original_name {{cpuregs[1][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][7]} .single_bit_orig_name {cpuregs[1][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][7]/Q} .original_name {cpuregs[1][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][8]} .original_name {{cpuregs[1][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][8]} .single_bit_orig_name {cpuregs[1][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][8]/Q} .original_name {cpuregs[1][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][9]} .original_name {{cpuregs[1][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][9]} .single_bit_orig_name {cpuregs[1][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][9]/Q} .original_name {cpuregs[1][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][10]} .original_name {{cpuregs[1][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][10]} .single_bit_orig_name {cpuregs[1][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][10]/Q} .original_name {cpuregs[1][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][11]} .original_name {{cpuregs[1][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][11]} .single_bit_orig_name {cpuregs[1][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][11]/Q} .original_name {cpuregs[1][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][12]} .original_name {{cpuregs[1][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][12]} .single_bit_orig_name {cpuregs[1][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][12]/Q} .original_name {cpuregs[1][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][13]} .original_name {{cpuregs[1][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][13]} .single_bit_orig_name {cpuregs[1][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][13]/Q} .original_name {cpuregs[1][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][14]} .original_name {{cpuregs[1][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][14]} .single_bit_orig_name {cpuregs[1][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][14]/Q} .original_name {cpuregs[1][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][15]} .original_name {{cpuregs[1][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][15]} .single_bit_orig_name {cpuregs[1][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][15]/Q} .original_name {cpuregs[1][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][16]} .original_name {{cpuregs[1][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][16]} .single_bit_orig_name {cpuregs[1][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][16]/Q} .original_name {cpuregs[1][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][17]} .original_name {{cpuregs[1][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][17]} .single_bit_orig_name {cpuregs[1][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][17]/Q} .original_name {cpuregs[1][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][18]} .original_name {{cpuregs[1][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][18]} .single_bit_orig_name {cpuregs[1][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][18]/Q} .original_name {cpuregs[1][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][19]} .original_name {{cpuregs[1][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][19]} .single_bit_orig_name {cpuregs[1][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][19]/Q} .original_name {cpuregs[1][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][20]} .original_name {{cpuregs[1][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][20]} .single_bit_orig_name {cpuregs[1][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][20]/Q} .original_name {cpuregs[1][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][21]} .original_name {{cpuregs[1][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][21]} .single_bit_orig_name {cpuregs[1][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][21]/Q} .original_name {cpuregs[1][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][22]} .original_name {{cpuregs[1][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][22]} .single_bit_orig_name {cpuregs[1][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][22]/Q} .original_name {cpuregs[1][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][23]} .original_name {{cpuregs[1][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][23]} .single_bit_orig_name {cpuregs[1][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][23]/Q} .original_name {cpuregs[1][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][24]} .original_name {{cpuregs[1][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][24]} .single_bit_orig_name {cpuregs[1][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][24]/Q} .original_name {cpuregs[1][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][25]} .original_name {{cpuregs[1][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][25]} .single_bit_orig_name {cpuregs[1][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][25]/Q} .original_name {cpuregs[1][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][26]} .original_name {{cpuregs[1][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][26]} .single_bit_orig_name {cpuregs[1][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][26]/Q} .original_name {cpuregs[1][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][27]} .original_name {{cpuregs[1][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][27]} .single_bit_orig_name {cpuregs[1][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][27]/Q} .original_name {cpuregs[1][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][28]} .original_name {{cpuregs[1][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][28]} .single_bit_orig_name {cpuregs[1][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][28]/Q} .original_name {cpuregs[1][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][29]} .original_name {{cpuregs[1][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][29]} .single_bit_orig_name {cpuregs[1][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][29]/Q} .original_name {cpuregs[1][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][30]} .original_name {{cpuregs[1][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][30]} .single_bit_orig_name {cpuregs[1][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][30]/Q} .original_name {cpuregs[1][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[1][31]} .original_name {{cpuregs[1][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[1][31]} .single_bit_orig_name {cpuregs[1][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[1][31]/Q} .original_name {cpuregs[1][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][0]} .original_name {{cpuregs[2][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][0]} .single_bit_orig_name {cpuregs[2][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][0]/Q} .original_name {cpuregs[2][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][1]} .original_name {{cpuregs[2][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][1]} .single_bit_orig_name {cpuregs[2][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][1]/Q} .original_name {cpuregs[2][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][2]} .original_name {{cpuregs[2][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][2]} .single_bit_orig_name {cpuregs[2][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][2]/Q} .original_name {cpuregs[2][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][3]} .original_name {{cpuregs[2][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][3]} .single_bit_orig_name {cpuregs[2][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][3]/Q} .original_name {cpuregs[2][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][4]} .original_name {{cpuregs[2][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][4]} .single_bit_orig_name {cpuregs[2][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][4]/Q} .original_name {cpuregs[2][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][5]} .original_name {{cpuregs[2][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][5]} .single_bit_orig_name {cpuregs[2][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][5]/Q} .original_name {cpuregs[2][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][6]} .original_name {{cpuregs[2][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][6]} .single_bit_orig_name {cpuregs[2][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][6]/Q} .original_name {cpuregs[2][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][7]} .original_name {{cpuregs[2][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][7]} .single_bit_orig_name {cpuregs[2][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][7]/Q} .original_name {cpuregs[2][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][8]} .original_name {{cpuregs[2][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][8]} .single_bit_orig_name {cpuregs[2][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][8]/Q} .original_name {cpuregs[2][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][9]} .original_name {{cpuregs[2][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][9]} .single_bit_orig_name {cpuregs[2][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][9]/Q} .original_name {cpuregs[2][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][10]} .original_name {{cpuregs[2][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][10]} .single_bit_orig_name {cpuregs[2][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][10]/Q} .original_name {cpuregs[2][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][11]} .original_name {{cpuregs[2][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][11]} .single_bit_orig_name {cpuregs[2][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][11]/Q} .original_name {cpuregs[2][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][12]} .original_name {{cpuregs[2][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][12]} .single_bit_orig_name {cpuregs[2][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][12]/Q} .original_name {cpuregs[2][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][13]} .original_name {{cpuregs[2][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][13]} .single_bit_orig_name {cpuregs[2][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][13]/Q} .original_name {cpuregs[2][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][14]} .original_name {{cpuregs[2][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][14]} .single_bit_orig_name {cpuregs[2][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][14]/Q} .original_name {cpuregs[2][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][15]} .original_name {{cpuregs[2][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][15]} .single_bit_orig_name {cpuregs[2][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][15]/Q} .original_name {cpuregs[2][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][16]} .original_name {{cpuregs[2][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][16]} .single_bit_orig_name {cpuregs[2][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][16]/Q} .original_name {cpuregs[2][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][17]} .original_name {{cpuregs[2][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][17]} .single_bit_orig_name {cpuregs[2][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][17]/Q} .original_name {cpuregs[2][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][18]} .original_name {{cpuregs[2][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][18]} .single_bit_orig_name {cpuregs[2][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][18]/Q} .original_name {cpuregs[2][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][19]} .original_name {{cpuregs[2][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][19]} .single_bit_orig_name {cpuregs[2][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][19]/Q} .original_name {cpuregs[2][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][20]} .original_name {{cpuregs[2][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][20]} .single_bit_orig_name {cpuregs[2][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][20]/Q} .original_name {cpuregs[2][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][21]} .original_name {{cpuregs[2][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][21]} .single_bit_orig_name {cpuregs[2][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][21]/Q} .original_name {cpuregs[2][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][22]} .original_name {{cpuregs[2][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][22]} .single_bit_orig_name {cpuregs[2][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][22]/Q} .original_name {cpuregs[2][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][23]} .original_name {{cpuregs[2][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][23]} .single_bit_orig_name {cpuregs[2][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][23]/Q} .original_name {cpuregs[2][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][24]} .original_name {{cpuregs[2][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][24]} .single_bit_orig_name {cpuregs[2][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][24]/Q} .original_name {cpuregs[2][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][25]} .original_name {{cpuregs[2][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][25]} .single_bit_orig_name {cpuregs[2][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][25]/Q} .original_name {cpuregs[2][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][26]} .original_name {{cpuregs[2][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][26]} .single_bit_orig_name {cpuregs[2][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][26]/Q} .original_name {cpuregs[2][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][27]} .original_name {{cpuregs[2][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][27]} .single_bit_orig_name {cpuregs[2][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][27]/Q} .original_name {cpuregs[2][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][28]} .original_name {{cpuregs[2][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][28]} .single_bit_orig_name {cpuregs[2][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][28]/Q} .original_name {cpuregs[2][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][29]} .original_name {{cpuregs[2][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][29]} .single_bit_orig_name {cpuregs[2][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][29]/Q} .original_name {cpuregs[2][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][30]} .original_name {{cpuregs[2][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][30]} .single_bit_orig_name {cpuregs[2][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][30]/Q} .original_name {cpuregs[2][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[2][31]} .original_name {{cpuregs[2][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[2][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[2][31]} .single_bit_orig_name {cpuregs[2][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[2][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[2][31]/Q} .original_name {cpuregs[2][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][0]} .original_name {{cpuregs[3][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][0]} .single_bit_orig_name {cpuregs[3][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][0]/Q} .original_name {cpuregs[3][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][1]} .original_name {{cpuregs[3][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][1]} .single_bit_orig_name {cpuregs[3][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][1]/Q} .original_name {cpuregs[3][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][2]} .original_name {{cpuregs[3][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][2]} .single_bit_orig_name {cpuregs[3][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][2]/Q} .original_name {cpuregs[3][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][3]} .original_name {{cpuregs[3][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][3]} .single_bit_orig_name {cpuregs[3][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][3]/Q} .original_name {cpuregs[3][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][4]} .original_name {{cpuregs[3][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][4]} .single_bit_orig_name {cpuregs[3][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][4]/Q} .original_name {cpuregs[3][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][5]} .original_name {{cpuregs[3][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][5]} .single_bit_orig_name {cpuregs[3][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][5]/Q} .original_name {cpuregs[3][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][6]} .original_name {{cpuregs[3][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][6]} .single_bit_orig_name {cpuregs[3][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][6]/Q} .original_name {cpuregs[3][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][7]} .original_name {{cpuregs[3][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][7]} .single_bit_orig_name {cpuregs[3][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][7]/Q} .original_name {cpuregs[3][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][8]} .original_name {{cpuregs[3][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][8]} .single_bit_orig_name {cpuregs[3][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][8]/Q} .original_name {cpuregs[3][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][9]} .original_name {{cpuregs[3][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][9]} .single_bit_orig_name {cpuregs[3][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][9]/Q} .original_name {cpuregs[3][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][10]} .original_name {{cpuregs[3][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][10]} .single_bit_orig_name {cpuregs[3][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][10]/Q} .original_name {cpuregs[3][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][11]} .original_name {{cpuregs[3][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][11]} .single_bit_orig_name {cpuregs[3][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][11]/Q} .original_name {cpuregs[3][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][12]} .original_name {{cpuregs[3][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][12]} .single_bit_orig_name {cpuregs[3][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][12]/Q} .original_name {cpuregs[3][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][13]} .original_name {{cpuregs[3][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][13]} .single_bit_orig_name {cpuregs[3][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][13]/Q} .original_name {cpuregs[3][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][14]} .original_name {{cpuregs[3][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][14]} .single_bit_orig_name {cpuregs[3][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][14]/Q} .original_name {cpuregs[3][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][15]} .original_name {{cpuregs[3][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][15]} .single_bit_orig_name {cpuregs[3][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][15]/Q} .original_name {cpuregs[3][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][16]} .original_name {{cpuregs[3][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][16]} .single_bit_orig_name {cpuregs[3][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][16]/Q} .original_name {cpuregs[3][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][17]} .original_name {{cpuregs[3][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][17]} .single_bit_orig_name {cpuregs[3][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][17]/Q} .original_name {cpuregs[3][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][18]} .original_name {{cpuregs[3][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][18]} .single_bit_orig_name {cpuregs[3][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][18]/Q} .original_name {cpuregs[3][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][19]} .original_name {{cpuregs[3][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][19]} .single_bit_orig_name {cpuregs[3][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][19]/Q} .original_name {cpuregs[3][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][20]} .original_name {{cpuregs[3][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][20]} .single_bit_orig_name {cpuregs[3][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][20]/Q} .original_name {cpuregs[3][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][21]} .original_name {{cpuregs[3][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][21]} .single_bit_orig_name {cpuregs[3][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][21]/Q} .original_name {cpuregs[3][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][22]} .original_name {{cpuregs[3][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][22]} .single_bit_orig_name {cpuregs[3][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][22]/Q} .original_name {cpuregs[3][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][23]} .original_name {{cpuregs[3][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][23]} .single_bit_orig_name {cpuregs[3][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][23]/Q} .original_name {cpuregs[3][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][24]} .original_name {{cpuregs[3][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][24]} .single_bit_orig_name {cpuregs[3][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][24]/Q} .original_name {cpuregs[3][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][25]} .original_name {{cpuregs[3][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][25]} .single_bit_orig_name {cpuregs[3][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][25]/Q} .original_name {cpuregs[3][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][26]} .original_name {{cpuregs[3][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][26]} .single_bit_orig_name {cpuregs[3][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][26]/Q} .original_name {cpuregs[3][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][27]} .original_name {{cpuregs[3][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][27]} .single_bit_orig_name {cpuregs[3][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][27]/Q} .original_name {cpuregs[3][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][28]} .original_name {{cpuregs[3][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][28]} .single_bit_orig_name {cpuregs[3][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][28]/Q} .original_name {cpuregs[3][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][29]} .original_name {{cpuregs[3][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][29]} .single_bit_orig_name {cpuregs[3][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][29]/Q} .original_name {cpuregs[3][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][30]} .original_name {{cpuregs[3][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][30]} .single_bit_orig_name {cpuregs[3][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][30]/Q} .original_name {cpuregs[3][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[3][31]} .original_name {{cpuregs[3][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[3][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[3][31]} .single_bit_orig_name {cpuregs[3][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[3][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[3][31]/Q} .original_name {cpuregs[3][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][0]} .original_name {{cpuregs[4][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][0]} .single_bit_orig_name {cpuregs[4][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][0]/Q} .original_name {cpuregs[4][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][1]} .original_name {{cpuregs[4][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][1]} .single_bit_orig_name {cpuregs[4][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][1]/Q} .original_name {cpuregs[4][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][2]} .original_name {{cpuregs[4][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][2]} .single_bit_orig_name {cpuregs[4][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][2]/Q} .original_name {cpuregs[4][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][3]} .original_name {{cpuregs[4][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][3]} .single_bit_orig_name {cpuregs[4][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][3]/Q} .original_name {cpuregs[4][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][4]} .original_name {{cpuregs[4][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][4]} .single_bit_orig_name {cpuregs[4][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][4]/Q} .original_name {cpuregs[4][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][5]} .original_name {{cpuregs[4][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][5]} .single_bit_orig_name {cpuregs[4][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][5]/Q} .original_name {cpuregs[4][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][6]} .original_name {{cpuregs[4][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][6]} .single_bit_orig_name {cpuregs[4][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][6]/Q} .original_name {cpuregs[4][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][7]} .original_name {{cpuregs[4][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][7]} .single_bit_orig_name {cpuregs[4][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][7]/Q} .original_name {cpuregs[4][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][8]} .original_name {{cpuregs[4][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][8]} .single_bit_orig_name {cpuregs[4][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][8]/Q} .original_name {cpuregs[4][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][9]} .original_name {{cpuregs[4][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][9]} .single_bit_orig_name {cpuregs[4][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][9]/Q} .original_name {cpuregs[4][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][10]} .original_name {{cpuregs[4][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][10]} .single_bit_orig_name {cpuregs[4][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][10]/Q} .original_name {cpuregs[4][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][11]} .original_name {{cpuregs[4][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][11]} .single_bit_orig_name {cpuregs[4][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][11]/Q} .original_name {cpuregs[4][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][12]} .original_name {{cpuregs[4][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][12]} .single_bit_orig_name {cpuregs[4][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][12]/Q} .original_name {cpuregs[4][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][13]} .original_name {{cpuregs[4][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][13]} .single_bit_orig_name {cpuregs[4][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][13]/Q} .original_name {cpuregs[4][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][14]} .original_name {{cpuregs[4][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][14]} .single_bit_orig_name {cpuregs[4][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][14]/Q} .original_name {cpuregs[4][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][15]} .original_name {{cpuregs[4][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][15]} .single_bit_orig_name {cpuregs[4][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][15]/Q} .original_name {cpuregs[4][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][16]} .original_name {{cpuregs[4][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][16]} .single_bit_orig_name {cpuregs[4][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][16]/Q} .original_name {cpuregs[4][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][17]} .original_name {{cpuregs[4][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][17]} .single_bit_orig_name {cpuregs[4][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][17]/Q} .original_name {cpuregs[4][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][18]} .original_name {{cpuregs[4][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][18]} .single_bit_orig_name {cpuregs[4][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][18]/Q} .original_name {cpuregs[4][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][19]} .original_name {{cpuregs[4][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][19]} .single_bit_orig_name {cpuregs[4][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][19]/Q} .original_name {cpuregs[4][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][20]} .original_name {{cpuregs[4][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][20]} .single_bit_orig_name {cpuregs[4][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][20]/Q} .original_name {cpuregs[4][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][21]} .original_name {{cpuregs[4][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][21]} .single_bit_orig_name {cpuregs[4][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][21]/Q} .original_name {cpuregs[4][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][22]} .original_name {{cpuregs[4][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][22]} .single_bit_orig_name {cpuregs[4][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][22]/Q} .original_name {cpuregs[4][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][23]} .original_name {{cpuregs[4][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][23]} .single_bit_orig_name {cpuregs[4][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][23]/Q} .original_name {cpuregs[4][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][24]} .original_name {{cpuregs[4][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][24]} .single_bit_orig_name {cpuregs[4][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][24]/Q} .original_name {cpuregs[4][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][25]} .original_name {{cpuregs[4][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][25]} .single_bit_orig_name {cpuregs[4][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][25]/Q} .original_name {cpuregs[4][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][26]} .original_name {{cpuregs[4][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][26]} .single_bit_orig_name {cpuregs[4][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][26]/Q} .original_name {cpuregs[4][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][27]} .original_name {{cpuregs[4][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][27]} .single_bit_orig_name {cpuregs[4][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][27]/Q} .original_name {cpuregs[4][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][28]} .original_name {{cpuregs[4][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][28]} .single_bit_orig_name {cpuregs[4][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][28]/Q} .original_name {cpuregs[4][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][29]} .original_name {{cpuregs[4][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][29]} .single_bit_orig_name {cpuregs[4][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][29]/Q} .original_name {cpuregs[4][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][30]} .original_name {{cpuregs[4][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][30]} .single_bit_orig_name {cpuregs[4][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][30]/Q} .original_name {cpuregs[4][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[4][31]} .original_name {{cpuregs[4][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[4][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[4][31]} .single_bit_orig_name {cpuregs[4][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[4][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[4][31]/Q} .original_name {cpuregs[4][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][0]} .original_name {{cpuregs[5][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][0]} .single_bit_orig_name {cpuregs[5][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][0]/Q} .original_name {cpuregs[5][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][1]} .original_name {{cpuregs[5][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][1]} .single_bit_orig_name {cpuregs[5][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][1]/Q} .original_name {cpuregs[5][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][2]} .original_name {{cpuregs[5][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][2]} .single_bit_orig_name {cpuregs[5][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][2]/Q} .original_name {cpuregs[5][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][3]} .original_name {{cpuregs[5][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][3]} .single_bit_orig_name {cpuregs[5][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][3]/Q} .original_name {cpuregs[5][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][4]} .original_name {{cpuregs[5][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][4]} .single_bit_orig_name {cpuregs[5][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][4]/Q} .original_name {cpuregs[5][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][5]} .original_name {{cpuregs[5][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][5]} .single_bit_orig_name {cpuregs[5][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][5]/Q} .original_name {cpuregs[5][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][6]} .original_name {{cpuregs[5][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][6]} .single_bit_orig_name {cpuregs[5][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][6]/Q} .original_name {cpuregs[5][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][7]} .original_name {{cpuregs[5][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][7]} .single_bit_orig_name {cpuregs[5][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][7]/Q} .original_name {cpuregs[5][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][8]} .original_name {{cpuregs[5][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][8]} .single_bit_orig_name {cpuregs[5][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][8]/Q} .original_name {cpuregs[5][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][9]} .original_name {{cpuregs[5][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][9]} .single_bit_orig_name {cpuregs[5][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][9]/Q} .original_name {cpuregs[5][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][10]} .original_name {{cpuregs[5][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][10]} .single_bit_orig_name {cpuregs[5][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][10]/Q} .original_name {cpuregs[5][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][11]} .original_name {{cpuregs[5][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][11]} .single_bit_orig_name {cpuregs[5][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][11]/Q} .original_name {cpuregs[5][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][12]} .original_name {{cpuregs[5][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][12]} .single_bit_orig_name {cpuregs[5][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][12]/Q} .original_name {cpuregs[5][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][13]} .original_name {{cpuregs[5][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][13]} .single_bit_orig_name {cpuregs[5][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][13]/Q} .original_name {cpuregs[5][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][14]} .original_name {{cpuregs[5][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][14]} .single_bit_orig_name {cpuregs[5][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][14]/Q} .original_name {cpuregs[5][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][15]} .original_name {{cpuregs[5][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][15]} .single_bit_orig_name {cpuregs[5][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][15]/Q} .original_name {cpuregs[5][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][16]} .original_name {{cpuregs[5][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][16]} .single_bit_orig_name {cpuregs[5][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][16]/Q} .original_name {cpuregs[5][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][17]} .original_name {{cpuregs[5][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][17]} .single_bit_orig_name {cpuregs[5][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][17]/Q} .original_name {cpuregs[5][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][18]} .original_name {{cpuregs[5][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][18]} .single_bit_orig_name {cpuregs[5][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][18]/Q} .original_name {cpuregs[5][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][19]} .original_name {{cpuregs[5][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][19]} .single_bit_orig_name {cpuregs[5][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][19]/Q} .original_name {cpuregs[5][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][20]} .original_name {{cpuregs[5][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][20]} .single_bit_orig_name {cpuregs[5][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][20]/Q} .original_name {cpuregs[5][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][21]} .original_name {{cpuregs[5][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][21]} .single_bit_orig_name {cpuregs[5][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][21]/Q} .original_name {cpuregs[5][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][22]} .original_name {{cpuregs[5][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][22]} .single_bit_orig_name {cpuregs[5][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][22]/Q} .original_name {cpuregs[5][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][23]} .original_name {{cpuregs[5][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][23]} .single_bit_orig_name {cpuregs[5][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][23]/Q} .original_name {cpuregs[5][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][24]} .original_name {{cpuregs[5][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][24]} .single_bit_orig_name {cpuregs[5][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][24]/Q} .original_name {cpuregs[5][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][25]} .original_name {{cpuregs[5][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][25]} .single_bit_orig_name {cpuregs[5][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][25]/Q} .original_name {cpuregs[5][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][26]} .original_name {{cpuregs[5][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][26]} .single_bit_orig_name {cpuregs[5][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][26]/Q} .original_name {cpuregs[5][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][27]} .original_name {{cpuregs[5][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][27]} .single_bit_orig_name {cpuregs[5][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][27]/Q} .original_name {cpuregs[5][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][28]} .original_name {{cpuregs[5][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][28]} .single_bit_orig_name {cpuregs[5][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][28]/Q} .original_name {cpuregs[5][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][29]} .original_name {{cpuregs[5][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][29]} .single_bit_orig_name {cpuregs[5][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][29]/Q} .original_name {cpuregs[5][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][30]} .original_name {{cpuregs[5][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][30]} .single_bit_orig_name {cpuregs[5][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][30]/Q} .original_name {cpuregs[5][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[5][31]} .original_name {{cpuregs[5][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[5][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[5][31]} .single_bit_orig_name {cpuregs[5][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[5][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[5][31]/Q} .original_name {cpuregs[5][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][0]} .original_name {{cpuregs[6][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][0]} .single_bit_orig_name {cpuregs[6][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][0]/Q} .original_name {cpuregs[6][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][1]} .original_name {{cpuregs[6][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][1]} .single_bit_orig_name {cpuregs[6][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][1]/Q} .original_name {cpuregs[6][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][2]} .original_name {{cpuregs[6][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][2]} .single_bit_orig_name {cpuregs[6][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][2]/Q} .original_name {cpuregs[6][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][3]} .original_name {{cpuregs[6][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][3]} .single_bit_orig_name {cpuregs[6][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][3]/Q} .original_name {cpuregs[6][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][4]} .original_name {{cpuregs[6][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][4]} .single_bit_orig_name {cpuregs[6][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][4]/Q} .original_name {cpuregs[6][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][5]} .original_name {{cpuregs[6][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][5]} .single_bit_orig_name {cpuregs[6][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][5]/Q} .original_name {cpuregs[6][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][6]} .original_name {{cpuregs[6][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][6]} .single_bit_orig_name {cpuregs[6][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][6]/Q} .original_name {cpuregs[6][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][7]} .original_name {{cpuregs[6][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][7]} .single_bit_orig_name {cpuregs[6][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][7]/Q} .original_name {cpuregs[6][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][8]} .original_name {{cpuregs[6][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][8]} .single_bit_orig_name {cpuregs[6][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][8]/Q} .original_name {cpuregs[6][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][9]} .original_name {{cpuregs[6][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][9]} .single_bit_orig_name {cpuregs[6][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][9]/Q} .original_name {cpuregs[6][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][10]} .original_name {{cpuregs[6][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][10]} .single_bit_orig_name {cpuregs[6][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][10]/Q} .original_name {cpuregs[6][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][11]} .original_name {{cpuregs[6][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][11]} .single_bit_orig_name {cpuregs[6][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][11]/Q} .original_name {cpuregs[6][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][12]} .original_name {{cpuregs[6][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][12]} .single_bit_orig_name {cpuregs[6][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][12]/Q} .original_name {cpuregs[6][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][13]} .original_name {{cpuregs[6][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][13]} .single_bit_orig_name {cpuregs[6][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][13]/Q} .original_name {cpuregs[6][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][14]} .original_name {{cpuregs[6][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][14]} .single_bit_orig_name {cpuregs[6][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][14]/Q} .original_name {cpuregs[6][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][15]} .original_name {{cpuregs[6][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][15]} .single_bit_orig_name {cpuregs[6][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][15]/Q} .original_name {cpuregs[6][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][16]} .original_name {{cpuregs[6][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][16]} .single_bit_orig_name {cpuregs[6][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][16]/Q} .original_name {cpuregs[6][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][17]} .original_name {{cpuregs[6][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][17]} .single_bit_orig_name {cpuregs[6][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][17]/Q} .original_name {cpuregs[6][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][18]} .original_name {{cpuregs[6][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][18]} .single_bit_orig_name {cpuregs[6][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][18]/Q} .original_name {cpuregs[6][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][19]} .original_name {{cpuregs[6][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][19]} .single_bit_orig_name {cpuregs[6][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][19]/Q} .original_name {cpuregs[6][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][20]} .original_name {{cpuregs[6][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][20]} .single_bit_orig_name {cpuregs[6][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][20]/Q} .original_name {cpuregs[6][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][21]} .original_name {{cpuregs[6][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][21]} .single_bit_orig_name {cpuregs[6][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][21]/Q} .original_name {cpuregs[6][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][22]} .original_name {{cpuregs[6][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][22]} .single_bit_orig_name {cpuregs[6][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][22]/Q} .original_name {cpuregs[6][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][23]} .original_name {{cpuregs[6][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][23]} .single_bit_orig_name {cpuregs[6][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][23]/Q} .original_name {cpuregs[6][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][24]} .original_name {{cpuregs[6][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][24]} .single_bit_orig_name {cpuregs[6][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][24]/Q} .original_name {cpuregs[6][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][25]} .original_name {{cpuregs[6][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][25]} .single_bit_orig_name {cpuregs[6][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][25]/Q} .original_name {cpuregs[6][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][26]} .original_name {{cpuregs[6][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][26]} .single_bit_orig_name {cpuregs[6][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][26]/Q} .original_name {cpuregs[6][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][27]} .original_name {{cpuregs[6][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][27]} .single_bit_orig_name {cpuregs[6][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][27]/Q} .original_name {cpuregs[6][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][28]} .original_name {{cpuregs[6][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][28]} .single_bit_orig_name {cpuregs[6][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][28]/Q} .original_name {cpuregs[6][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][29]} .original_name {{cpuregs[6][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][29]} .single_bit_orig_name {cpuregs[6][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][29]/Q} .original_name {cpuregs[6][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][30]} .original_name {{cpuregs[6][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][30]} .single_bit_orig_name {cpuregs[6][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][30]/Q} .original_name {cpuregs[6][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[6][31]} .original_name {{cpuregs[6][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[6][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[6][31]} .single_bit_orig_name {cpuregs[6][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[6][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[6][31]/Q} .original_name {cpuregs[6][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][0]} .original_name {{cpuregs[7][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][0]} .single_bit_orig_name {cpuregs[7][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][0]/Q} .original_name {cpuregs[7][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][1]} .original_name {{cpuregs[7][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][1]} .single_bit_orig_name {cpuregs[7][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][1]/Q} .original_name {cpuregs[7][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][2]} .original_name {{cpuregs[7][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][2]} .single_bit_orig_name {cpuregs[7][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][2]/Q} .original_name {cpuregs[7][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][3]} .original_name {{cpuregs[7][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][3]} .single_bit_orig_name {cpuregs[7][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][3]/Q} .original_name {cpuregs[7][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][4]} .original_name {{cpuregs[7][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][4]} .single_bit_orig_name {cpuregs[7][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][4]/Q} .original_name {cpuregs[7][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][5]} .original_name {{cpuregs[7][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][5]} .single_bit_orig_name {cpuregs[7][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][5]/Q} .original_name {cpuregs[7][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][6]} .original_name {{cpuregs[7][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][6]} .single_bit_orig_name {cpuregs[7][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][6]/Q} .original_name {cpuregs[7][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][7]} .original_name {{cpuregs[7][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][7]} .single_bit_orig_name {cpuregs[7][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][7]/Q} .original_name {cpuregs[7][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][8]} .original_name {{cpuregs[7][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][8]} .single_bit_orig_name {cpuregs[7][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][8]/Q} .original_name {cpuregs[7][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][9]} .original_name {{cpuregs[7][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][9]} .single_bit_orig_name {cpuregs[7][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][9]/Q} .original_name {cpuregs[7][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][10]} .original_name {{cpuregs[7][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][10]} .single_bit_orig_name {cpuregs[7][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][10]/Q} .original_name {cpuregs[7][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][11]} .original_name {{cpuregs[7][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][11]} .single_bit_orig_name {cpuregs[7][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][11]/Q} .original_name {cpuregs[7][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][12]} .original_name {{cpuregs[7][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][12]} .single_bit_orig_name {cpuregs[7][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][12]/Q} .original_name {cpuregs[7][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][13]} .original_name {{cpuregs[7][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][13]} .single_bit_orig_name {cpuregs[7][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][13]/Q} .original_name {cpuregs[7][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][14]} .original_name {{cpuregs[7][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][14]} .single_bit_orig_name {cpuregs[7][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][14]/Q} .original_name {cpuregs[7][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][15]} .original_name {{cpuregs[7][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][15]} .single_bit_orig_name {cpuregs[7][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][15]/Q} .original_name {cpuregs[7][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][16]} .original_name {{cpuregs[7][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][16]} .single_bit_orig_name {cpuregs[7][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][16]/Q} .original_name {cpuregs[7][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][17]} .original_name {{cpuregs[7][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][17]} .single_bit_orig_name {cpuregs[7][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][17]/Q} .original_name {cpuregs[7][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][18]} .original_name {{cpuregs[7][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][18]} .single_bit_orig_name {cpuregs[7][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][18]/Q} .original_name {cpuregs[7][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][19]} .original_name {{cpuregs[7][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][19]} .single_bit_orig_name {cpuregs[7][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][19]/Q} .original_name {cpuregs[7][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][20]} .original_name {{cpuregs[7][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][20]} .single_bit_orig_name {cpuregs[7][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][20]/Q} .original_name {cpuregs[7][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][21]} .original_name {{cpuregs[7][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][21]} .single_bit_orig_name {cpuregs[7][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][21]/Q} .original_name {cpuregs[7][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][22]} .original_name {{cpuregs[7][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][22]} .single_bit_orig_name {cpuregs[7][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][22]/Q} .original_name {cpuregs[7][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][23]} .original_name {{cpuregs[7][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][23]} .single_bit_orig_name {cpuregs[7][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][23]/Q} .original_name {cpuregs[7][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][24]} .original_name {{cpuregs[7][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][24]} .single_bit_orig_name {cpuregs[7][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][24]/Q} .original_name {cpuregs[7][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][25]} .original_name {{cpuregs[7][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][25]} .single_bit_orig_name {cpuregs[7][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][25]/Q} .original_name {cpuregs[7][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][26]} .original_name {{cpuregs[7][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][26]} .single_bit_orig_name {cpuregs[7][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][26]/Q} .original_name {cpuregs[7][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][27]} .original_name {{cpuregs[7][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][27]} .single_bit_orig_name {cpuregs[7][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][27]/Q} .original_name {cpuregs[7][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][28]} .original_name {{cpuregs[7][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][28]} .single_bit_orig_name {cpuregs[7][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][28]/Q} .original_name {cpuregs[7][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][29]} .original_name {{cpuregs[7][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][29]} .single_bit_orig_name {cpuregs[7][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][29]/Q} .original_name {cpuregs[7][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][30]} .original_name {{cpuregs[7][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][30]} .single_bit_orig_name {cpuregs[7][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][30]/Q} .original_name {cpuregs[7][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[7][31]} .original_name {{cpuregs[7][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[7][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[7][31]} .single_bit_orig_name {cpuregs[7][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[7][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[7][31]/Q} .original_name {cpuregs[7][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][0]} .original_name {{cpuregs[8][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][0]} .single_bit_orig_name {cpuregs[8][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][0]/Q} .original_name {cpuregs[8][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][1]} .original_name {{cpuregs[8][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][1]} .single_bit_orig_name {cpuregs[8][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][1]/Q} .original_name {cpuregs[8][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][2]} .original_name {{cpuregs[8][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][2]} .single_bit_orig_name {cpuregs[8][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][2]/Q} .original_name {cpuregs[8][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][3]} .original_name {{cpuregs[8][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][3]} .single_bit_orig_name {cpuregs[8][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][3]/Q} .original_name {cpuregs[8][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][4]} .original_name {{cpuregs[8][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][4]} .single_bit_orig_name {cpuregs[8][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][4]/Q} .original_name {cpuregs[8][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][5]} .original_name {{cpuregs[8][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][5]} .single_bit_orig_name {cpuregs[8][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][5]/Q} .original_name {cpuregs[8][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][6]} .original_name {{cpuregs[8][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][6]} .single_bit_orig_name {cpuregs[8][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][6]/Q} .original_name {cpuregs[8][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][7]} .original_name {{cpuregs[8][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][7]} .single_bit_orig_name {cpuregs[8][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][7]/Q} .original_name {cpuregs[8][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][8]} .original_name {{cpuregs[8][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][8]} .single_bit_orig_name {cpuregs[8][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][8]/Q} .original_name {cpuregs[8][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][9]} .original_name {{cpuregs[8][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][9]} .single_bit_orig_name {cpuregs[8][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][9]/Q} .original_name {cpuregs[8][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][10]} .original_name {{cpuregs[8][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][10]} .single_bit_orig_name {cpuregs[8][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][10]/Q} .original_name {cpuregs[8][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][11]} .original_name {{cpuregs[8][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][11]} .single_bit_orig_name {cpuregs[8][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][11]/Q} .original_name {cpuregs[8][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][12]} .original_name {{cpuregs[8][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][12]} .single_bit_orig_name {cpuregs[8][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][12]/Q} .original_name {cpuregs[8][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][13]} .original_name {{cpuregs[8][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][13]} .single_bit_orig_name {cpuregs[8][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][13]/Q} .original_name {cpuregs[8][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][14]} .original_name {{cpuregs[8][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][14]} .single_bit_orig_name {cpuregs[8][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][14]/Q} .original_name {cpuregs[8][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][15]} .original_name {{cpuregs[8][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][15]} .single_bit_orig_name {cpuregs[8][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][15]/Q} .original_name {cpuregs[8][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][16]} .original_name {{cpuregs[8][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][16]} .single_bit_orig_name {cpuregs[8][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][16]/Q} .original_name {cpuregs[8][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][17]} .original_name {{cpuregs[8][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][17]} .single_bit_orig_name {cpuregs[8][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][17]/Q} .original_name {cpuregs[8][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][18]} .original_name {{cpuregs[8][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][18]} .single_bit_orig_name {cpuregs[8][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][18]/Q} .original_name {cpuregs[8][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][19]} .original_name {{cpuregs[8][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][19]} .single_bit_orig_name {cpuregs[8][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][19]/Q} .original_name {cpuregs[8][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][20]} .original_name {{cpuregs[8][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][20]} .single_bit_orig_name {cpuregs[8][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][20]/Q} .original_name {cpuregs[8][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][21]} .original_name {{cpuregs[8][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][21]} .single_bit_orig_name {cpuregs[8][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][21]/Q} .original_name {cpuregs[8][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][22]} .original_name {{cpuregs[8][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][22]} .single_bit_orig_name {cpuregs[8][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][22]/Q} .original_name {cpuregs[8][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][23]} .original_name {{cpuregs[8][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][23]} .single_bit_orig_name {cpuregs[8][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][23]/Q} .original_name {cpuregs[8][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][24]} .original_name {{cpuregs[8][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][24]} .single_bit_orig_name {cpuregs[8][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][24]/Q} .original_name {cpuregs[8][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][25]} .original_name {{cpuregs[8][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][25]} .single_bit_orig_name {cpuregs[8][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][25]/Q} .original_name {cpuregs[8][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][26]} .original_name {{cpuregs[8][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][26]} .single_bit_orig_name {cpuregs[8][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][26]/Q} .original_name {cpuregs[8][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][27]} .original_name {{cpuregs[8][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][27]} .single_bit_orig_name {cpuregs[8][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][27]/Q} .original_name {cpuregs[8][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][28]} .original_name {{cpuregs[8][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][28]} .single_bit_orig_name {cpuregs[8][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][28]/Q} .original_name {cpuregs[8][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][29]} .original_name {{cpuregs[8][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][29]} .single_bit_orig_name {cpuregs[8][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][29]/Q} .original_name {cpuregs[8][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][30]} .original_name {{cpuregs[8][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][30]} .single_bit_orig_name {cpuregs[8][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][30]/Q} .original_name {cpuregs[8][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[8][31]} .original_name {{cpuregs[8][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[8][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[8][31]} .single_bit_orig_name {cpuregs[8][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[8][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[8][31]/Q} .original_name {cpuregs[8][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][0]} .original_name {{cpuregs[9][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][0]} .single_bit_orig_name {cpuregs[9][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][0]/Q} .original_name {cpuregs[9][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][1]} .original_name {{cpuregs[9][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][1]} .single_bit_orig_name {cpuregs[9][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][1]/Q} .original_name {cpuregs[9][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][2]} .original_name {{cpuregs[9][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][2]} .single_bit_orig_name {cpuregs[9][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][2]/Q} .original_name {cpuregs[9][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][3]} .original_name {{cpuregs[9][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][3]} .single_bit_orig_name {cpuregs[9][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][3]/Q} .original_name {cpuregs[9][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][4]} .original_name {{cpuregs[9][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][4]} .single_bit_orig_name {cpuregs[9][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][4]/Q} .original_name {cpuregs[9][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][5]} .original_name {{cpuregs[9][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][5]} .single_bit_orig_name {cpuregs[9][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][5]/Q} .original_name {cpuregs[9][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][6]} .original_name {{cpuregs[9][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][6]} .single_bit_orig_name {cpuregs[9][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][6]/Q} .original_name {cpuregs[9][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][7]} .original_name {{cpuregs[9][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][7]} .single_bit_orig_name {cpuregs[9][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][7]/Q} .original_name {cpuregs[9][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][8]} .original_name {{cpuregs[9][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][8]} .single_bit_orig_name {cpuregs[9][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][8]/Q} .original_name {cpuregs[9][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][9]} .original_name {{cpuregs[9][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][9]} .single_bit_orig_name {cpuregs[9][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][9]/Q} .original_name {cpuregs[9][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][10]} .original_name {{cpuregs[9][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][10]} .single_bit_orig_name {cpuregs[9][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][10]/Q} .original_name {cpuregs[9][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][11]} .original_name {{cpuregs[9][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][11]} .single_bit_orig_name {cpuregs[9][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][11]/Q} .original_name {cpuregs[9][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][12]} .original_name {{cpuregs[9][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][12]} .single_bit_orig_name {cpuregs[9][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][12]/Q} .original_name {cpuregs[9][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][13]} .original_name {{cpuregs[9][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][13]} .single_bit_orig_name {cpuregs[9][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][13]/Q} .original_name {cpuregs[9][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][14]} .original_name {{cpuregs[9][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][14]} .single_bit_orig_name {cpuregs[9][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][14]/Q} .original_name {cpuregs[9][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][15]} .original_name {{cpuregs[9][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][15]} .single_bit_orig_name {cpuregs[9][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][15]/Q} .original_name {cpuregs[9][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][16]} .original_name {{cpuregs[9][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][16]} .single_bit_orig_name {cpuregs[9][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][16]/Q} .original_name {cpuregs[9][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][17]} .original_name {{cpuregs[9][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][17]} .single_bit_orig_name {cpuregs[9][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][17]/Q} .original_name {cpuregs[9][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][18]} .original_name {{cpuregs[9][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][18]} .single_bit_orig_name {cpuregs[9][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][18]/Q} .original_name {cpuregs[9][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][19]} .original_name {{cpuregs[9][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][19]} .single_bit_orig_name {cpuregs[9][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][19]/Q} .original_name {cpuregs[9][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][20]} .original_name {{cpuregs[9][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][20]} .single_bit_orig_name {cpuregs[9][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][20]/Q} .original_name {cpuregs[9][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][21]} .original_name {{cpuregs[9][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][21]} .single_bit_orig_name {cpuregs[9][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][21]/Q} .original_name {cpuregs[9][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][22]} .original_name {{cpuregs[9][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][22]} .single_bit_orig_name {cpuregs[9][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][22]/Q} .original_name {cpuregs[9][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][23]} .original_name {{cpuregs[9][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][23]} .single_bit_orig_name {cpuregs[9][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][23]/Q} .original_name {cpuregs[9][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][24]} .original_name {{cpuregs[9][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][24]} .single_bit_orig_name {cpuregs[9][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][24]/Q} .original_name {cpuregs[9][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][25]} .original_name {{cpuregs[9][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][25]} .single_bit_orig_name {cpuregs[9][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][25]/Q} .original_name {cpuregs[9][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][26]} .original_name {{cpuregs[9][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][26]} .single_bit_orig_name {cpuregs[9][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][26]/Q} .original_name {cpuregs[9][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][27]} .original_name {{cpuregs[9][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][27]} .single_bit_orig_name {cpuregs[9][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][27]/Q} .original_name {cpuregs[9][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][28]} .original_name {{cpuregs[9][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][28]} .single_bit_orig_name {cpuregs[9][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][28]/Q} .original_name {cpuregs[9][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][29]} .original_name {{cpuregs[9][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][29]} .single_bit_orig_name {cpuregs[9][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][29]/Q} .original_name {cpuregs[9][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][30]} .original_name {{cpuregs[9][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][30]} .single_bit_orig_name {cpuregs[9][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][30]/Q} .original_name {cpuregs[9][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[9][31]} .original_name {{cpuregs[9][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[9][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[9][31]} .single_bit_orig_name {cpuregs[9][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[9][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[9][31]/Q} .original_name {cpuregs[9][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][0]} .original_name {{cpuregs[10][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][0]} .single_bit_orig_name {cpuregs[10][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][0]/Q} .original_name {cpuregs[10][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][1]} .original_name {{cpuregs[10][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][1]} .single_bit_orig_name {cpuregs[10][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][1]/Q} .original_name {cpuregs[10][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][2]} .original_name {{cpuregs[10][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][2]} .single_bit_orig_name {cpuregs[10][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][2]/Q} .original_name {cpuregs[10][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][3]} .original_name {{cpuregs[10][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][3]} .single_bit_orig_name {cpuregs[10][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][3]/Q} .original_name {cpuregs[10][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][4]} .original_name {{cpuregs[10][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][4]} .single_bit_orig_name {cpuregs[10][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][4]/Q} .original_name {cpuregs[10][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][5]} .original_name {{cpuregs[10][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][5]} .single_bit_orig_name {cpuregs[10][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][5]/Q} .original_name {cpuregs[10][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][6]} .original_name {{cpuregs[10][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][6]} .single_bit_orig_name {cpuregs[10][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][6]/Q} .original_name {cpuregs[10][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][7]} .original_name {{cpuregs[10][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][7]} .single_bit_orig_name {cpuregs[10][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][7]/Q} .original_name {cpuregs[10][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][8]} .original_name {{cpuregs[10][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][8]} .single_bit_orig_name {cpuregs[10][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][8]/Q} .original_name {cpuregs[10][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][9]} .original_name {{cpuregs[10][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][9]} .single_bit_orig_name {cpuregs[10][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][9]/Q} .original_name {cpuregs[10][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][10]} .original_name {{cpuregs[10][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][10]} .single_bit_orig_name {cpuregs[10][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][10]/Q} .original_name {cpuregs[10][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][11]} .original_name {{cpuregs[10][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][11]} .single_bit_orig_name {cpuregs[10][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][11]/Q} .original_name {cpuregs[10][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][12]} .original_name {{cpuregs[10][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][12]} .single_bit_orig_name {cpuregs[10][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][12]/Q} .original_name {cpuregs[10][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][13]} .original_name {{cpuregs[10][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][13]} .single_bit_orig_name {cpuregs[10][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][13]/Q} .original_name {cpuregs[10][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][14]} .original_name {{cpuregs[10][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][14]} .single_bit_orig_name {cpuregs[10][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][14]/Q} .original_name {cpuregs[10][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][15]} .original_name {{cpuregs[10][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][15]} .single_bit_orig_name {cpuregs[10][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][15]/Q} .original_name {cpuregs[10][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][16]} .original_name {{cpuregs[10][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][16]} .single_bit_orig_name {cpuregs[10][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][16]/Q} .original_name {cpuregs[10][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][17]} .original_name {{cpuregs[10][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][17]} .single_bit_orig_name {cpuregs[10][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][17]/Q} .original_name {cpuregs[10][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][18]} .original_name {{cpuregs[10][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][18]} .single_bit_orig_name {cpuregs[10][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][18]/Q} .original_name {cpuregs[10][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][19]} .original_name {{cpuregs[10][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][19]} .single_bit_orig_name {cpuregs[10][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][19]/Q} .original_name {cpuregs[10][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][20]} .original_name {{cpuregs[10][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][20]} .single_bit_orig_name {cpuregs[10][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][20]/Q} .original_name {cpuregs[10][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][21]} .original_name {{cpuregs[10][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][21]} .single_bit_orig_name {cpuregs[10][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][21]/Q} .original_name {cpuregs[10][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][22]} .original_name {{cpuregs[10][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][22]} .single_bit_orig_name {cpuregs[10][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][22]/Q} .original_name {cpuregs[10][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][23]} .original_name {{cpuregs[10][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][23]} .single_bit_orig_name {cpuregs[10][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][23]/Q} .original_name {cpuregs[10][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][24]} .original_name {{cpuregs[10][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][24]} .single_bit_orig_name {cpuregs[10][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][24]/Q} .original_name {cpuregs[10][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][25]} .original_name {{cpuregs[10][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][25]} .single_bit_orig_name {cpuregs[10][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][25]/Q} .original_name {cpuregs[10][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][26]} .original_name {{cpuregs[10][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][26]} .single_bit_orig_name {cpuregs[10][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][26]/Q} .original_name {cpuregs[10][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][27]} .original_name {{cpuregs[10][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][27]} .single_bit_orig_name {cpuregs[10][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][27]/Q} .original_name {cpuregs[10][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][28]} .original_name {{cpuregs[10][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][28]} .single_bit_orig_name {cpuregs[10][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][28]/Q} .original_name {cpuregs[10][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][29]} .original_name {{cpuregs[10][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][29]} .single_bit_orig_name {cpuregs[10][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][29]/Q} .original_name {cpuregs[10][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][30]} .original_name {{cpuregs[10][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][30]} .single_bit_orig_name {cpuregs[10][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][30]/Q} .original_name {cpuregs[10][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[10][31]} .original_name {{cpuregs[10][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[10][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[10][31]} .single_bit_orig_name {cpuregs[10][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[10][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[10][31]/Q} .original_name {cpuregs[10][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][0]} .original_name {{cpuregs[11][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][0]} .single_bit_orig_name {cpuregs[11][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][0]/Q} .original_name {cpuregs[11][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][1]} .original_name {{cpuregs[11][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][1]} .single_bit_orig_name {cpuregs[11][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][1]/Q} .original_name {cpuregs[11][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][2]} .original_name {{cpuregs[11][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][2]} .single_bit_orig_name {cpuregs[11][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][2]/Q} .original_name {cpuregs[11][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][3]} .original_name {{cpuregs[11][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][3]} .single_bit_orig_name {cpuregs[11][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][3]/Q} .original_name {cpuregs[11][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][4]} .original_name {{cpuregs[11][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][4]} .single_bit_orig_name {cpuregs[11][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][4]/Q} .original_name {cpuregs[11][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][5]} .original_name {{cpuregs[11][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][5]} .single_bit_orig_name {cpuregs[11][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][5]/Q} .original_name {cpuregs[11][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][6]} .original_name {{cpuregs[11][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][6]} .single_bit_orig_name {cpuregs[11][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][6]/Q} .original_name {cpuregs[11][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][7]} .original_name {{cpuregs[11][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][7]} .single_bit_orig_name {cpuregs[11][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][7]/Q} .original_name {cpuregs[11][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][8]} .original_name {{cpuregs[11][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][8]} .single_bit_orig_name {cpuregs[11][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][8]/Q} .original_name {cpuregs[11][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][9]} .original_name {{cpuregs[11][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][9]} .single_bit_orig_name {cpuregs[11][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][9]/Q} .original_name {cpuregs[11][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][10]} .original_name {{cpuregs[11][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][10]} .single_bit_orig_name {cpuregs[11][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][10]/Q} .original_name {cpuregs[11][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][11]} .original_name {{cpuregs[11][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][11]} .single_bit_orig_name {cpuregs[11][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][11]/Q} .original_name {cpuregs[11][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][12]} .original_name {{cpuregs[11][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][12]} .single_bit_orig_name {cpuregs[11][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][12]/Q} .original_name {cpuregs[11][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][13]} .original_name {{cpuregs[11][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][13]} .single_bit_orig_name {cpuregs[11][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][13]/Q} .original_name {cpuregs[11][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][14]} .original_name {{cpuregs[11][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][14]} .single_bit_orig_name {cpuregs[11][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][14]/Q} .original_name {cpuregs[11][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][15]} .original_name {{cpuregs[11][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][15]} .single_bit_orig_name {cpuregs[11][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][15]/Q} .original_name {cpuregs[11][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][16]} .original_name {{cpuregs[11][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][16]} .single_bit_orig_name {cpuregs[11][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][16]/Q} .original_name {cpuregs[11][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][17]} .original_name {{cpuregs[11][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][17]} .single_bit_orig_name {cpuregs[11][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][17]/Q} .original_name {cpuregs[11][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][18]} .original_name {{cpuregs[11][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][18]} .single_bit_orig_name {cpuregs[11][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][18]/Q} .original_name {cpuregs[11][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][19]} .original_name {{cpuregs[11][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][19]} .single_bit_orig_name {cpuregs[11][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][19]/Q} .original_name {cpuregs[11][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][20]} .original_name {{cpuregs[11][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][20]} .single_bit_orig_name {cpuregs[11][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][20]/Q} .original_name {cpuregs[11][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][21]} .original_name {{cpuregs[11][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][21]} .single_bit_orig_name {cpuregs[11][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][21]/Q} .original_name {cpuregs[11][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][22]} .original_name {{cpuregs[11][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][22]} .single_bit_orig_name {cpuregs[11][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][22]/Q} .original_name {cpuregs[11][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][23]} .original_name {{cpuregs[11][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][23]} .single_bit_orig_name {cpuregs[11][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][23]/Q} .original_name {cpuregs[11][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][24]} .original_name {{cpuregs[11][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][24]} .single_bit_orig_name {cpuregs[11][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][24]/Q} .original_name {cpuregs[11][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][25]} .original_name {{cpuregs[11][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][25]} .single_bit_orig_name {cpuregs[11][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][25]/Q} .original_name {cpuregs[11][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][26]} .original_name {{cpuregs[11][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][26]} .single_bit_orig_name {cpuregs[11][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][26]/Q} .original_name {cpuregs[11][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][27]} .original_name {{cpuregs[11][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][27]} .single_bit_orig_name {cpuregs[11][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][27]/Q} .original_name {cpuregs[11][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][28]} .original_name {{cpuregs[11][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][28]} .single_bit_orig_name {cpuregs[11][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][28]/Q} .original_name {cpuregs[11][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][29]} .original_name {{cpuregs[11][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][29]} .single_bit_orig_name {cpuregs[11][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][29]/Q} .original_name {cpuregs[11][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][30]} .original_name {{cpuregs[11][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][30]} .single_bit_orig_name {cpuregs[11][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][30]/Q} .original_name {cpuregs[11][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[11][31]} .original_name {{cpuregs[11][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[11][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[11][31]} .single_bit_orig_name {cpuregs[11][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[11][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[11][31]/Q} .original_name {cpuregs[11][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][0]} .original_name {{cpuregs[12][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][0]} .single_bit_orig_name {cpuregs[12][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][0]/Q} .original_name {cpuregs[12][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][1]} .original_name {{cpuregs[12][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][1]} .single_bit_orig_name {cpuregs[12][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][1]/Q} .original_name {cpuregs[12][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][2]} .original_name {{cpuregs[12][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][2]} .single_bit_orig_name {cpuregs[12][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][2]/Q} .original_name {cpuregs[12][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][3]} .original_name {{cpuregs[12][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][3]} .single_bit_orig_name {cpuregs[12][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][3]/Q} .original_name {cpuregs[12][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][4]} .original_name {{cpuregs[12][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][4]} .single_bit_orig_name {cpuregs[12][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][4]/Q} .original_name {cpuregs[12][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][5]} .original_name {{cpuregs[12][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][5]} .single_bit_orig_name {cpuregs[12][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][5]/Q} .original_name {cpuregs[12][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][6]} .original_name {{cpuregs[12][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][6]} .single_bit_orig_name {cpuregs[12][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][6]/Q} .original_name {cpuregs[12][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][7]} .original_name {{cpuregs[12][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][7]} .single_bit_orig_name {cpuregs[12][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][7]/Q} .original_name {cpuregs[12][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][8]} .original_name {{cpuregs[12][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][8]} .single_bit_orig_name {cpuregs[12][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][8]/Q} .original_name {cpuregs[12][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][9]} .original_name {{cpuregs[12][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][9]} .single_bit_orig_name {cpuregs[12][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][9]/Q} .original_name {cpuregs[12][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][10]} .original_name {{cpuregs[12][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][10]} .single_bit_orig_name {cpuregs[12][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][10]/Q} .original_name {cpuregs[12][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][11]} .original_name {{cpuregs[12][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][11]} .single_bit_orig_name {cpuregs[12][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][11]/Q} .original_name {cpuregs[12][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][12]} .original_name {{cpuregs[12][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][12]} .single_bit_orig_name {cpuregs[12][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][12]/Q} .original_name {cpuregs[12][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][13]} .original_name {{cpuregs[12][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][13]} .single_bit_orig_name {cpuregs[12][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][13]/Q} .original_name {cpuregs[12][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][14]} .original_name {{cpuregs[12][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][14]} .single_bit_orig_name {cpuregs[12][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][14]/Q} .original_name {cpuregs[12][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][15]} .original_name {{cpuregs[12][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][15]} .single_bit_orig_name {cpuregs[12][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][15]/Q} .original_name {cpuregs[12][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][16]} .original_name {{cpuregs[12][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][16]} .single_bit_orig_name {cpuregs[12][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][16]/Q} .original_name {cpuregs[12][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][17]} .original_name {{cpuregs[12][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][17]} .single_bit_orig_name {cpuregs[12][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][17]/Q} .original_name {cpuregs[12][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][18]} .original_name {{cpuregs[12][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][18]} .single_bit_orig_name {cpuregs[12][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][18]/Q} .original_name {cpuregs[12][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][19]} .original_name {{cpuregs[12][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][19]} .single_bit_orig_name {cpuregs[12][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][19]/Q} .original_name {cpuregs[12][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][20]} .original_name {{cpuregs[12][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][20]} .single_bit_orig_name {cpuregs[12][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][20]/Q} .original_name {cpuregs[12][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][21]} .original_name {{cpuregs[12][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][21]} .single_bit_orig_name {cpuregs[12][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][21]/Q} .original_name {cpuregs[12][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][22]} .original_name {{cpuregs[12][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][22]} .single_bit_orig_name {cpuregs[12][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][22]/Q} .original_name {cpuregs[12][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][23]} .original_name {{cpuregs[12][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][23]} .single_bit_orig_name {cpuregs[12][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][23]/Q} .original_name {cpuregs[12][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][24]} .original_name {{cpuregs[12][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][24]} .single_bit_orig_name {cpuregs[12][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][24]/Q} .original_name {cpuregs[12][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][25]} .original_name {{cpuregs[12][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][25]} .single_bit_orig_name {cpuregs[12][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][25]/Q} .original_name {cpuregs[12][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][26]} .original_name {{cpuregs[12][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][26]} .single_bit_orig_name {cpuregs[12][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][26]/Q} .original_name {cpuregs[12][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][27]} .original_name {{cpuregs[12][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][27]} .single_bit_orig_name {cpuregs[12][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][27]/Q} .original_name {cpuregs[12][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][28]} .original_name {{cpuregs[12][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][28]} .single_bit_orig_name {cpuregs[12][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][28]/Q} .original_name {cpuregs[12][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][29]} .original_name {{cpuregs[12][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][29]} .single_bit_orig_name {cpuregs[12][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][29]/Q} .original_name {cpuregs[12][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][30]} .original_name {{cpuregs[12][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][30]} .single_bit_orig_name {cpuregs[12][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][30]/Q} .original_name {cpuregs[12][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[12][31]} .original_name {{cpuregs[12][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[12][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[12][31]} .single_bit_orig_name {cpuregs[12][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[12][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[12][31]/Q} .original_name {cpuregs[12][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][0]} .original_name {{cpuregs[13][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][0]} .single_bit_orig_name {cpuregs[13][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][0]/Q} .original_name {cpuregs[13][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][1]} .original_name {{cpuregs[13][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][1]} .single_bit_orig_name {cpuregs[13][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][1]/Q} .original_name {cpuregs[13][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][2]} .original_name {{cpuregs[13][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][2]} .single_bit_orig_name {cpuregs[13][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][2]/Q} .original_name {cpuregs[13][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][3]} .original_name {{cpuregs[13][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][3]} .single_bit_orig_name {cpuregs[13][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][3]/Q} .original_name {cpuregs[13][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][4]} .original_name {{cpuregs[13][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][4]} .single_bit_orig_name {cpuregs[13][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][4]/Q} .original_name {cpuregs[13][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][5]} .original_name {{cpuregs[13][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][5]} .single_bit_orig_name {cpuregs[13][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][5]/Q} .original_name {cpuregs[13][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][6]} .original_name {{cpuregs[13][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][6]} .single_bit_orig_name {cpuregs[13][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][6]/Q} .original_name {cpuregs[13][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][7]} .original_name {{cpuregs[13][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][7]} .single_bit_orig_name {cpuregs[13][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][7]/Q} .original_name {cpuregs[13][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][8]} .original_name {{cpuregs[13][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][8]} .single_bit_orig_name {cpuregs[13][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][8]/Q} .original_name {cpuregs[13][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][9]} .original_name {{cpuregs[13][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][9]} .single_bit_orig_name {cpuregs[13][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][9]/Q} .original_name {cpuregs[13][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][10]} .original_name {{cpuregs[13][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][10]} .single_bit_orig_name {cpuregs[13][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][10]/Q} .original_name {cpuregs[13][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][11]} .original_name {{cpuregs[13][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][11]} .single_bit_orig_name {cpuregs[13][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][11]/Q} .original_name {cpuregs[13][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][12]} .original_name {{cpuregs[13][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][12]} .single_bit_orig_name {cpuregs[13][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][12]/Q} .original_name {cpuregs[13][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][13]} .original_name {{cpuregs[13][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][13]} .single_bit_orig_name {cpuregs[13][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][13]/Q} .original_name {cpuregs[13][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][14]} .original_name {{cpuregs[13][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][14]} .single_bit_orig_name {cpuregs[13][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][14]/Q} .original_name {cpuregs[13][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][15]} .original_name {{cpuregs[13][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][15]} .single_bit_orig_name {cpuregs[13][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][15]/Q} .original_name {cpuregs[13][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][16]} .original_name {{cpuregs[13][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][16]} .single_bit_orig_name {cpuregs[13][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][16]/Q} .original_name {cpuregs[13][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][17]} .original_name {{cpuregs[13][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][17]} .single_bit_orig_name {cpuregs[13][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][17]/Q} .original_name {cpuregs[13][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][18]} .original_name {{cpuregs[13][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][18]} .single_bit_orig_name {cpuregs[13][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][18]/Q} .original_name {cpuregs[13][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][19]} .original_name {{cpuregs[13][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][19]} .single_bit_orig_name {cpuregs[13][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][19]/Q} .original_name {cpuregs[13][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][20]} .original_name {{cpuregs[13][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][20]} .single_bit_orig_name {cpuregs[13][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][20]/Q} .original_name {cpuregs[13][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][21]} .original_name {{cpuregs[13][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][21]} .single_bit_orig_name {cpuregs[13][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][21]/Q} .original_name {cpuregs[13][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][22]} .original_name {{cpuregs[13][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][22]} .single_bit_orig_name {cpuregs[13][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][22]/Q} .original_name {cpuregs[13][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][23]} .original_name {{cpuregs[13][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][23]} .single_bit_orig_name {cpuregs[13][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][23]/Q} .original_name {cpuregs[13][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][24]} .original_name {{cpuregs[13][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][24]} .single_bit_orig_name {cpuregs[13][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][24]/Q} .original_name {cpuregs[13][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][25]} .original_name {{cpuregs[13][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][25]} .single_bit_orig_name {cpuregs[13][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][25]/Q} .original_name {cpuregs[13][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][26]} .original_name {{cpuregs[13][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][26]} .single_bit_orig_name {cpuregs[13][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][26]/Q} .original_name {cpuregs[13][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][27]} .original_name {{cpuregs[13][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][27]} .single_bit_orig_name {cpuregs[13][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][27]/Q} .original_name {cpuregs[13][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][28]} .original_name {{cpuregs[13][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][28]} .single_bit_orig_name {cpuregs[13][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][28]/Q} .original_name {cpuregs[13][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][29]} .original_name {{cpuregs[13][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][29]} .single_bit_orig_name {cpuregs[13][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][29]/Q} .original_name {cpuregs[13][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][30]} .original_name {{cpuregs[13][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][30]} .single_bit_orig_name {cpuregs[13][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][30]/Q} .original_name {cpuregs[13][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[13][31]} .original_name {{cpuregs[13][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[13][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[13][31]} .single_bit_orig_name {cpuregs[13][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[13][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[13][31]/Q} .original_name {cpuregs[13][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][0]} .original_name {{cpuregs[14][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][0]} .single_bit_orig_name {cpuregs[14][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][0]/Q} .original_name {cpuregs[14][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][1]} .original_name {{cpuregs[14][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][1]} .single_bit_orig_name {cpuregs[14][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][1]/Q} .original_name {cpuregs[14][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][2]} .original_name {{cpuregs[14][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][2]} .single_bit_orig_name {cpuregs[14][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][2]/Q} .original_name {cpuregs[14][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][3]} .original_name {{cpuregs[14][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][3]} .single_bit_orig_name {cpuregs[14][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][3]/Q} .original_name {cpuregs[14][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][4]} .original_name {{cpuregs[14][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][4]} .single_bit_orig_name {cpuregs[14][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][4]/Q} .original_name {cpuregs[14][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][5]} .original_name {{cpuregs[14][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][5]} .single_bit_orig_name {cpuregs[14][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][5]/Q} .original_name {cpuregs[14][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][6]} .original_name {{cpuregs[14][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][6]} .single_bit_orig_name {cpuregs[14][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][6]/Q} .original_name {cpuregs[14][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][7]} .original_name {{cpuregs[14][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][7]} .single_bit_orig_name {cpuregs[14][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][7]/Q} .original_name {cpuregs[14][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][8]} .original_name {{cpuregs[14][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][8]} .single_bit_orig_name {cpuregs[14][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][8]/Q} .original_name {cpuregs[14][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][9]} .original_name {{cpuregs[14][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][9]} .single_bit_orig_name {cpuregs[14][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][9]/Q} .original_name {cpuregs[14][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][10]} .original_name {{cpuregs[14][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][10]} .single_bit_orig_name {cpuregs[14][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][10]/Q} .original_name {cpuregs[14][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][11]} .original_name {{cpuregs[14][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][11]} .single_bit_orig_name {cpuregs[14][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][11]/Q} .original_name {cpuregs[14][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][12]} .original_name {{cpuregs[14][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][12]} .single_bit_orig_name {cpuregs[14][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][12]/Q} .original_name {cpuregs[14][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][13]} .original_name {{cpuregs[14][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][13]} .single_bit_orig_name {cpuregs[14][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][13]/Q} .original_name {cpuregs[14][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][14]} .original_name {{cpuregs[14][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][14]} .single_bit_orig_name {cpuregs[14][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][14]/Q} .original_name {cpuregs[14][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][15]} .original_name {{cpuregs[14][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][15]} .single_bit_orig_name {cpuregs[14][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][15]/Q} .original_name {cpuregs[14][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][16]} .original_name {{cpuregs[14][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][16]} .single_bit_orig_name {cpuregs[14][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][16]/Q} .original_name {cpuregs[14][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][17]} .original_name {{cpuregs[14][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][17]} .single_bit_orig_name {cpuregs[14][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][17]/Q} .original_name {cpuregs[14][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][18]} .original_name {{cpuregs[14][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][18]} .single_bit_orig_name {cpuregs[14][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][18]/Q} .original_name {cpuregs[14][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][19]} .original_name {{cpuregs[14][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][19]} .single_bit_orig_name {cpuregs[14][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][19]/Q} .original_name {cpuregs[14][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][20]} .original_name {{cpuregs[14][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][20]} .single_bit_orig_name {cpuregs[14][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][20]/Q} .original_name {cpuregs[14][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][21]} .original_name {{cpuregs[14][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][21]} .single_bit_orig_name {cpuregs[14][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][21]/Q} .original_name {cpuregs[14][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][22]} .original_name {{cpuregs[14][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][22]} .single_bit_orig_name {cpuregs[14][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][22]/Q} .original_name {cpuregs[14][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][23]} .original_name {{cpuregs[14][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][23]} .single_bit_orig_name {cpuregs[14][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][23]/Q} .original_name {cpuregs[14][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][24]} .original_name {{cpuregs[14][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][24]} .single_bit_orig_name {cpuregs[14][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][24]/Q} .original_name {cpuregs[14][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][25]} .original_name {{cpuregs[14][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][25]} .single_bit_orig_name {cpuregs[14][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][25]/Q} .original_name {cpuregs[14][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][26]} .original_name {{cpuregs[14][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][26]} .single_bit_orig_name {cpuregs[14][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][26]/Q} .original_name {cpuregs[14][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][27]} .original_name {{cpuregs[14][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][27]} .single_bit_orig_name {cpuregs[14][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][27]/Q} .original_name {cpuregs[14][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][28]} .original_name {{cpuregs[14][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][28]} .single_bit_orig_name {cpuregs[14][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][28]/Q} .original_name {cpuregs[14][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][29]} .original_name {{cpuregs[14][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][29]} .single_bit_orig_name {cpuregs[14][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][29]/Q} .original_name {cpuregs[14][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][30]} .original_name {{cpuregs[14][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][30]} .single_bit_orig_name {cpuregs[14][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][30]/Q} .original_name {cpuregs[14][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[14][31]} .original_name {{cpuregs[14][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[14][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[14][31]} .single_bit_orig_name {cpuregs[14][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[14][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[14][31]/Q} .original_name {cpuregs[14][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][0]} .original_name {{cpuregs[15][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][0]} .single_bit_orig_name {cpuregs[15][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][0]/Q} .original_name {cpuregs[15][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][1]} .original_name {{cpuregs[15][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][1]} .single_bit_orig_name {cpuregs[15][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][1]/Q} .original_name {cpuregs[15][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][2]} .original_name {{cpuregs[15][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][2]} .single_bit_orig_name {cpuregs[15][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][2]/Q} .original_name {cpuregs[15][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][3]} .original_name {{cpuregs[15][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][3]} .single_bit_orig_name {cpuregs[15][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][3]/Q} .original_name {cpuregs[15][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][4]} .original_name {{cpuregs[15][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][4]} .single_bit_orig_name {cpuregs[15][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][4]/Q} .original_name {cpuregs[15][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][5]} .original_name {{cpuregs[15][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][5]} .single_bit_orig_name {cpuregs[15][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][5]/Q} .original_name {cpuregs[15][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][6]} .original_name {{cpuregs[15][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][6]} .single_bit_orig_name {cpuregs[15][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][6]/Q} .original_name {cpuregs[15][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][7]} .original_name {{cpuregs[15][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][7]} .single_bit_orig_name {cpuregs[15][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][7]/Q} .original_name {cpuregs[15][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][8]} .original_name {{cpuregs[15][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][8]} .single_bit_orig_name {cpuregs[15][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][8]/Q} .original_name {cpuregs[15][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][9]} .original_name {{cpuregs[15][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][9]} .single_bit_orig_name {cpuregs[15][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][9]/Q} .original_name {cpuregs[15][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][10]} .original_name {{cpuregs[15][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][10]} .single_bit_orig_name {cpuregs[15][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][10]/Q} .original_name {cpuregs[15][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][11]} .original_name {{cpuregs[15][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][11]} .single_bit_orig_name {cpuregs[15][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][11]/Q} .original_name {cpuregs[15][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][12]} .original_name {{cpuregs[15][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][12]} .single_bit_orig_name {cpuregs[15][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][12]/Q} .original_name {cpuregs[15][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][13]} .original_name {{cpuregs[15][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][13]} .single_bit_orig_name {cpuregs[15][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][13]/Q} .original_name {cpuregs[15][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][14]} .original_name {{cpuregs[15][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][14]} .single_bit_orig_name {cpuregs[15][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][14]/Q} .original_name {cpuregs[15][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][15]} .original_name {{cpuregs[15][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][15]} .single_bit_orig_name {cpuregs[15][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][15]/Q} .original_name {cpuregs[15][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][16]} .original_name {{cpuregs[15][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][16]} .single_bit_orig_name {cpuregs[15][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][16]/Q} .original_name {cpuregs[15][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][17]} .original_name {{cpuregs[15][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][17]} .single_bit_orig_name {cpuregs[15][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][17]/Q} .original_name {cpuregs[15][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][18]} .original_name {{cpuregs[15][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][18]} .single_bit_orig_name {cpuregs[15][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][18]/Q} .original_name {cpuregs[15][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][19]} .original_name {{cpuregs[15][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][19]} .single_bit_orig_name {cpuregs[15][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][19]/Q} .original_name {cpuregs[15][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][20]} .original_name {{cpuregs[15][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][20]} .single_bit_orig_name {cpuregs[15][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][20]/Q} .original_name {cpuregs[15][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][21]} .original_name {{cpuregs[15][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][21]} .single_bit_orig_name {cpuregs[15][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][21]/Q} .original_name {cpuregs[15][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][22]} .original_name {{cpuregs[15][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][22]} .single_bit_orig_name {cpuregs[15][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][22]/Q} .original_name {cpuregs[15][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][23]} .original_name {{cpuregs[15][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][23]} .single_bit_orig_name {cpuregs[15][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][23]/Q} .original_name {cpuregs[15][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][24]} .original_name {{cpuregs[15][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][24]} .single_bit_orig_name {cpuregs[15][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][24]/Q} .original_name {cpuregs[15][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][25]} .original_name {{cpuregs[15][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][25]} .single_bit_orig_name {cpuregs[15][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][25]/Q} .original_name {cpuregs[15][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][26]} .original_name {{cpuregs[15][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][26]} .single_bit_orig_name {cpuregs[15][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][26]/Q} .original_name {cpuregs[15][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][27]} .original_name {{cpuregs[15][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][27]} .single_bit_orig_name {cpuregs[15][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][27]/Q} .original_name {cpuregs[15][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][28]} .original_name {{cpuregs[15][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][28]} .single_bit_orig_name {cpuregs[15][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][28]/Q} .original_name {cpuregs[15][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][29]} .original_name {{cpuregs[15][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][29]} .single_bit_orig_name {cpuregs[15][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][29]/Q} .original_name {cpuregs[15][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][30]} .original_name {{cpuregs[15][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][30]} .single_bit_orig_name {cpuregs[15][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][30]/Q} .original_name {cpuregs[15][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[15][31]} .original_name {{cpuregs[15][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[15][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[15][31]} .single_bit_orig_name {cpuregs[15][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[15][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[15][31]/Q} .original_name {cpuregs[15][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][0]} .original_name {{cpuregs[16][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][0]} .single_bit_orig_name {cpuregs[16][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][0]/Q} .original_name {cpuregs[16][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][1]} .original_name {{cpuregs[16][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][1]} .single_bit_orig_name {cpuregs[16][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][1]/Q} .original_name {cpuregs[16][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][2]} .original_name {{cpuregs[16][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][2]} .single_bit_orig_name {cpuregs[16][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][2]/Q} .original_name {cpuregs[16][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][3]} .original_name {{cpuregs[16][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][3]} .single_bit_orig_name {cpuregs[16][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][3]/Q} .original_name {cpuregs[16][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][4]} .original_name {{cpuregs[16][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][4]} .single_bit_orig_name {cpuregs[16][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][4]/Q} .original_name {cpuregs[16][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][5]} .original_name {{cpuregs[16][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][5]} .single_bit_orig_name {cpuregs[16][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][5]/Q} .original_name {cpuregs[16][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][6]} .original_name {{cpuregs[16][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][6]} .single_bit_orig_name {cpuregs[16][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][6]/Q} .original_name {cpuregs[16][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][7]} .original_name {{cpuregs[16][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][7]} .single_bit_orig_name {cpuregs[16][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][7]/Q} .original_name {cpuregs[16][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][8]} .original_name {{cpuregs[16][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][8]} .single_bit_orig_name {cpuregs[16][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][8]/Q} .original_name {cpuregs[16][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][9]} .original_name {{cpuregs[16][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][9]} .single_bit_orig_name {cpuregs[16][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][9]/Q} .original_name {cpuregs[16][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][10]} .original_name {{cpuregs[16][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][10]} .single_bit_orig_name {cpuregs[16][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][10]/Q} .original_name {cpuregs[16][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][11]} .original_name {{cpuregs[16][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][11]} .single_bit_orig_name {cpuregs[16][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][11]/Q} .original_name {cpuregs[16][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][12]} .original_name {{cpuregs[16][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][12]} .single_bit_orig_name {cpuregs[16][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][12]/Q} .original_name {cpuregs[16][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][13]} .original_name {{cpuregs[16][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][13]} .single_bit_orig_name {cpuregs[16][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][13]/Q} .original_name {cpuregs[16][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][14]} .original_name {{cpuregs[16][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][14]} .single_bit_orig_name {cpuregs[16][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][14]/Q} .original_name {cpuregs[16][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][15]} .original_name {{cpuregs[16][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][15]} .single_bit_orig_name {cpuregs[16][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][15]/Q} .original_name {cpuregs[16][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][16]} .original_name {{cpuregs[16][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][16]} .single_bit_orig_name {cpuregs[16][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][16]/Q} .original_name {cpuregs[16][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][17]} .original_name {{cpuregs[16][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][17]} .single_bit_orig_name {cpuregs[16][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][17]/Q} .original_name {cpuregs[16][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][18]} .original_name {{cpuregs[16][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][18]} .single_bit_orig_name {cpuregs[16][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][18]/Q} .original_name {cpuregs[16][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][19]} .original_name {{cpuregs[16][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][19]} .single_bit_orig_name {cpuregs[16][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][19]/Q} .original_name {cpuregs[16][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][20]} .original_name {{cpuregs[16][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][20]} .single_bit_orig_name {cpuregs[16][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][20]/Q} .original_name {cpuregs[16][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][21]} .original_name {{cpuregs[16][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][21]} .single_bit_orig_name {cpuregs[16][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][21]/Q} .original_name {cpuregs[16][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][22]} .original_name {{cpuregs[16][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][22]} .single_bit_orig_name {cpuregs[16][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][22]/Q} .original_name {cpuregs[16][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][23]} .original_name {{cpuregs[16][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][23]} .single_bit_orig_name {cpuregs[16][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][23]/Q} .original_name {cpuregs[16][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][24]} .original_name {{cpuregs[16][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][24]} .single_bit_orig_name {cpuregs[16][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][24]/Q} .original_name {cpuregs[16][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][25]} .original_name {{cpuregs[16][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][25]} .single_bit_orig_name {cpuregs[16][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][25]/Q} .original_name {cpuregs[16][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][26]} .original_name {{cpuregs[16][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][26]} .single_bit_orig_name {cpuregs[16][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][26]/Q} .original_name {cpuregs[16][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][27]} .original_name {{cpuregs[16][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][27]} .single_bit_orig_name {cpuregs[16][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][27]/Q} .original_name {cpuregs[16][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][28]} .original_name {{cpuregs[16][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][28]} .single_bit_orig_name {cpuregs[16][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][28]/Q} .original_name {cpuregs[16][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][29]} .original_name {{cpuregs[16][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][29]} .single_bit_orig_name {cpuregs[16][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][29]/Q} .original_name {cpuregs[16][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][30]} .original_name {{cpuregs[16][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][30]} .single_bit_orig_name {cpuregs[16][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][30]/Q} .original_name {cpuregs[16][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[16][31]} .original_name {{cpuregs[16][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[16][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[16][31]} .single_bit_orig_name {cpuregs[16][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[16][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[16][31]/Q} .original_name {cpuregs[16][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][0]} .original_name {{cpuregs[17][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][0]} .single_bit_orig_name {cpuregs[17][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][0]/Q} .original_name {cpuregs[17][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][1]} .original_name {{cpuregs[17][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][1]} .single_bit_orig_name {cpuregs[17][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][1]/Q} .original_name {cpuregs[17][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][2]} .original_name {{cpuregs[17][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][2]} .single_bit_orig_name {cpuregs[17][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][2]/Q} .original_name {cpuregs[17][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][3]} .original_name {{cpuregs[17][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][3]} .single_bit_orig_name {cpuregs[17][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][3]/Q} .original_name {cpuregs[17][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][4]} .original_name {{cpuregs[17][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][4]} .single_bit_orig_name {cpuregs[17][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][4]/Q} .original_name {cpuregs[17][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][5]} .original_name {{cpuregs[17][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][5]} .single_bit_orig_name {cpuregs[17][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][5]/Q} .original_name {cpuregs[17][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][6]} .original_name {{cpuregs[17][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][6]} .single_bit_orig_name {cpuregs[17][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][6]/Q} .original_name {cpuregs[17][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][7]} .original_name {{cpuregs[17][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][7]} .single_bit_orig_name {cpuregs[17][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][7]/Q} .original_name {cpuregs[17][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][8]} .original_name {{cpuregs[17][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][8]} .single_bit_orig_name {cpuregs[17][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][8]/Q} .original_name {cpuregs[17][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][9]} .original_name {{cpuregs[17][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][9]} .single_bit_orig_name {cpuregs[17][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][9]/Q} .original_name {cpuregs[17][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][10]} .original_name {{cpuregs[17][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][10]} .single_bit_orig_name {cpuregs[17][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][10]/Q} .original_name {cpuregs[17][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][11]} .original_name {{cpuregs[17][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][11]} .single_bit_orig_name {cpuregs[17][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][11]/Q} .original_name {cpuregs[17][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][12]} .original_name {{cpuregs[17][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][12]} .single_bit_orig_name {cpuregs[17][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][12]/Q} .original_name {cpuregs[17][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][13]} .original_name {{cpuregs[17][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][13]} .single_bit_orig_name {cpuregs[17][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][13]/Q} .original_name {cpuregs[17][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][14]} .original_name {{cpuregs[17][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][14]} .single_bit_orig_name {cpuregs[17][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][14]/Q} .original_name {cpuregs[17][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][15]} .original_name {{cpuregs[17][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][15]} .single_bit_orig_name {cpuregs[17][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][15]/Q} .original_name {cpuregs[17][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][16]} .original_name {{cpuregs[17][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][16]} .single_bit_orig_name {cpuregs[17][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][16]/Q} .original_name {cpuregs[17][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][17]} .original_name {{cpuregs[17][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][17]} .single_bit_orig_name {cpuregs[17][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][17]/Q} .original_name {cpuregs[17][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][18]} .original_name {{cpuregs[17][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][18]} .single_bit_orig_name {cpuregs[17][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][18]/Q} .original_name {cpuregs[17][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][19]} .original_name {{cpuregs[17][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][19]} .single_bit_orig_name {cpuregs[17][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][19]/Q} .original_name {cpuregs[17][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][20]} .original_name {{cpuregs[17][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][20]} .single_bit_orig_name {cpuregs[17][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][20]/Q} .original_name {cpuregs[17][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][21]} .original_name {{cpuregs[17][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][21]} .single_bit_orig_name {cpuregs[17][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][21]/Q} .original_name {cpuregs[17][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][22]} .original_name {{cpuregs[17][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][22]} .single_bit_orig_name {cpuregs[17][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][22]/Q} .original_name {cpuregs[17][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][23]} .original_name {{cpuregs[17][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][23]} .single_bit_orig_name {cpuregs[17][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][23]/Q} .original_name {cpuregs[17][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][24]} .original_name {{cpuregs[17][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][24]} .single_bit_orig_name {cpuregs[17][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][24]/Q} .original_name {cpuregs[17][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][25]} .original_name {{cpuregs[17][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][25]} .single_bit_orig_name {cpuregs[17][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][25]/Q} .original_name {cpuregs[17][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][26]} .original_name {{cpuregs[17][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][26]} .single_bit_orig_name {cpuregs[17][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][26]/Q} .original_name {cpuregs[17][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][27]} .original_name {{cpuregs[17][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][27]} .single_bit_orig_name {cpuregs[17][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][27]/Q} .original_name {cpuregs[17][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][28]} .original_name {{cpuregs[17][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][28]} .single_bit_orig_name {cpuregs[17][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][28]/Q} .original_name {cpuregs[17][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][29]} .original_name {{cpuregs[17][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][29]} .single_bit_orig_name {cpuregs[17][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][29]/Q} .original_name {cpuregs[17][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][30]} .original_name {{cpuregs[17][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][30]} .single_bit_orig_name {cpuregs[17][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][30]/Q} .original_name {cpuregs[17][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[17][31]} .original_name {{cpuregs[17][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[17][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[17][31]} .single_bit_orig_name {cpuregs[17][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[17][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[17][31]/Q} .original_name {cpuregs[17][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][0]} .original_name {{cpuregs[18][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][0]} .single_bit_orig_name {cpuregs[18][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][0]/Q} .original_name {cpuregs[18][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][1]} .original_name {{cpuregs[18][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][1]} .single_bit_orig_name {cpuregs[18][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][1]/Q} .original_name {cpuregs[18][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][2]} .original_name {{cpuregs[18][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][2]} .single_bit_orig_name {cpuregs[18][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][2]/Q} .original_name {cpuregs[18][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][3]} .original_name {{cpuregs[18][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][3]} .single_bit_orig_name {cpuregs[18][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][3]/Q} .original_name {cpuregs[18][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][4]} .original_name {{cpuregs[18][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][4]} .single_bit_orig_name {cpuregs[18][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][4]/Q} .original_name {cpuregs[18][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][5]} .original_name {{cpuregs[18][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][5]} .single_bit_orig_name {cpuregs[18][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][5]/Q} .original_name {cpuregs[18][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][6]} .original_name {{cpuregs[18][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][6]} .single_bit_orig_name {cpuregs[18][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][6]/Q} .original_name {cpuregs[18][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][7]} .original_name {{cpuregs[18][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][7]} .single_bit_orig_name {cpuregs[18][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][7]/Q} .original_name {cpuregs[18][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][8]} .original_name {{cpuregs[18][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][8]} .single_bit_orig_name {cpuregs[18][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][8]/Q} .original_name {cpuregs[18][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][9]} .original_name {{cpuregs[18][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][9]} .single_bit_orig_name {cpuregs[18][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][9]/Q} .original_name {cpuregs[18][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][10]} .original_name {{cpuregs[18][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][10]} .single_bit_orig_name {cpuregs[18][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][10]/Q} .original_name {cpuregs[18][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][11]} .original_name {{cpuregs[18][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][11]} .single_bit_orig_name {cpuregs[18][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][11]/Q} .original_name {cpuregs[18][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][12]} .original_name {{cpuregs[18][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][12]} .single_bit_orig_name {cpuregs[18][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][12]/Q} .original_name {cpuregs[18][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][13]} .original_name {{cpuregs[18][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][13]} .single_bit_orig_name {cpuregs[18][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][13]/Q} .original_name {cpuregs[18][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][14]} .original_name {{cpuregs[18][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][14]} .single_bit_orig_name {cpuregs[18][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][14]/Q} .original_name {cpuregs[18][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][15]} .original_name {{cpuregs[18][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][15]} .single_bit_orig_name {cpuregs[18][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][15]/Q} .original_name {cpuregs[18][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][16]} .original_name {{cpuregs[18][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][16]} .single_bit_orig_name {cpuregs[18][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][16]/Q} .original_name {cpuregs[18][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][17]} .original_name {{cpuregs[18][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][17]} .single_bit_orig_name {cpuregs[18][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][17]/Q} .original_name {cpuregs[18][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][18]} .original_name {{cpuregs[18][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][18]} .single_bit_orig_name {cpuregs[18][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][18]/Q} .original_name {cpuregs[18][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][19]} .original_name {{cpuregs[18][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][19]} .single_bit_orig_name {cpuregs[18][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][19]/Q} .original_name {cpuregs[18][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][20]} .original_name {{cpuregs[18][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][20]} .single_bit_orig_name {cpuregs[18][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][20]/Q} .original_name {cpuregs[18][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][21]} .original_name {{cpuregs[18][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][21]} .single_bit_orig_name {cpuregs[18][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][21]/Q} .original_name {cpuregs[18][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][22]} .original_name {{cpuregs[18][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][22]} .single_bit_orig_name {cpuregs[18][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][22]/Q} .original_name {cpuregs[18][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][23]} .original_name {{cpuregs[18][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][23]} .single_bit_orig_name {cpuregs[18][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][23]/Q} .original_name {cpuregs[18][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][24]} .original_name {{cpuregs[18][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][24]} .single_bit_orig_name {cpuregs[18][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][24]/Q} .original_name {cpuregs[18][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][25]} .original_name {{cpuregs[18][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][25]} .single_bit_orig_name {cpuregs[18][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][25]/Q} .original_name {cpuregs[18][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][26]} .original_name {{cpuregs[18][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][26]} .single_bit_orig_name {cpuregs[18][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][26]/Q} .original_name {cpuregs[18][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][27]} .original_name {{cpuregs[18][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][27]} .single_bit_orig_name {cpuregs[18][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][27]/Q} .original_name {cpuregs[18][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][28]} .original_name {{cpuregs[18][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][28]} .single_bit_orig_name {cpuregs[18][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][28]/Q} .original_name {cpuregs[18][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][29]} .original_name {{cpuregs[18][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][29]} .single_bit_orig_name {cpuregs[18][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][29]/Q} .original_name {cpuregs[18][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][30]} .original_name {{cpuregs[18][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][30]} .single_bit_orig_name {cpuregs[18][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][30]/Q} .original_name {cpuregs[18][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[18][31]} .original_name {{cpuregs[18][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[18][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[18][31]} .single_bit_orig_name {cpuregs[18][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[18][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[18][31]/Q} .original_name {cpuregs[18][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][0]} .original_name {{cpuregs[19][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][0]} .single_bit_orig_name {cpuregs[19][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][0]/Q} .original_name {cpuregs[19][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][1]} .original_name {{cpuregs[19][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][1]} .single_bit_orig_name {cpuregs[19][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][1]/Q} .original_name {cpuregs[19][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][2]} .original_name {{cpuregs[19][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][2]} .single_bit_orig_name {cpuregs[19][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][2]/Q} .original_name {cpuregs[19][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][3]} .original_name {{cpuregs[19][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][3]} .single_bit_orig_name {cpuregs[19][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][3]/Q} .original_name {cpuregs[19][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][4]} .original_name {{cpuregs[19][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][4]} .single_bit_orig_name {cpuregs[19][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][4]/Q} .original_name {cpuregs[19][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][5]} .original_name {{cpuregs[19][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][5]} .single_bit_orig_name {cpuregs[19][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][5]/Q} .original_name {cpuregs[19][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][6]} .original_name {{cpuregs[19][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][6]} .single_bit_orig_name {cpuregs[19][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][6]/Q} .original_name {cpuregs[19][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][7]} .original_name {{cpuregs[19][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][7]} .single_bit_orig_name {cpuregs[19][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][7]/Q} .original_name {cpuregs[19][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][8]} .original_name {{cpuregs[19][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][8]} .single_bit_orig_name {cpuregs[19][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][8]/Q} .original_name {cpuregs[19][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][9]} .original_name {{cpuregs[19][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][9]} .single_bit_orig_name {cpuregs[19][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][9]/Q} .original_name {cpuregs[19][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][10]} .original_name {{cpuregs[19][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][10]} .single_bit_orig_name {cpuregs[19][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][10]/Q} .original_name {cpuregs[19][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][11]} .original_name {{cpuregs[19][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][11]} .single_bit_orig_name {cpuregs[19][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][11]/Q} .original_name {cpuregs[19][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][12]} .original_name {{cpuregs[19][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][12]} .single_bit_orig_name {cpuregs[19][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][12]/Q} .original_name {cpuregs[19][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][13]} .original_name {{cpuregs[19][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][13]} .single_bit_orig_name {cpuregs[19][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][13]/Q} .original_name {cpuregs[19][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][14]} .original_name {{cpuregs[19][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][14]} .single_bit_orig_name {cpuregs[19][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][14]/Q} .original_name {cpuregs[19][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][15]} .original_name {{cpuregs[19][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][15]} .single_bit_orig_name {cpuregs[19][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][15]/Q} .original_name {cpuregs[19][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][16]} .original_name {{cpuregs[19][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][16]} .single_bit_orig_name {cpuregs[19][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][16]/Q} .original_name {cpuregs[19][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][17]} .original_name {{cpuregs[19][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][17]} .single_bit_orig_name {cpuregs[19][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][17]/Q} .original_name {cpuregs[19][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][18]} .original_name {{cpuregs[19][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][18]} .single_bit_orig_name {cpuregs[19][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][18]/Q} .original_name {cpuregs[19][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][19]} .original_name {{cpuregs[19][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][19]} .single_bit_orig_name {cpuregs[19][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][19]/Q} .original_name {cpuregs[19][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][20]} .original_name {{cpuregs[19][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][20]} .single_bit_orig_name {cpuregs[19][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][20]/Q} .original_name {cpuregs[19][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][21]} .original_name {{cpuregs[19][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][21]} .single_bit_orig_name {cpuregs[19][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][21]/Q} .original_name {cpuregs[19][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][22]} .original_name {{cpuregs[19][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][22]} .single_bit_orig_name {cpuregs[19][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][22]/Q} .original_name {cpuregs[19][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][23]} .original_name {{cpuregs[19][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][23]} .single_bit_orig_name {cpuregs[19][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][23]/Q} .original_name {cpuregs[19][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][24]} .original_name {{cpuregs[19][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][24]} .single_bit_orig_name {cpuregs[19][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][24]/Q} .original_name {cpuregs[19][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][25]} .original_name {{cpuregs[19][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][25]} .single_bit_orig_name {cpuregs[19][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][25]/Q} .original_name {cpuregs[19][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][26]} .original_name {{cpuregs[19][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][26]} .single_bit_orig_name {cpuregs[19][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][26]/Q} .original_name {cpuregs[19][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][27]} .original_name {{cpuregs[19][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][27]} .single_bit_orig_name {cpuregs[19][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][27]/Q} .original_name {cpuregs[19][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][28]} .original_name {{cpuregs[19][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][28]} .single_bit_orig_name {cpuregs[19][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][28]/Q} .original_name {cpuregs[19][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][29]} .original_name {{cpuregs[19][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][29]} .single_bit_orig_name {cpuregs[19][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][29]/Q} .original_name {cpuregs[19][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][30]} .original_name {{cpuregs[19][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][30]} .single_bit_orig_name {cpuregs[19][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][30]/Q} .original_name {cpuregs[19][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[19][31]} .original_name {{cpuregs[19][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[19][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[19][31]} .single_bit_orig_name {cpuregs[19][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[19][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[19][31]/Q} .original_name {cpuregs[19][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][0]} .original_name {{cpuregs[20][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][0]} .single_bit_orig_name {cpuregs[20][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][0]/Q} .original_name {cpuregs[20][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][1]} .original_name {{cpuregs[20][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][1]} .single_bit_orig_name {cpuregs[20][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][1]/Q} .original_name {cpuregs[20][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][2]} .original_name {{cpuregs[20][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][2]} .single_bit_orig_name {cpuregs[20][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][2]/Q} .original_name {cpuregs[20][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][3]} .original_name {{cpuregs[20][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][3]} .single_bit_orig_name {cpuregs[20][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][3]/Q} .original_name {cpuregs[20][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][4]} .original_name {{cpuregs[20][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][4]} .single_bit_orig_name {cpuregs[20][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][4]/Q} .original_name {cpuregs[20][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][5]} .original_name {{cpuregs[20][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][5]} .single_bit_orig_name {cpuregs[20][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][5]/Q} .original_name {cpuregs[20][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][6]} .original_name {{cpuregs[20][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][6]} .single_bit_orig_name {cpuregs[20][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][6]/Q} .original_name {cpuregs[20][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][7]} .original_name {{cpuregs[20][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][7]} .single_bit_orig_name {cpuregs[20][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][7]/Q} .original_name {cpuregs[20][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][8]} .original_name {{cpuregs[20][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][8]} .single_bit_orig_name {cpuregs[20][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][8]/Q} .original_name {cpuregs[20][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][9]} .original_name {{cpuregs[20][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][9]} .single_bit_orig_name {cpuregs[20][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][9]/Q} .original_name {cpuregs[20][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][10]} .original_name {{cpuregs[20][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][10]} .single_bit_orig_name {cpuregs[20][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][10]/Q} .original_name {cpuregs[20][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][11]} .original_name {{cpuregs[20][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][11]} .single_bit_orig_name {cpuregs[20][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][11]/Q} .original_name {cpuregs[20][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][12]} .original_name {{cpuregs[20][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][12]} .single_bit_orig_name {cpuregs[20][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][12]/Q} .original_name {cpuregs[20][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][13]} .original_name {{cpuregs[20][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][13]} .single_bit_orig_name {cpuregs[20][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][13]/Q} .original_name {cpuregs[20][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][14]} .original_name {{cpuregs[20][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][14]} .single_bit_orig_name {cpuregs[20][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][14]/Q} .original_name {cpuregs[20][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][15]} .original_name {{cpuregs[20][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][15]} .single_bit_orig_name {cpuregs[20][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][15]/Q} .original_name {cpuregs[20][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][16]} .original_name {{cpuregs[20][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][16]} .single_bit_orig_name {cpuregs[20][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][16]/Q} .original_name {cpuregs[20][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][17]} .original_name {{cpuregs[20][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][17]} .single_bit_orig_name {cpuregs[20][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][17]/Q} .original_name {cpuregs[20][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][18]} .original_name {{cpuregs[20][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][18]} .single_bit_orig_name {cpuregs[20][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][18]/Q} .original_name {cpuregs[20][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][19]} .original_name {{cpuregs[20][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][19]} .single_bit_orig_name {cpuregs[20][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][19]/Q} .original_name {cpuregs[20][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][20]} .original_name {{cpuregs[20][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][20]} .single_bit_orig_name {cpuregs[20][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][20]/Q} .original_name {cpuregs[20][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][21]} .original_name {{cpuregs[20][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][21]} .single_bit_orig_name {cpuregs[20][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][21]/Q} .original_name {cpuregs[20][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][22]} .original_name {{cpuregs[20][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][22]} .single_bit_orig_name {cpuregs[20][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][22]/Q} .original_name {cpuregs[20][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][23]} .original_name {{cpuregs[20][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][23]} .single_bit_orig_name {cpuregs[20][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][23]/Q} .original_name {cpuregs[20][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][24]} .original_name {{cpuregs[20][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][24]} .single_bit_orig_name {cpuregs[20][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][24]/Q} .original_name {cpuregs[20][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][25]} .original_name {{cpuregs[20][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][25]} .single_bit_orig_name {cpuregs[20][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][25]/Q} .original_name {cpuregs[20][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][26]} .original_name {{cpuregs[20][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][26]} .single_bit_orig_name {cpuregs[20][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][26]/Q} .original_name {cpuregs[20][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][27]} .original_name {{cpuregs[20][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][27]} .single_bit_orig_name {cpuregs[20][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][27]/Q} .original_name {cpuregs[20][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][28]} .original_name {{cpuregs[20][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][28]} .single_bit_orig_name {cpuregs[20][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][28]/Q} .original_name {cpuregs[20][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][29]} .original_name {{cpuregs[20][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][29]} .single_bit_orig_name {cpuregs[20][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][29]/Q} .original_name {cpuregs[20][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][30]} .original_name {{cpuregs[20][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][30]} .single_bit_orig_name {cpuregs[20][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][30]/Q} .original_name {cpuregs[20][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[20][31]} .original_name {{cpuregs[20][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[20][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[20][31]} .single_bit_orig_name {cpuregs[20][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[20][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[20][31]/Q} .original_name {cpuregs[20][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][0]} .original_name {{cpuregs[21][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][0]} .single_bit_orig_name {cpuregs[21][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][0]/Q} .original_name {cpuregs[21][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][1]} .original_name {{cpuregs[21][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][1]} .single_bit_orig_name {cpuregs[21][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][1]/Q} .original_name {cpuregs[21][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][2]} .original_name {{cpuregs[21][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][2]} .single_bit_orig_name {cpuregs[21][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][2]/Q} .original_name {cpuregs[21][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][3]} .original_name {{cpuregs[21][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][3]} .single_bit_orig_name {cpuregs[21][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][3]/Q} .original_name {cpuregs[21][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][4]} .original_name {{cpuregs[21][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][4]} .single_bit_orig_name {cpuregs[21][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][4]/Q} .original_name {cpuregs[21][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][5]} .original_name {{cpuregs[21][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][5]} .single_bit_orig_name {cpuregs[21][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][5]/Q} .original_name {cpuregs[21][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][6]} .original_name {{cpuregs[21][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][6]} .single_bit_orig_name {cpuregs[21][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][6]/Q} .original_name {cpuregs[21][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][7]} .original_name {{cpuregs[21][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][7]} .single_bit_orig_name {cpuregs[21][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][7]/Q} .original_name {cpuregs[21][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][8]} .original_name {{cpuregs[21][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][8]} .single_bit_orig_name {cpuregs[21][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][8]/Q} .original_name {cpuregs[21][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][9]} .original_name {{cpuregs[21][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][9]} .single_bit_orig_name {cpuregs[21][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][9]/Q} .original_name {cpuregs[21][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][10]} .original_name {{cpuregs[21][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][10]} .single_bit_orig_name {cpuregs[21][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][10]/Q} .original_name {cpuregs[21][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][11]} .original_name {{cpuregs[21][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][11]} .single_bit_orig_name {cpuregs[21][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][11]/Q} .original_name {cpuregs[21][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][12]} .original_name {{cpuregs[21][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][12]} .single_bit_orig_name {cpuregs[21][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][12]/Q} .original_name {cpuregs[21][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][13]} .original_name {{cpuregs[21][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][13]} .single_bit_orig_name {cpuregs[21][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][13]/Q} .original_name {cpuregs[21][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][14]} .original_name {{cpuregs[21][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][14]} .single_bit_orig_name {cpuregs[21][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][14]/Q} .original_name {cpuregs[21][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][15]} .original_name {{cpuregs[21][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][15]} .single_bit_orig_name {cpuregs[21][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][15]/Q} .original_name {cpuregs[21][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][16]} .original_name {{cpuregs[21][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][16]} .single_bit_orig_name {cpuregs[21][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][16]/Q} .original_name {cpuregs[21][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][17]} .original_name {{cpuregs[21][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][17]} .single_bit_orig_name {cpuregs[21][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][17]/Q} .original_name {cpuregs[21][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][18]} .original_name {{cpuregs[21][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][18]} .single_bit_orig_name {cpuregs[21][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][18]/Q} .original_name {cpuregs[21][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][19]} .original_name {{cpuregs[21][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][19]} .single_bit_orig_name {cpuregs[21][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][19]/Q} .original_name {cpuregs[21][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][20]} .original_name {{cpuregs[21][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][20]} .single_bit_orig_name {cpuregs[21][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][20]/Q} .original_name {cpuregs[21][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][21]} .original_name {{cpuregs[21][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][21]} .single_bit_orig_name {cpuregs[21][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][21]/Q} .original_name {cpuregs[21][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][22]} .original_name {{cpuregs[21][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][22]} .single_bit_orig_name {cpuregs[21][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][22]/Q} .original_name {cpuregs[21][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][23]} .original_name {{cpuregs[21][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][23]} .single_bit_orig_name {cpuregs[21][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][23]/Q} .original_name {cpuregs[21][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][24]} .original_name {{cpuregs[21][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][24]} .single_bit_orig_name {cpuregs[21][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][24]/Q} .original_name {cpuregs[21][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][25]} .original_name {{cpuregs[21][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][25]} .single_bit_orig_name {cpuregs[21][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][25]/Q} .original_name {cpuregs[21][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][26]} .original_name {{cpuregs[21][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][26]} .single_bit_orig_name {cpuregs[21][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][26]/Q} .original_name {cpuregs[21][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][27]} .original_name {{cpuregs[21][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][27]} .single_bit_orig_name {cpuregs[21][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][27]/Q} .original_name {cpuregs[21][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][28]} .original_name {{cpuregs[21][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][28]} .single_bit_orig_name {cpuregs[21][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][28]/Q} .original_name {cpuregs[21][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][29]} .original_name {{cpuregs[21][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][29]} .single_bit_orig_name {cpuregs[21][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][29]/Q} .original_name {cpuregs[21][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][30]} .original_name {{cpuregs[21][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][30]} .single_bit_orig_name {cpuregs[21][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][30]/Q} .original_name {cpuregs[21][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[21][31]} .original_name {{cpuregs[21][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[21][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[21][31]} .single_bit_orig_name {cpuregs[21][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[21][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[21][31]/Q} .original_name {cpuregs[21][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][0]} .original_name {{cpuregs[22][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][0]} .single_bit_orig_name {cpuregs[22][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][0]/Q} .original_name {cpuregs[22][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][1]} .original_name {{cpuregs[22][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][1]} .single_bit_orig_name {cpuregs[22][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][1]/Q} .original_name {cpuregs[22][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][2]} .original_name {{cpuregs[22][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][2]} .single_bit_orig_name {cpuregs[22][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][2]/Q} .original_name {cpuregs[22][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][3]} .original_name {{cpuregs[22][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][3]} .single_bit_orig_name {cpuregs[22][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][3]/Q} .original_name {cpuregs[22][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][4]} .original_name {{cpuregs[22][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][4]} .single_bit_orig_name {cpuregs[22][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][4]/Q} .original_name {cpuregs[22][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][5]} .original_name {{cpuregs[22][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][5]} .single_bit_orig_name {cpuregs[22][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][5]/Q} .original_name {cpuregs[22][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][6]} .original_name {{cpuregs[22][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][6]} .single_bit_orig_name {cpuregs[22][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][6]/Q} .original_name {cpuregs[22][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][7]} .original_name {{cpuregs[22][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][7]} .single_bit_orig_name {cpuregs[22][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][7]/Q} .original_name {cpuregs[22][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][8]} .original_name {{cpuregs[22][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][8]} .single_bit_orig_name {cpuregs[22][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][8]/Q} .original_name {cpuregs[22][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][9]} .original_name {{cpuregs[22][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][9]} .single_bit_orig_name {cpuregs[22][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][9]/Q} .original_name {cpuregs[22][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][10]} .original_name {{cpuregs[22][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][10]} .single_bit_orig_name {cpuregs[22][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][10]/Q} .original_name {cpuregs[22][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][11]} .original_name {{cpuregs[22][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][11]} .single_bit_orig_name {cpuregs[22][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][11]/Q} .original_name {cpuregs[22][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][12]} .original_name {{cpuregs[22][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][12]} .single_bit_orig_name {cpuregs[22][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][12]/Q} .original_name {cpuregs[22][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][13]} .original_name {{cpuregs[22][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][13]} .single_bit_orig_name {cpuregs[22][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][13]/Q} .original_name {cpuregs[22][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][14]} .original_name {{cpuregs[22][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][14]} .single_bit_orig_name {cpuregs[22][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][14]/Q} .original_name {cpuregs[22][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][15]} .original_name {{cpuregs[22][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][15]} .single_bit_orig_name {cpuregs[22][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][15]/Q} .original_name {cpuregs[22][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][16]} .original_name {{cpuregs[22][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][16]} .single_bit_orig_name {cpuregs[22][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][16]/Q} .original_name {cpuregs[22][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][17]} .original_name {{cpuregs[22][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][17]} .single_bit_orig_name {cpuregs[22][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][17]/Q} .original_name {cpuregs[22][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][18]} .original_name {{cpuregs[22][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][18]} .single_bit_orig_name {cpuregs[22][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][18]/Q} .original_name {cpuregs[22][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][19]} .original_name {{cpuregs[22][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][19]} .single_bit_orig_name {cpuregs[22][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][19]/Q} .original_name {cpuregs[22][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][20]} .original_name {{cpuregs[22][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][20]} .single_bit_orig_name {cpuregs[22][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][20]/Q} .original_name {cpuregs[22][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][21]} .original_name {{cpuregs[22][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][21]} .single_bit_orig_name {cpuregs[22][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][21]/Q} .original_name {cpuregs[22][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][22]} .original_name {{cpuregs[22][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][22]} .single_bit_orig_name {cpuregs[22][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][22]/Q} .original_name {cpuregs[22][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][23]} .original_name {{cpuregs[22][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][23]} .single_bit_orig_name {cpuregs[22][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][23]/Q} .original_name {cpuregs[22][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][24]} .original_name {{cpuregs[22][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][24]} .single_bit_orig_name {cpuregs[22][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][24]/Q} .original_name {cpuregs[22][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][25]} .original_name {{cpuregs[22][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][25]} .single_bit_orig_name {cpuregs[22][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][25]/Q} .original_name {cpuregs[22][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][26]} .original_name {{cpuregs[22][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][26]} .single_bit_orig_name {cpuregs[22][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][26]/Q} .original_name {cpuregs[22][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][27]} .original_name {{cpuregs[22][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][27]} .single_bit_orig_name {cpuregs[22][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][27]/Q} .original_name {cpuregs[22][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][28]} .original_name {{cpuregs[22][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][28]} .single_bit_orig_name {cpuregs[22][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][28]/Q} .original_name {cpuregs[22][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][29]} .original_name {{cpuregs[22][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][29]} .single_bit_orig_name {cpuregs[22][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][29]/Q} .original_name {cpuregs[22][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][30]} .original_name {{cpuregs[22][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][30]} .single_bit_orig_name {cpuregs[22][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][30]/Q} .original_name {cpuregs[22][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[22][31]} .original_name {{cpuregs[22][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[22][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[22][31]} .single_bit_orig_name {cpuregs[22][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[22][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[22][31]/Q} .original_name {cpuregs[22][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][0]} .original_name {{cpuregs[23][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][0]} .single_bit_orig_name {cpuregs[23][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][0]/Q} .original_name {cpuregs[23][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][1]} .original_name {{cpuregs[23][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][1]} .single_bit_orig_name {cpuregs[23][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][1]/Q} .original_name {cpuregs[23][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][2]} .original_name {{cpuregs[23][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][2]} .single_bit_orig_name {cpuregs[23][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][2]/Q} .original_name {cpuregs[23][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][3]} .original_name {{cpuregs[23][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][3]} .single_bit_orig_name {cpuregs[23][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][3]/Q} .original_name {cpuregs[23][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][4]} .original_name {{cpuregs[23][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][4]} .single_bit_orig_name {cpuregs[23][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][4]/Q} .original_name {cpuregs[23][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][5]} .original_name {{cpuregs[23][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][5]} .single_bit_orig_name {cpuregs[23][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][5]/Q} .original_name {cpuregs[23][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][6]} .original_name {{cpuregs[23][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][6]} .single_bit_orig_name {cpuregs[23][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][6]/Q} .original_name {cpuregs[23][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][7]} .original_name {{cpuregs[23][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][7]} .single_bit_orig_name {cpuregs[23][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][7]/Q} .original_name {cpuregs[23][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][8]} .original_name {{cpuregs[23][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][8]} .single_bit_orig_name {cpuregs[23][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][8]/Q} .original_name {cpuregs[23][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][9]} .original_name {{cpuregs[23][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][9]} .single_bit_orig_name {cpuregs[23][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][9]/Q} .original_name {cpuregs[23][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][10]} .original_name {{cpuregs[23][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][10]} .single_bit_orig_name {cpuregs[23][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][10]/Q} .original_name {cpuregs[23][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][11]} .original_name {{cpuregs[23][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][11]} .single_bit_orig_name {cpuregs[23][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][11]/Q} .original_name {cpuregs[23][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][12]} .original_name {{cpuregs[23][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][12]} .single_bit_orig_name {cpuregs[23][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][12]/Q} .original_name {cpuregs[23][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][13]} .original_name {{cpuregs[23][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][13]} .single_bit_orig_name {cpuregs[23][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][13]/Q} .original_name {cpuregs[23][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][14]} .original_name {{cpuregs[23][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][14]} .single_bit_orig_name {cpuregs[23][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][14]/Q} .original_name {cpuregs[23][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][15]} .original_name {{cpuregs[23][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][15]} .single_bit_orig_name {cpuregs[23][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][15]/Q} .original_name {cpuregs[23][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][16]} .original_name {{cpuregs[23][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][16]} .single_bit_orig_name {cpuregs[23][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][16]/Q} .original_name {cpuregs[23][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][17]} .original_name {{cpuregs[23][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][17]} .single_bit_orig_name {cpuregs[23][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][17]/Q} .original_name {cpuregs[23][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][18]} .original_name {{cpuregs[23][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][18]} .single_bit_orig_name {cpuregs[23][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][18]/Q} .original_name {cpuregs[23][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][19]} .original_name {{cpuregs[23][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][19]} .single_bit_orig_name {cpuregs[23][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][19]/Q} .original_name {cpuregs[23][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][20]} .original_name {{cpuregs[23][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][20]} .single_bit_orig_name {cpuregs[23][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][20]/Q} .original_name {cpuregs[23][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][21]} .original_name {{cpuregs[23][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][21]} .single_bit_orig_name {cpuregs[23][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][21]/Q} .original_name {cpuregs[23][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][22]} .original_name {{cpuregs[23][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][22]} .single_bit_orig_name {cpuregs[23][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][22]/Q} .original_name {cpuregs[23][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][23]} .original_name {{cpuregs[23][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][23]} .single_bit_orig_name {cpuregs[23][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][23]/Q} .original_name {cpuregs[23][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][24]} .original_name {{cpuregs[23][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][24]} .single_bit_orig_name {cpuregs[23][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][24]/Q} .original_name {cpuregs[23][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][25]} .original_name {{cpuregs[23][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][25]} .single_bit_orig_name {cpuregs[23][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][25]/Q} .original_name {cpuregs[23][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][26]} .original_name {{cpuregs[23][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][26]} .single_bit_orig_name {cpuregs[23][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][26]/Q} .original_name {cpuregs[23][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][27]} .original_name {{cpuregs[23][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][27]} .single_bit_orig_name {cpuregs[23][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][27]/Q} .original_name {cpuregs[23][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][28]} .original_name {{cpuregs[23][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][28]} .single_bit_orig_name {cpuregs[23][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][28]/Q} .original_name {cpuregs[23][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][29]} .original_name {{cpuregs[23][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][29]} .single_bit_orig_name {cpuregs[23][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][29]/Q} .original_name {cpuregs[23][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][30]} .original_name {{cpuregs[23][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][30]} .single_bit_orig_name {cpuregs[23][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][30]/Q} .original_name {cpuregs[23][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[23][31]} .original_name {{cpuregs[23][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[23][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[23][31]} .single_bit_orig_name {cpuregs[23][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[23][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[23][31]/Q} .original_name {cpuregs[23][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][0]} .original_name {{cpuregs[24][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][0]} .single_bit_orig_name {cpuregs[24][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][0]/Q} .original_name {cpuregs[24][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][1]} .original_name {{cpuregs[24][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][1]} .single_bit_orig_name {cpuregs[24][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][1]/Q} .original_name {cpuregs[24][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][2]} .original_name {{cpuregs[24][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][2]} .single_bit_orig_name {cpuregs[24][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][2]/Q} .original_name {cpuregs[24][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][3]} .original_name {{cpuregs[24][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][3]} .single_bit_orig_name {cpuregs[24][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][3]/Q} .original_name {cpuregs[24][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][4]} .original_name {{cpuregs[24][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][4]} .single_bit_orig_name {cpuregs[24][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][4]/Q} .original_name {cpuregs[24][4]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[24][4]/QN} .original_name {cpuregs[24][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][5]} .original_name {{cpuregs[24][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][5]} .single_bit_orig_name {cpuregs[24][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][5]/Q} .original_name {cpuregs[24][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][6]} .original_name {{cpuregs[24][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][6]} .single_bit_orig_name {cpuregs[24][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][6]/Q} .original_name {cpuregs[24][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][7]} .original_name {{cpuregs[24][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][7]} .single_bit_orig_name {cpuregs[24][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][7]/Q} .original_name {cpuregs[24][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][8]} .original_name {{cpuregs[24][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][8]} .single_bit_orig_name {cpuregs[24][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][8]/Q} .original_name {cpuregs[24][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][9]} .original_name {{cpuregs[24][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][9]} .single_bit_orig_name {cpuregs[24][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][9]/Q} .original_name {cpuregs[24][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][10]} .original_name {{cpuregs[24][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][10]} .single_bit_orig_name {cpuregs[24][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][10]/Q} .original_name {cpuregs[24][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][11]} .original_name {{cpuregs[24][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][11]} .single_bit_orig_name {cpuregs[24][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][11]/Q} .original_name {cpuregs[24][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][12]} .original_name {{cpuregs[24][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][12]} .single_bit_orig_name {cpuregs[24][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][12]/Q} .original_name {cpuregs[24][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][13]} .original_name {{cpuregs[24][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][13]} .single_bit_orig_name {cpuregs[24][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][13]/Q} .original_name {cpuregs[24][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][14]} .original_name {{cpuregs[24][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][14]} .single_bit_orig_name {cpuregs[24][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][14]/Q} .original_name {cpuregs[24][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][15]} .original_name {{cpuregs[24][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][15]} .single_bit_orig_name {cpuregs[24][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][15]/Q} .original_name {cpuregs[24][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][16]} .original_name {{cpuregs[24][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][16]} .single_bit_orig_name {cpuregs[24][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][16]/Q} .original_name {cpuregs[24][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][17]} .original_name {{cpuregs[24][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][17]} .single_bit_orig_name {cpuregs[24][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][17]/Q} .original_name {cpuregs[24][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][18]} .original_name {{cpuregs[24][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][18]} .single_bit_orig_name {cpuregs[24][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][18]/Q} .original_name {cpuregs[24][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][19]} .original_name {{cpuregs[24][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][19]} .single_bit_orig_name {cpuregs[24][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][19]/Q} .original_name {cpuregs[24][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][20]} .original_name {{cpuregs[24][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][20]} .single_bit_orig_name {cpuregs[24][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][20]/Q} .original_name {cpuregs[24][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][21]} .original_name {{cpuregs[24][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][21]} .single_bit_orig_name {cpuregs[24][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][21]/Q} .original_name {cpuregs[24][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][22]} .original_name {{cpuregs[24][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][22]} .single_bit_orig_name {cpuregs[24][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][22]/Q} .original_name {cpuregs[24][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][23]} .original_name {{cpuregs[24][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][23]} .single_bit_orig_name {cpuregs[24][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][23]/Q} .original_name {cpuregs[24][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][24]} .original_name {{cpuregs[24][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][24]} .single_bit_orig_name {cpuregs[24][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][24]/Q} .original_name {cpuregs[24][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][25]} .original_name {{cpuregs[24][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][25]} .single_bit_orig_name {cpuregs[24][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][25]/Q} .original_name {cpuregs[24][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][26]} .original_name {{cpuregs[24][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][26]} .single_bit_orig_name {cpuregs[24][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][26]/Q} .original_name {cpuregs[24][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][27]} .original_name {{cpuregs[24][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][27]} .single_bit_orig_name {cpuregs[24][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][27]/Q} .original_name {cpuregs[24][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][28]} .original_name {{cpuregs[24][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][28]} .single_bit_orig_name {cpuregs[24][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][28]/Q} .original_name {cpuregs[24][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][29]} .original_name {{cpuregs[24][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][29]} .single_bit_orig_name {cpuregs[24][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][29]/Q} .original_name {cpuregs[24][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][30]} .original_name {{cpuregs[24][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][30]} .single_bit_orig_name {cpuregs[24][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][30]/Q} .original_name {cpuregs[24][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[24][31]} .original_name {{cpuregs[24][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[24][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[24][31]} .single_bit_orig_name {cpuregs[24][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[24][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[24][31]/Q} .original_name {cpuregs[24][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][0]} .original_name {{cpuregs[25][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][0]} .single_bit_orig_name {cpuregs[25][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][0]/Q} .original_name {cpuregs[25][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][1]} .original_name {{cpuregs[25][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][1]} .single_bit_orig_name {cpuregs[25][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][1]/Q} .original_name {cpuregs[25][1]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[25][1]/QN} .original_name {cpuregs[25][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][2]} .original_name {{cpuregs[25][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][2]} .single_bit_orig_name {cpuregs[25][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][2]/Q} .original_name {cpuregs[25][2]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[25][2]/QN} .original_name {cpuregs[25][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][3]} .original_name {{cpuregs[25][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][3]} .single_bit_orig_name {cpuregs[25][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][3]/Q} .original_name {cpuregs[25][3]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[25][3]/QN} .original_name {cpuregs[25][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][4]} .original_name {{cpuregs[25][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][4]} .single_bit_orig_name {cpuregs[25][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][4]/Q} .original_name {cpuregs[25][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][5]} .original_name {{cpuregs[25][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][5]} .single_bit_orig_name {cpuregs[25][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][5]/Q} .original_name {cpuregs[25][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][6]} .original_name {{cpuregs[25][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][6]} .single_bit_orig_name {cpuregs[25][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][6]/Q} .original_name {cpuregs[25][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][7]} .original_name {{cpuregs[25][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][7]} .single_bit_orig_name {cpuregs[25][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][7]/Q} .original_name {cpuregs[25][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][8]} .original_name {{cpuregs[25][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][8]} .single_bit_orig_name {cpuregs[25][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][8]/Q} .original_name {cpuregs[25][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][9]} .original_name {{cpuregs[25][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][9]} .single_bit_orig_name {cpuregs[25][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][9]/Q} .original_name {cpuregs[25][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][10]} .original_name {{cpuregs[25][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][10]} .single_bit_orig_name {cpuregs[25][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][10]/Q} .original_name {cpuregs[25][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][11]} .original_name {{cpuregs[25][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][11]} .single_bit_orig_name {cpuregs[25][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][11]/Q} .original_name {cpuregs[25][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][12]} .original_name {{cpuregs[25][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][12]} .single_bit_orig_name {cpuregs[25][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][12]/Q} .original_name {cpuregs[25][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][13]} .original_name {{cpuregs[25][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][13]} .single_bit_orig_name {cpuregs[25][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][13]/Q} .original_name {cpuregs[25][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][14]} .original_name {{cpuregs[25][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][14]} .single_bit_orig_name {cpuregs[25][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][14]/Q} .original_name {cpuregs[25][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][15]} .original_name {{cpuregs[25][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][15]} .single_bit_orig_name {cpuregs[25][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][15]/Q} .original_name {cpuregs[25][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][16]} .original_name {{cpuregs[25][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][16]} .single_bit_orig_name {cpuregs[25][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][16]/Q} .original_name {cpuregs[25][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][17]} .original_name {{cpuregs[25][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][17]} .single_bit_orig_name {cpuregs[25][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][17]/Q} .original_name {cpuregs[25][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][18]} .original_name {{cpuregs[25][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][18]} .single_bit_orig_name {cpuregs[25][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][18]/Q} .original_name {cpuregs[25][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][19]} .original_name {{cpuregs[25][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][19]} .single_bit_orig_name {cpuregs[25][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][19]/Q} .original_name {cpuregs[25][19]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[25][19]/QN} .original_name {cpuregs[25][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][20]} .original_name {{cpuregs[25][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][20]} .single_bit_orig_name {cpuregs[25][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][20]/Q} .original_name {cpuregs[25][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][21]} .original_name {{cpuregs[25][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][21]} .single_bit_orig_name {cpuregs[25][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][21]/Q} .original_name {cpuregs[25][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][22]} .original_name {{cpuregs[25][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][22]} .single_bit_orig_name {cpuregs[25][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][22]/Q} .original_name {cpuregs[25][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][23]} .original_name {{cpuregs[25][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][23]} .single_bit_orig_name {cpuregs[25][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][23]/Q} .original_name {cpuregs[25][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][24]} .original_name {{cpuregs[25][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][24]} .single_bit_orig_name {cpuregs[25][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][24]/Q} .original_name {cpuregs[25][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][25]} .original_name {{cpuregs[25][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][25]} .single_bit_orig_name {cpuregs[25][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][25]/Q} .original_name {cpuregs[25][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][26]} .original_name {{cpuregs[25][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][26]} .single_bit_orig_name {cpuregs[25][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][26]/Q} .original_name {cpuregs[25][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][27]} .original_name {{cpuregs[25][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][27]} .single_bit_orig_name {cpuregs[25][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][27]/Q} .original_name {cpuregs[25][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][28]} .original_name {{cpuregs[25][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][28]} .single_bit_orig_name {cpuregs[25][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][28]/Q} .original_name {cpuregs[25][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][29]} .original_name {{cpuregs[25][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][29]} .single_bit_orig_name {cpuregs[25][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][29]/Q} .original_name {cpuregs[25][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][30]} .original_name {{cpuregs[25][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][30]} .single_bit_orig_name {cpuregs[25][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][30]/Q} .original_name {cpuregs[25][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[25][31]} .original_name {{cpuregs[25][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[25][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[25][31]} .single_bit_orig_name {cpuregs[25][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[25][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[25][31]/Q} .original_name {cpuregs[25][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][0]} .original_name {{cpuregs[26][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][0]} .single_bit_orig_name {cpuregs[26][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][0]/Q} .original_name {cpuregs[26][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][1]} .original_name {{cpuregs[26][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][1]} .single_bit_orig_name {cpuregs[26][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][1]/Q} .original_name {cpuregs[26][1]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[26][1]/QN} .original_name {cpuregs[26][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][2]} .original_name {{cpuregs[26][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][2]} .single_bit_orig_name {cpuregs[26][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][2]/Q} .original_name {cpuregs[26][2]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[26][2]/QN} .original_name {cpuregs[26][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][3]} .original_name {{cpuregs[26][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][3]} .single_bit_orig_name {cpuregs[26][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][3]/Q} .original_name {cpuregs[26][3]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[26][3]/QN} .original_name {cpuregs[26][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][4]} .original_name {{cpuregs[26][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][4]} .single_bit_orig_name {cpuregs[26][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][4]/Q} .original_name {cpuregs[26][4]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[26][4]/QN} .original_name {cpuregs[26][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][5]} .original_name {{cpuregs[26][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][5]} .single_bit_orig_name {cpuregs[26][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][5]/Q} .original_name {cpuregs[26][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][6]} .original_name {{cpuregs[26][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][6]} .single_bit_orig_name {cpuregs[26][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][6]/Q} .original_name {cpuregs[26][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][7]} .original_name {{cpuregs[26][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][7]} .single_bit_orig_name {cpuregs[26][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][7]/Q} .original_name {cpuregs[26][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][8]} .original_name {{cpuregs[26][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][8]} .single_bit_orig_name {cpuregs[26][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][8]/Q} .original_name {cpuregs[26][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][9]} .original_name {{cpuregs[26][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][9]} .single_bit_orig_name {cpuregs[26][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][9]/Q} .original_name {cpuregs[26][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][10]} .original_name {{cpuregs[26][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][10]} .single_bit_orig_name {cpuregs[26][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][10]/Q} .original_name {cpuregs[26][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][11]} .original_name {{cpuregs[26][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][11]} .single_bit_orig_name {cpuregs[26][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][11]/Q} .original_name {cpuregs[26][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][12]} .original_name {{cpuregs[26][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][12]} .single_bit_orig_name {cpuregs[26][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][12]/Q} .original_name {cpuregs[26][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][13]} .original_name {{cpuregs[26][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][13]} .single_bit_orig_name {cpuregs[26][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][13]/Q} .original_name {cpuregs[26][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][14]} .original_name {{cpuregs[26][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][14]} .single_bit_orig_name {cpuregs[26][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][14]/Q} .original_name {cpuregs[26][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][15]} .original_name {{cpuregs[26][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][15]} .single_bit_orig_name {cpuregs[26][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][15]/Q} .original_name {cpuregs[26][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][16]} .original_name {{cpuregs[26][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][16]} .single_bit_orig_name {cpuregs[26][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][16]/Q} .original_name {cpuregs[26][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][17]} .original_name {{cpuregs[26][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][17]} .single_bit_orig_name {cpuregs[26][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][17]/Q} .original_name {cpuregs[26][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][18]} .original_name {{cpuregs[26][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][18]} .single_bit_orig_name {cpuregs[26][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][18]/Q} .original_name {cpuregs[26][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][19]} .original_name {{cpuregs[26][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][19]} .single_bit_orig_name {cpuregs[26][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][19]/Q} .original_name {cpuregs[26][19]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[26][19]/QN} .original_name {cpuregs[26][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][20]} .original_name {{cpuregs[26][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][20]} .single_bit_orig_name {cpuregs[26][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][20]/Q} .original_name {cpuregs[26][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][21]} .original_name {{cpuregs[26][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][21]} .single_bit_orig_name {cpuregs[26][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][21]/Q} .original_name {cpuregs[26][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][22]} .original_name {{cpuregs[26][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][22]} .single_bit_orig_name {cpuregs[26][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][22]/Q} .original_name {cpuregs[26][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][23]} .original_name {{cpuregs[26][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][23]} .single_bit_orig_name {cpuregs[26][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][23]/Q} .original_name {cpuregs[26][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][24]} .original_name {{cpuregs[26][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][24]} .single_bit_orig_name {cpuregs[26][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][24]/Q} .original_name {cpuregs[26][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][25]} .original_name {{cpuregs[26][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][25]} .single_bit_orig_name {cpuregs[26][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][25]/Q} .original_name {cpuregs[26][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][26]} .original_name {{cpuregs[26][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][26]} .single_bit_orig_name {cpuregs[26][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][26]/Q} .original_name {cpuregs[26][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][27]} .original_name {{cpuregs[26][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][27]} .single_bit_orig_name {cpuregs[26][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][27]/Q} .original_name {cpuregs[26][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][28]} .original_name {{cpuregs[26][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][28]} .single_bit_orig_name {cpuregs[26][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][28]/Q} .original_name {cpuregs[26][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][29]} .original_name {{cpuregs[26][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][29]} .single_bit_orig_name {cpuregs[26][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][29]/Q} .original_name {cpuregs[26][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][30]} .original_name {{cpuregs[26][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][30]} .single_bit_orig_name {cpuregs[26][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][30]/Q} .original_name {cpuregs[26][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[26][31]} .original_name {{cpuregs[26][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[26][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[26][31]} .single_bit_orig_name {cpuregs[26][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[26][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[26][31]/Q} .original_name {cpuregs[26][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][0]} .original_name {{cpuregs[27][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][0]} .single_bit_orig_name {cpuregs[27][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][0]/Q} .original_name {cpuregs[27][0]/q}
set_db -quiet {pin:picorv32/cpuregs_reg[27][0]/QN} .original_name {cpuregs[27][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][1]} .original_name {{cpuregs[27][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][1]} .single_bit_orig_name {cpuregs[27][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][1]/Q} .original_name {cpuregs[27][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][2]} .original_name {{cpuregs[27][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][2]} .single_bit_orig_name {cpuregs[27][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][2]/Q} .original_name {cpuregs[27][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][3]} .original_name {{cpuregs[27][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][3]} .single_bit_orig_name {cpuregs[27][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][3]/Q} .original_name {cpuregs[27][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][4]} .original_name {{cpuregs[27][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][4]} .single_bit_orig_name {cpuregs[27][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][4]/Q} .original_name {cpuregs[27][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][5]} .original_name {{cpuregs[27][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][5]} .single_bit_orig_name {cpuregs[27][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][5]/Q} .original_name {cpuregs[27][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][6]} .original_name {{cpuregs[27][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][6]} .single_bit_orig_name {cpuregs[27][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][6]/Q} .original_name {cpuregs[27][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][7]} .original_name {{cpuregs[27][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][7]} .single_bit_orig_name {cpuregs[27][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][7]/Q} .original_name {cpuregs[27][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][8]} .original_name {{cpuregs[27][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][8]} .single_bit_orig_name {cpuregs[27][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][8]/Q} .original_name {cpuregs[27][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][9]} .original_name {{cpuregs[27][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][9]} .single_bit_orig_name {cpuregs[27][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][9]/Q} .original_name {cpuregs[27][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][10]} .original_name {{cpuregs[27][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][10]} .single_bit_orig_name {cpuregs[27][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][10]/Q} .original_name {cpuregs[27][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][11]} .original_name {{cpuregs[27][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][11]} .single_bit_orig_name {cpuregs[27][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][11]/Q} .original_name {cpuregs[27][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][12]} .original_name {{cpuregs[27][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][12]} .single_bit_orig_name {cpuregs[27][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][12]/Q} .original_name {cpuregs[27][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][13]} .original_name {{cpuregs[27][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][13]} .single_bit_orig_name {cpuregs[27][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][13]/Q} .original_name {cpuregs[27][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][14]} .original_name {{cpuregs[27][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][14]} .single_bit_orig_name {cpuregs[27][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][14]/Q} .original_name {cpuregs[27][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][15]} .original_name {{cpuregs[27][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][15]} .single_bit_orig_name {cpuregs[27][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][15]/Q} .original_name {cpuregs[27][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][16]} .original_name {{cpuregs[27][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][16]} .single_bit_orig_name {cpuregs[27][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][16]/Q} .original_name {cpuregs[27][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][17]} .original_name {{cpuregs[27][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][17]} .single_bit_orig_name {cpuregs[27][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][17]/Q} .original_name {cpuregs[27][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][18]} .original_name {{cpuregs[27][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][18]} .single_bit_orig_name {cpuregs[27][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][18]/Q} .original_name {cpuregs[27][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][19]} .original_name {{cpuregs[27][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][19]} .single_bit_orig_name {cpuregs[27][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][19]/Q} .original_name {cpuregs[27][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][20]} .original_name {{cpuregs[27][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][20]} .single_bit_orig_name {cpuregs[27][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][20]/Q} .original_name {cpuregs[27][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][21]} .original_name {{cpuregs[27][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][21]} .single_bit_orig_name {cpuregs[27][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][21]/Q} .original_name {cpuregs[27][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][22]} .original_name {{cpuregs[27][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][22]} .single_bit_orig_name {cpuregs[27][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][22]/Q} .original_name {cpuregs[27][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][23]} .original_name {{cpuregs[27][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][23]} .single_bit_orig_name {cpuregs[27][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][23]/Q} .original_name {cpuregs[27][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][24]} .original_name {{cpuregs[27][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][24]} .single_bit_orig_name {cpuregs[27][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][24]/Q} .original_name {cpuregs[27][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][25]} .original_name {{cpuregs[27][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][25]} .single_bit_orig_name {cpuregs[27][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][25]/Q} .original_name {cpuregs[27][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][26]} .original_name {{cpuregs[27][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][26]} .single_bit_orig_name {cpuregs[27][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][26]/Q} .original_name {cpuregs[27][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][27]} .original_name {{cpuregs[27][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][27]} .single_bit_orig_name {cpuregs[27][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][27]/Q} .original_name {cpuregs[27][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][28]} .original_name {{cpuregs[27][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][28]} .single_bit_orig_name {cpuregs[27][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][28]/Q} .original_name {cpuregs[27][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][29]} .original_name {{cpuregs[27][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][29]} .single_bit_orig_name {cpuregs[27][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][29]/Q} .original_name {cpuregs[27][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][30]} .original_name {{cpuregs[27][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][30]} .single_bit_orig_name {cpuregs[27][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][30]/Q} .original_name {cpuregs[27][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[27][31]} .original_name {{cpuregs[27][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[27][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[27][31]} .single_bit_orig_name {cpuregs[27][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[27][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[27][31]/Q} .original_name {cpuregs[27][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][0]} .original_name {{cpuregs[28][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][0]} .single_bit_orig_name {cpuregs[28][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][0]/Q} .original_name {cpuregs[28][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][1]} .original_name {{cpuregs[28][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][1]} .single_bit_orig_name {cpuregs[28][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][1]/Q} .original_name {cpuregs[28][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][2]} .original_name {{cpuregs[28][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][2]} .single_bit_orig_name {cpuregs[28][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][2]/Q} .original_name {cpuregs[28][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][3]} .original_name {{cpuregs[28][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][3]} .single_bit_orig_name {cpuregs[28][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][3]/Q} .original_name {cpuregs[28][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][4]} .original_name {{cpuregs[28][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][4]} .single_bit_orig_name {cpuregs[28][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][4]/Q} .original_name {cpuregs[28][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][5]} .original_name {{cpuregs[28][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][5]} .single_bit_orig_name {cpuregs[28][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][5]/Q} .original_name {cpuregs[28][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][6]} .original_name {{cpuregs[28][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][6]} .single_bit_orig_name {cpuregs[28][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][6]/Q} .original_name {cpuregs[28][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][7]} .original_name {{cpuregs[28][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][7]} .single_bit_orig_name {cpuregs[28][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][7]/Q} .original_name {cpuregs[28][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][8]} .original_name {{cpuregs[28][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][8]} .single_bit_orig_name {cpuregs[28][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][8]/Q} .original_name {cpuregs[28][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][9]} .original_name {{cpuregs[28][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][9]} .single_bit_orig_name {cpuregs[28][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][9]/Q} .original_name {cpuregs[28][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][10]} .original_name {{cpuregs[28][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][10]} .single_bit_orig_name {cpuregs[28][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][10]/Q} .original_name {cpuregs[28][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][11]} .original_name {{cpuregs[28][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][11]} .single_bit_orig_name {cpuregs[28][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][11]/Q} .original_name {cpuregs[28][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][12]} .original_name {{cpuregs[28][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][12]} .single_bit_orig_name {cpuregs[28][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][12]/Q} .original_name {cpuregs[28][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][13]} .original_name {{cpuregs[28][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][13]} .single_bit_orig_name {cpuregs[28][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][13]/Q} .original_name {cpuregs[28][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][14]} .original_name {{cpuregs[28][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][14]} .single_bit_orig_name {cpuregs[28][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][14]/Q} .original_name {cpuregs[28][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][15]} .original_name {{cpuregs[28][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][15]} .single_bit_orig_name {cpuregs[28][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][15]/Q} .original_name {cpuregs[28][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][16]} .original_name {{cpuregs[28][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][16]} .single_bit_orig_name {cpuregs[28][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][16]/Q} .original_name {cpuregs[28][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][17]} .original_name {{cpuregs[28][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][17]} .single_bit_orig_name {cpuregs[28][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][17]/Q} .original_name {cpuregs[28][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][18]} .original_name {{cpuregs[28][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][18]} .single_bit_orig_name {cpuregs[28][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][18]/Q} .original_name {cpuregs[28][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][19]} .original_name {{cpuregs[28][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][19]} .single_bit_orig_name {cpuregs[28][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][19]/Q} .original_name {cpuregs[28][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][20]} .original_name {{cpuregs[28][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][20]} .single_bit_orig_name {cpuregs[28][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][20]/Q} .original_name {cpuregs[28][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][21]} .original_name {{cpuregs[28][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][21]} .single_bit_orig_name {cpuregs[28][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][21]/Q} .original_name {cpuregs[28][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][22]} .original_name {{cpuregs[28][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][22]} .single_bit_orig_name {cpuregs[28][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][22]/Q} .original_name {cpuregs[28][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][23]} .original_name {{cpuregs[28][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][23]} .single_bit_orig_name {cpuregs[28][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][23]/Q} .original_name {cpuregs[28][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][24]} .original_name {{cpuregs[28][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][24]} .single_bit_orig_name {cpuregs[28][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][24]/Q} .original_name {cpuregs[28][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][25]} .original_name {{cpuregs[28][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][25]} .single_bit_orig_name {cpuregs[28][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][25]/Q} .original_name {cpuregs[28][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][26]} .original_name {{cpuregs[28][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][26]} .single_bit_orig_name {cpuregs[28][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][26]/Q} .original_name {cpuregs[28][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][27]} .original_name {{cpuregs[28][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][27]} .single_bit_orig_name {cpuregs[28][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][27]/Q} .original_name {cpuregs[28][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][28]} .original_name {{cpuregs[28][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][28]} .single_bit_orig_name {cpuregs[28][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][28]/Q} .original_name {cpuregs[28][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][29]} .original_name {{cpuregs[28][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][29]} .single_bit_orig_name {cpuregs[28][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][29]/Q} .original_name {cpuregs[28][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][30]} .original_name {{cpuregs[28][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][30]} .single_bit_orig_name {cpuregs[28][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][30]/Q} .original_name {cpuregs[28][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[28][31]} .original_name {{cpuregs[28][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[28][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[28][31]} .single_bit_orig_name {cpuregs[28][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[28][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[28][31]/Q} .original_name {cpuregs[28][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][0]} .original_name {{cpuregs[29][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][0]} .single_bit_orig_name {cpuregs[29][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][0]/Q} .original_name {cpuregs[29][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][1]} .original_name {{cpuregs[29][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][1]} .single_bit_orig_name {cpuregs[29][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][1]/Q} .original_name {cpuregs[29][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][2]} .original_name {{cpuregs[29][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][2]} .single_bit_orig_name {cpuregs[29][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][2]/Q} .original_name {cpuregs[29][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][3]} .original_name {{cpuregs[29][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][3]} .single_bit_orig_name {cpuregs[29][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][3]/Q} .original_name {cpuregs[29][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][4]} .original_name {{cpuregs[29][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][4]} .single_bit_orig_name {cpuregs[29][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][4]/Q} .original_name {cpuregs[29][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][5]} .original_name {{cpuregs[29][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][5]} .single_bit_orig_name {cpuregs[29][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][5]/Q} .original_name {cpuregs[29][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][6]} .original_name {{cpuregs[29][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][6]} .single_bit_orig_name {cpuregs[29][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][6]/Q} .original_name {cpuregs[29][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][7]} .original_name {{cpuregs[29][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][7]} .single_bit_orig_name {cpuregs[29][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][7]/Q} .original_name {cpuregs[29][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][8]} .original_name {{cpuregs[29][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][8]} .single_bit_orig_name {cpuregs[29][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][8]/Q} .original_name {cpuregs[29][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][9]} .original_name {{cpuregs[29][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][9]} .single_bit_orig_name {cpuregs[29][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][9]/Q} .original_name {cpuregs[29][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][10]} .original_name {{cpuregs[29][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][10]} .single_bit_orig_name {cpuregs[29][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][10]/Q} .original_name {cpuregs[29][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][11]} .original_name {{cpuregs[29][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][11]} .single_bit_orig_name {cpuregs[29][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][11]/Q} .original_name {cpuregs[29][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][12]} .original_name {{cpuregs[29][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][12]} .single_bit_orig_name {cpuregs[29][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][12]/Q} .original_name {cpuregs[29][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][13]} .original_name {{cpuregs[29][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][13]} .single_bit_orig_name {cpuregs[29][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][13]/Q} .original_name {cpuregs[29][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][14]} .original_name {{cpuregs[29][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][14]} .single_bit_orig_name {cpuregs[29][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][14]/Q} .original_name {cpuregs[29][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][15]} .original_name {{cpuregs[29][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][15]} .single_bit_orig_name {cpuregs[29][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][15]/Q} .original_name {cpuregs[29][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][16]} .original_name {{cpuregs[29][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][16]} .single_bit_orig_name {cpuregs[29][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][16]/Q} .original_name {cpuregs[29][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][17]} .original_name {{cpuregs[29][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][17]} .single_bit_orig_name {cpuregs[29][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][17]/Q} .original_name {cpuregs[29][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][18]} .original_name {{cpuregs[29][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][18]} .single_bit_orig_name {cpuregs[29][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][18]/Q} .original_name {cpuregs[29][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][19]} .original_name {{cpuregs[29][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][19]} .single_bit_orig_name {cpuregs[29][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][19]/Q} .original_name {cpuregs[29][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][20]} .original_name {{cpuregs[29][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][20]} .single_bit_orig_name {cpuregs[29][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][20]/Q} .original_name {cpuregs[29][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][21]} .original_name {{cpuregs[29][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][21]} .single_bit_orig_name {cpuregs[29][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][21]/Q} .original_name {cpuregs[29][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][22]} .original_name {{cpuregs[29][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][22]} .single_bit_orig_name {cpuregs[29][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][22]/Q} .original_name {cpuregs[29][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][23]} .original_name {{cpuregs[29][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][23]} .single_bit_orig_name {cpuregs[29][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][23]/Q} .original_name {cpuregs[29][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][24]} .original_name {{cpuregs[29][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][24]} .single_bit_orig_name {cpuregs[29][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][24]/Q} .original_name {cpuregs[29][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][25]} .original_name {{cpuregs[29][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][25]} .single_bit_orig_name {cpuregs[29][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][25]/Q} .original_name {cpuregs[29][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][26]} .original_name {{cpuregs[29][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][26]} .single_bit_orig_name {cpuregs[29][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][26]/Q} .original_name {cpuregs[29][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][27]} .original_name {{cpuregs[29][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][27]} .single_bit_orig_name {cpuregs[29][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][27]/Q} .original_name {cpuregs[29][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][28]} .original_name {{cpuregs[29][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][28]} .single_bit_orig_name {cpuregs[29][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][28]/Q} .original_name {cpuregs[29][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][29]} .original_name {{cpuregs[29][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][29]} .single_bit_orig_name {cpuregs[29][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][29]/Q} .original_name {cpuregs[29][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][30]} .original_name {{cpuregs[29][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][30]} .single_bit_orig_name {cpuregs[29][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][30]/Q} .original_name {cpuregs[29][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[29][31]} .original_name {{cpuregs[29][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[29][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[29][31]} .single_bit_orig_name {cpuregs[29][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[29][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[29][31]/Q} .original_name {cpuregs[29][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][0]} .original_name {{cpuregs[30][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][0]} .single_bit_orig_name {cpuregs[30][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][0]/Q} .original_name {cpuregs[30][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][1]} .original_name {{cpuregs[30][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][1]} .single_bit_orig_name {cpuregs[30][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][1]/Q} .original_name {cpuregs[30][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][2]} .original_name {{cpuregs[30][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][2]} .single_bit_orig_name {cpuregs[30][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][2]/Q} .original_name {cpuregs[30][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][3]} .original_name {{cpuregs[30][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][3]} .single_bit_orig_name {cpuregs[30][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][3]/Q} .original_name {cpuregs[30][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][4]} .original_name {{cpuregs[30][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][4]} .single_bit_orig_name {cpuregs[30][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][4]/Q} .original_name {cpuregs[30][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][5]} .original_name {{cpuregs[30][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][5]} .single_bit_orig_name {cpuregs[30][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][5]/Q} .original_name {cpuregs[30][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][6]} .original_name {{cpuregs[30][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][6]} .single_bit_orig_name {cpuregs[30][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][6]/Q} .original_name {cpuregs[30][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][7]} .original_name {{cpuregs[30][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][7]} .single_bit_orig_name {cpuregs[30][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][7]/Q} .original_name {cpuregs[30][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][8]} .original_name {{cpuregs[30][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][8]} .single_bit_orig_name {cpuregs[30][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][8]/Q} .original_name {cpuregs[30][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][9]} .original_name {{cpuregs[30][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][9]} .single_bit_orig_name {cpuregs[30][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][9]/Q} .original_name {cpuregs[30][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][10]} .original_name {{cpuregs[30][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][10]} .single_bit_orig_name {cpuregs[30][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][10]/Q} .original_name {cpuregs[30][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][11]} .original_name {{cpuregs[30][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][11]} .single_bit_orig_name {cpuregs[30][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][11]/Q} .original_name {cpuregs[30][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][12]} .original_name {{cpuregs[30][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][12]} .single_bit_orig_name {cpuregs[30][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][12]/Q} .original_name {cpuregs[30][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][13]} .original_name {{cpuregs[30][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][13]} .single_bit_orig_name {cpuregs[30][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][13]/Q} .original_name {cpuregs[30][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][14]} .original_name {{cpuregs[30][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][14]} .single_bit_orig_name {cpuregs[30][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][14]/Q} .original_name {cpuregs[30][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][15]} .original_name {{cpuregs[30][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][15]} .single_bit_orig_name {cpuregs[30][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][15]/Q} .original_name {cpuregs[30][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][16]} .original_name {{cpuregs[30][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][16]} .single_bit_orig_name {cpuregs[30][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][16]/Q} .original_name {cpuregs[30][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][17]} .original_name {{cpuregs[30][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][17]} .single_bit_orig_name {cpuregs[30][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][17]/Q} .original_name {cpuregs[30][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][18]} .original_name {{cpuregs[30][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][18]} .single_bit_orig_name {cpuregs[30][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][18]/Q} .original_name {cpuregs[30][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][19]} .original_name {{cpuregs[30][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][19]} .single_bit_orig_name {cpuregs[30][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][19]/Q} .original_name {cpuregs[30][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][20]} .original_name {{cpuregs[30][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][20]} .single_bit_orig_name {cpuregs[30][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][20]/Q} .original_name {cpuregs[30][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][21]} .original_name {{cpuregs[30][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][21]} .single_bit_orig_name {cpuregs[30][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][21]/Q} .original_name {cpuregs[30][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][22]} .original_name {{cpuregs[30][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][22]} .single_bit_orig_name {cpuregs[30][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][22]/Q} .original_name {cpuregs[30][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][23]} .original_name {{cpuregs[30][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][23]} .single_bit_orig_name {cpuregs[30][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][23]/Q} .original_name {cpuregs[30][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][24]} .original_name {{cpuregs[30][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][24]} .single_bit_orig_name {cpuregs[30][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][24]/Q} .original_name {cpuregs[30][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][25]} .original_name {{cpuregs[30][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][25]} .single_bit_orig_name {cpuregs[30][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][25]/Q} .original_name {cpuregs[30][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][26]} .original_name {{cpuregs[30][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][26]} .single_bit_orig_name {cpuregs[30][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][26]/Q} .original_name {cpuregs[30][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][27]} .original_name {{cpuregs[30][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][27]} .single_bit_orig_name {cpuregs[30][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][27]/Q} .original_name {cpuregs[30][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][28]} .original_name {{cpuregs[30][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][28]} .single_bit_orig_name {cpuregs[30][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][28]/Q} .original_name {cpuregs[30][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][29]} .original_name {{cpuregs[30][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][29]} .single_bit_orig_name {cpuregs[30][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][29]/Q} .original_name {cpuregs[30][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][30]} .original_name {{cpuregs[30][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][30]} .single_bit_orig_name {cpuregs[30][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][30]/Q} .original_name {cpuregs[30][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[30][31]} .original_name {{cpuregs[30][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[30][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[30][31]} .single_bit_orig_name {cpuregs[30][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[30][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[30][31]/Q} .original_name {cpuregs[30][31]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][0]} .original_name {{cpuregs[31][0]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][0]} .single_bit_orig_name {cpuregs[31][0]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][0]/Q} .original_name {cpuregs[31][0]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][1]} .original_name {{cpuregs[31][1]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][1]} .single_bit_orig_name {cpuregs[31][1]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][1]/Q} .original_name {cpuregs[31][1]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][2]} .original_name {{cpuregs[31][2]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][2]} .single_bit_orig_name {cpuregs[31][2]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][2]/Q} .original_name {cpuregs[31][2]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][3]} .original_name {{cpuregs[31][3]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][3]} .single_bit_orig_name {cpuregs[31][3]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][3]/Q} .original_name {cpuregs[31][3]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][4]} .original_name {{cpuregs[31][4]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][4]} .single_bit_orig_name {cpuregs[31][4]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][4]/Q} .original_name {cpuregs[31][4]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][5]} .original_name {{cpuregs[31][5]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][5]} .single_bit_orig_name {cpuregs[31][5]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][5]/Q} .original_name {cpuregs[31][5]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][6]} .original_name {{cpuregs[31][6]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][6]} .single_bit_orig_name {cpuregs[31][6]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][6]/Q} .original_name {cpuregs[31][6]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][7]} .original_name {{cpuregs[31][7]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][7]} .single_bit_orig_name {cpuregs[31][7]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][7]/Q} .original_name {cpuregs[31][7]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][8]} .original_name {{cpuregs[31][8]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][8]} .single_bit_orig_name {cpuregs[31][8]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][8]/Q} .original_name {cpuregs[31][8]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][9]} .original_name {{cpuregs[31][9]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][9]} .single_bit_orig_name {cpuregs[31][9]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][9]/Q} .original_name {cpuregs[31][9]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][10]} .original_name {{cpuregs[31][10]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][10]} .single_bit_orig_name {cpuregs[31][10]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][10]/Q} .original_name {cpuregs[31][10]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][11]} .original_name {{cpuregs[31][11]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][11]} .single_bit_orig_name {cpuregs[31][11]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][11]/Q} .original_name {cpuregs[31][11]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][12]} .original_name {{cpuregs[31][12]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][12]} .single_bit_orig_name {cpuregs[31][12]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][12]/Q} .original_name {cpuregs[31][12]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][13]} .original_name {{cpuregs[31][13]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][13]} .single_bit_orig_name {cpuregs[31][13]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][13]/Q} .original_name {cpuregs[31][13]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][14]} .original_name {{cpuregs[31][14]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][14]} .single_bit_orig_name {cpuregs[31][14]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][14]/Q} .original_name {cpuregs[31][14]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][15]} .original_name {{cpuregs[31][15]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][15]} .single_bit_orig_name {cpuregs[31][15]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][15]/Q} .original_name {cpuregs[31][15]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][16]} .original_name {{cpuregs[31][16]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][16]} .single_bit_orig_name {cpuregs[31][16]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][16]/Q} .original_name {cpuregs[31][16]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][17]} .original_name {{cpuregs[31][17]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][17]} .single_bit_orig_name {cpuregs[31][17]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][17]/Q} .original_name {cpuregs[31][17]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][18]} .original_name {{cpuregs[31][18]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][18]} .single_bit_orig_name {cpuregs[31][18]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][18]/Q} .original_name {cpuregs[31][18]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][19]} .original_name {{cpuregs[31][19]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][19]} .single_bit_orig_name {cpuregs[31][19]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][19]/Q} .original_name {cpuregs[31][19]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][20]} .original_name {{cpuregs[31][20]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][20]} .single_bit_orig_name {cpuregs[31][20]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][20]/Q} .original_name {cpuregs[31][20]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][21]} .original_name {{cpuregs[31][21]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][21]} .single_bit_orig_name {cpuregs[31][21]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][21]/Q} .original_name {cpuregs[31][21]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][22]} .original_name {{cpuregs[31][22]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][22]} .single_bit_orig_name {cpuregs[31][22]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][22]/Q} .original_name {cpuregs[31][22]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][23]} .original_name {{cpuregs[31][23]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][23]} .single_bit_orig_name {cpuregs[31][23]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][23]/Q} .original_name {cpuregs[31][23]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][24]} .original_name {{cpuregs[31][24]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][24]} .single_bit_orig_name {cpuregs[31][24]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][24]/Q} .original_name {cpuregs[31][24]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][25]} .original_name {{cpuregs[31][25]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][25]} .single_bit_orig_name {cpuregs[31][25]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][25]/Q} .original_name {cpuregs[31][25]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][26]} .original_name {{cpuregs[31][26]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][26]} .single_bit_orig_name {cpuregs[31][26]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][26]/Q} .original_name {cpuregs[31][26]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][27]} .original_name {{cpuregs[31][27]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][27]} .single_bit_orig_name {cpuregs[31][27]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][27]/Q} .original_name {cpuregs[31][27]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][28]} .original_name {{cpuregs[31][28]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][28]} .single_bit_orig_name {cpuregs[31][28]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][28]/Q} .original_name {cpuregs[31][28]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][29]} .original_name {{cpuregs[31][29]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][29]} .single_bit_orig_name {cpuregs[31][29]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][29]/Q} .original_name {cpuregs[31][29]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][30]} .original_name {{cpuregs[31][30]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][30]} .single_bit_orig_name {cpuregs[31][30]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][30]/Q} .original_name {cpuregs[31][30]/q}
set_db -quiet {inst:picorv32/cpuregs_reg[31][31]} .original_name {{cpuregs[31][31]}}
set_db -quiet {inst:picorv32/cpuregs_reg[31][31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/cpuregs_reg[31][31]} .single_bit_orig_name {cpuregs[31][31]}
set_db -quiet {inst:picorv32/cpuregs_reg[31][31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/cpuregs_reg[31][31]/Q} .original_name {cpuregs[31][31]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[1]} .original_name {{decoded_imm_j[1]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[1]} .single_bit_orig_name {decoded_imm_j[1]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[1]/Q} .original_name {decoded_imm_j[1]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[2]} .original_name {{decoded_imm_j[2]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[2]} .single_bit_orig_name {decoded_imm_j[2]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[2]/Q} .original_name {decoded_imm_j[2]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[3]} .original_name {{decoded_imm_j[3]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[3]} .single_bit_orig_name {decoded_imm_j[3]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[3]/Q} .original_name {decoded_imm_j[3]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[4]} .original_name {{decoded_imm_j[4]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[4]} .single_bit_orig_name {decoded_imm_j[4]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[4]/Q} .original_name {decoded_imm_j[4]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[5]} .original_name {{decoded_imm_j[5]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[5]} .single_bit_orig_name {decoded_imm_j[5]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[5]/Q} .original_name {decoded_imm_j[5]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[6]} .original_name {{decoded_imm_j[6]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[6]} .single_bit_orig_name {decoded_imm_j[6]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[6]/Q} .original_name {decoded_imm_j[6]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[7]} .original_name {{decoded_imm_j[7]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[7]} .single_bit_orig_name {decoded_imm_j[7]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[7]/Q} .original_name {decoded_imm_j[7]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[8]} .original_name {{decoded_imm_j[8]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[8]} .single_bit_orig_name {decoded_imm_j[8]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[8]/Q} .original_name {decoded_imm_j[8]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[9]} .original_name {{decoded_imm_j[9]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[9]} .single_bit_orig_name {decoded_imm_j[9]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[9]/Q} .original_name {decoded_imm_j[9]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[10]} .original_name {{decoded_imm_j[10]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[10]} .single_bit_orig_name {decoded_imm_j[10]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[10]/Q} .original_name {decoded_imm_j[10]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[11]} .original_name {{decoded_imm_j[11]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[11]} .single_bit_orig_name {decoded_imm_j[11]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[11]/Q} .original_name {decoded_imm_j[11]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[12]} .original_name {{decoded_imm_j[12]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[12]} .single_bit_orig_name {decoded_imm_j[12]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[12]/Q} .original_name {decoded_imm_j[12]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[13]} .original_name {{decoded_imm_j[13]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[13]} .single_bit_orig_name {decoded_imm_j[13]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[13]/Q} .original_name {decoded_imm_j[13]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[14]} .original_name {{decoded_imm_j[14]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[14]} .single_bit_orig_name {decoded_imm_j[14]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[14]/Q} .original_name {decoded_imm_j[14]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[15]} .original_name {{decoded_imm_j[15]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[15]} .single_bit_orig_name {decoded_imm_j[15]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[15]/Q} .original_name {decoded_imm_j[15]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[16]} .original_name {{decoded_imm_j[16]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[16]} .single_bit_orig_name {decoded_imm_j[16]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[16]/Q} .original_name {decoded_imm_j[16]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[17]} .original_name {{decoded_imm_j[17]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[17]} .single_bit_orig_name {decoded_imm_j[17]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[17]/Q} .original_name {decoded_imm_j[17]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[18]} .original_name {{decoded_imm_j[18]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[18]} .single_bit_orig_name {decoded_imm_j[18]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[18]/Q} .original_name {decoded_imm_j[18]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[19]} .original_name {{decoded_imm_j[19]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[19]} .single_bit_orig_name {decoded_imm_j[19]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[19]/Q} .original_name {decoded_imm_j[19]/q}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[20]} .original_name {{decoded_imm_j[20]}}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_j_reg[20]} .single_bit_orig_name {decoded_imm_j[20]}
set_db -quiet {inst:picorv32/decoded_imm_j_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_j_reg[20]/Q} .original_name {decoded_imm_j[20]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[0]} .original_name {{decoded_imm[0]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[0]} .single_bit_orig_name {decoded_imm[0]}
set_db -quiet {inst:picorv32/decoded_imm_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[0]/Q} .original_name {decoded_imm[0]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[1]} .original_name {{decoded_imm[1]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[1]} .single_bit_orig_name {decoded_imm[1]}
set_db -quiet {inst:picorv32/decoded_imm_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[1]/Q} .original_name {decoded_imm[1]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[2]} .original_name {{decoded_imm[2]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[2]} .single_bit_orig_name {decoded_imm[2]}
set_db -quiet {inst:picorv32/decoded_imm_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[2]/Q} .original_name {decoded_imm[2]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[3]} .original_name {{decoded_imm[3]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[3]} .single_bit_orig_name {decoded_imm[3]}
set_db -quiet {inst:picorv32/decoded_imm_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[3]/Q} .original_name {decoded_imm[3]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[4]} .original_name {{decoded_imm[4]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[4]} .single_bit_orig_name {decoded_imm[4]}
set_db -quiet {inst:picorv32/decoded_imm_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[4]/Q} .original_name {decoded_imm[4]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[5]} .original_name {{decoded_imm[5]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[5]} .single_bit_orig_name {decoded_imm[5]}
set_db -quiet {inst:picorv32/decoded_imm_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[5]/Q} .original_name {decoded_imm[5]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[6]} .original_name {{decoded_imm[6]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[6]} .single_bit_orig_name {decoded_imm[6]}
set_db -quiet {inst:picorv32/decoded_imm_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[6]/Q} .original_name {decoded_imm[6]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[7]} .original_name {{decoded_imm[7]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[7]} .single_bit_orig_name {decoded_imm[7]}
set_db -quiet {inst:picorv32/decoded_imm_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[7]/Q} .original_name {decoded_imm[7]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[8]} .original_name {{decoded_imm[8]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[8]} .single_bit_orig_name {decoded_imm[8]}
set_db -quiet {inst:picorv32/decoded_imm_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[8]/Q} .original_name {decoded_imm[8]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[9]} .original_name {{decoded_imm[9]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[9]} .single_bit_orig_name {decoded_imm[9]}
set_db -quiet {inst:picorv32/decoded_imm_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[9]/Q} .original_name {decoded_imm[9]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[10]} .original_name {{decoded_imm[10]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[10]} .single_bit_orig_name {decoded_imm[10]}
set_db -quiet {inst:picorv32/decoded_imm_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[10]/Q} .original_name {decoded_imm[10]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[11]} .original_name {{decoded_imm[11]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[11]} .single_bit_orig_name {decoded_imm[11]}
set_db -quiet {inst:picorv32/decoded_imm_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[11]/Q} .original_name {decoded_imm[11]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[12]} .original_name {{decoded_imm[12]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[12]} .single_bit_orig_name {decoded_imm[12]}
set_db -quiet {inst:picorv32/decoded_imm_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[12]/Q} .original_name {decoded_imm[12]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[13]} .original_name {{decoded_imm[13]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[13]} .single_bit_orig_name {decoded_imm[13]}
set_db -quiet {inst:picorv32/decoded_imm_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[13]/Q} .original_name {decoded_imm[13]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[14]} .original_name {{decoded_imm[14]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[14]} .single_bit_orig_name {decoded_imm[14]}
set_db -quiet {inst:picorv32/decoded_imm_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[14]/Q} .original_name {decoded_imm[14]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[15]} .original_name {{decoded_imm[15]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[15]} .single_bit_orig_name {decoded_imm[15]}
set_db -quiet {inst:picorv32/decoded_imm_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[15]/Q} .original_name {decoded_imm[15]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[16]} .original_name {{decoded_imm[16]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[16]} .single_bit_orig_name {decoded_imm[16]}
set_db -quiet {inst:picorv32/decoded_imm_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[16]/Q} .original_name {decoded_imm[16]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[17]} .original_name {{decoded_imm[17]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[17]} .single_bit_orig_name {decoded_imm[17]}
set_db -quiet {inst:picorv32/decoded_imm_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[17]/Q} .original_name {decoded_imm[17]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[18]} .original_name {{decoded_imm[18]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[18]} .single_bit_orig_name {decoded_imm[18]}
set_db -quiet {inst:picorv32/decoded_imm_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[18]/Q} .original_name {decoded_imm[18]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[19]} .original_name {{decoded_imm[19]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[19]} .single_bit_orig_name {decoded_imm[19]}
set_db -quiet {inst:picorv32/decoded_imm_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[19]/Q} .original_name {decoded_imm[19]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[20]} .original_name {{decoded_imm[20]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[20]} .single_bit_orig_name {decoded_imm[20]}
set_db -quiet {inst:picorv32/decoded_imm_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[20]/Q} .original_name {decoded_imm[20]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[21]} .original_name {{decoded_imm[21]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[21]} .single_bit_orig_name {decoded_imm[21]}
set_db -quiet {inst:picorv32/decoded_imm_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[21]/Q} .original_name {decoded_imm[21]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[22]} .original_name {{decoded_imm[22]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[22]} .single_bit_orig_name {decoded_imm[22]}
set_db -quiet {inst:picorv32/decoded_imm_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[22]/Q} .original_name {decoded_imm[22]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[23]} .original_name {{decoded_imm[23]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[23]} .single_bit_orig_name {decoded_imm[23]}
set_db -quiet {inst:picorv32/decoded_imm_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[23]/Q} .original_name {decoded_imm[23]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[24]} .original_name {{decoded_imm[24]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[24]} .single_bit_orig_name {decoded_imm[24]}
set_db -quiet {inst:picorv32/decoded_imm_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[24]/Q} .original_name {decoded_imm[24]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[25]} .original_name {{decoded_imm[25]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[25]} .single_bit_orig_name {decoded_imm[25]}
set_db -quiet {inst:picorv32/decoded_imm_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[25]/Q} .original_name {decoded_imm[25]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[26]} .original_name {{decoded_imm[26]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[26]} .single_bit_orig_name {decoded_imm[26]}
set_db -quiet {inst:picorv32/decoded_imm_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[26]/Q} .original_name {decoded_imm[26]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[27]} .original_name {{decoded_imm[27]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[27]} .single_bit_orig_name {decoded_imm[27]}
set_db -quiet {inst:picorv32/decoded_imm_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[27]/Q} .original_name {decoded_imm[27]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[28]} .original_name {{decoded_imm[28]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[28]} .single_bit_orig_name {decoded_imm[28]}
set_db -quiet {inst:picorv32/decoded_imm_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[28]/Q} .original_name {decoded_imm[28]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[29]} .original_name {{decoded_imm[29]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[29]} .single_bit_orig_name {decoded_imm[29]}
set_db -quiet {inst:picorv32/decoded_imm_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[29]/Q} .original_name {decoded_imm[29]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[30]} .original_name {{decoded_imm[30]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[30]} .single_bit_orig_name {decoded_imm[30]}
set_db -quiet {inst:picorv32/decoded_imm_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[30]/Q} .original_name {decoded_imm[30]/q}
set_db -quiet {inst:picorv32/decoded_imm_reg[31]} .original_name {{decoded_imm[31]}}
set_db -quiet {inst:picorv32/decoded_imm_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_imm_reg[31]} .single_bit_orig_name {decoded_imm[31]}
set_db -quiet {inst:picorv32/decoded_imm_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_imm_reg[31]/Q} .original_name {decoded_imm[31]/q}
set_db -quiet {inst:picorv32/decoded_rd_reg[0]} .original_name {{decoded_rd[0]}}
set_db -quiet {inst:picorv32/decoded_rd_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rd_reg[0]} .single_bit_orig_name {decoded_rd[0]}
set_db -quiet {inst:picorv32/decoded_rd_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rd_reg[0]/Q} .original_name {decoded_rd[0]/q}
set_db -quiet {inst:picorv32/decoded_rd_reg[1]} .original_name {{decoded_rd[1]}}
set_db -quiet {inst:picorv32/decoded_rd_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rd_reg[1]} .single_bit_orig_name {decoded_rd[1]}
set_db -quiet {inst:picorv32/decoded_rd_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rd_reg[1]/Q} .original_name {decoded_rd[1]/q}
set_db -quiet {inst:picorv32/decoded_rd_reg[2]} .original_name {{decoded_rd[2]}}
set_db -quiet {inst:picorv32/decoded_rd_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rd_reg[2]} .single_bit_orig_name {decoded_rd[2]}
set_db -quiet {inst:picorv32/decoded_rd_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rd_reg[2]/Q} .original_name {decoded_rd[2]/q}
set_db -quiet {inst:picorv32/decoded_rd_reg[3]} .original_name {{decoded_rd[3]}}
set_db -quiet {inst:picorv32/decoded_rd_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rd_reg[3]} .single_bit_orig_name {decoded_rd[3]}
set_db -quiet {inst:picorv32/decoded_rd_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rd_reg[3]/Q} .original_name {decoded_rd[3]/q}
set_db -quiet {inst:picorv32/decoded_rd_reg[4]} .original_name {{decoded_rd[4]}}
set_db -quiet {inst:picorv32/decoded_rd_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rd_reg[4]} .single_bit_orig_name {decoded_rd[4]}
set_db -quiet {inst:picorv32/decoded_rd_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rd_reg[4]/Q} .original_name {decoded_rd[4]/q}
set_db -quiet {inst:picorv32/decoded_rs1_reg[0]} .original_name {{decoded_rs1[0]}}
set_db -quiet {inst:picorv32/decoded_rs1_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rs1_reg[0]} .single_bit_orig_name {decoded_rs1[0]}
set_db -quiet {inst:picorv32/decoded_rs1_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rs1_reg[0]/Q} .original_name {decoded_rs1[0]/q}
set_db -quiet {inst:picorv32/decoded_rs1_reg[1]} .original_name {{decoded_rs1[1]}}
set_db -quiet {inst:picorv32/decoded_rs1_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rs1_reg[1]} .single_bit_orig_name {decoded_rs1[1]}
set_db -quiet {inst:picorv32/decoded_rs1_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rs1_reg[1]/Q} .original_name {decoded_rs1[1]/q}
set_db -quiet {inst:picorv32/decoded_rs1_reg[2]} .original_name {{decoded_rs1[2]}}
set_db -quiet {inst:picorv32/decoded_rs1_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rs1_reg[2]} .single_bit_orig_name {decoded_rs1[2]}
set_db -quiet {inst:picorv32/decoded_rs1_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rs1_reg[2]/Q} .original_name {decoded_rs1[2]/q}
set_db -quiet {inst:picorv32/decoded_rs1_reg[3]} .original_name {{decoded_rs1[3]}}
set_db -quiet {inst:picorv32/decoded_rs1_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rs1_reg[3]} .single_bit_orig_name {decoded_rs1[3]}
set_db -quiet {inst:picorv32/decoded_rs1_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rs1_reg[3]/Q} .original_name {decoded_rs1[3]/q}
set_db -quiet {inst:picorv32/decoded_rs1_reg[4]} .original_name {{decoded_rs1[4]}}
set_db -quiet {inst:picorv32/decoded_rs1_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rs1_reg[4]} .single_bit_orig_name {decoded_rs1[4]}
set_db -quiet {inst:picorv32/decoded_rs1_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rs1_reg[4]/Q} .original_name {decoded_rs1[4]/q}
set_db -quiet {inst:picorv32/decoded_rs2_reg[0]} .original_name {{decoded_rs2[0]}}
set_db -quiet {inst:picorv32/decoded_rs2_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rs2_reg[0]} .single_bit_orig_name {decoded_rs2[0]}
set_db -quiet {inst:picorv32/decoded_rs2_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rs2_reg[0]/Q} .original_name {decoded_rs2[0]/q}
set_db -quiet {inst:picorv32/decoded_rs2_reg[1]} .original_name {{decoded_rs2[1]}}
set_db -quiet {inst:picorv32/decoded_rs2_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rs2_reg[1]} .single_bit_orig_name {decoded_rs2[1]}
set_db -quiet {inst:picorv32/decoded_rs2_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rs2_reg[1]/Q} .original_name {decoded_rs2[1]/q}
set_db -quiet {inst:picorv32/decoded_rs2_reg[2]} .original_name {{decoded_rs2[2]}}
set_db -quiet {inst:picorv32/decoded_rs2_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rs2_reg[2]} .single_bit_orig_name {decoded_rs2[2]}
set_db -quiet {inst:picorv32/decoded_rs2_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rs2_reg[2]/Q} .original_name {decoded_rs2[2]/q}
set_db -quiet {inst:picorv32/decoded_rs2_reg[3]} .original_name {{decoded_rs2[3]}}
set_db -quiet {inst:picorv32/decoded_rs2_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rs2_reg[3]} .single_bit_orig_name {decoded_rs2[3]}
set_db -quiet {inst:picorv32/decoded_rs2_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rs2_reg[3]/Q} .original_name {decoded_rs2[3]/q}
set_db -quiet {inst:picorv32/decoded_rs2_reg[4]} .original_name {{decoded_rs2[4]}}
set_db -quiet {inst:picorv32/decoded_rs2_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/decoded_rs2_reg[4]} .single_bit_orig_name {decoded_rs2[4]}
set_db -quiet {inst:picorv32/decoded_rs2_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/decoded_rs2_reg[4]/Q} .original_name {decoded_rs2[4]/q}
set_db -quiet inst:picorv32/decoder_pseudo_trigger_reg .original_name decoder_pseudo_trigger
set_db -quiet inst:picorv32/decoder_pseudo_trigger_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/decoder_pseudo_trigger_reg .single_bit_orig_name decoder_pseudo_trigger
set_db -quiet inst:picorv32/decoder_pseudo_trigger_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/decoder_pseudo_trigger_reg/Q .original_name decoder_pseudo_trigger/q
set_db -quiet inst:picorv32/decoder_trigger_reg .original_name decoder_trigger
set_db -quiet inst:picorv32/decoder_trigger_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/decoder_trigger_reg .single_bit_orig_name decoder_trigger
set_db -quiet inst:picorv32/decoder_trigger_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/decoder_trigger_reg/Q .original_name decoder_trigger/q
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_active_reg[0]} .original_name {{genblk1.pcpi_mul/active[0]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_active_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_active_reg[0]} .single_bit_orig_name {genblk1.pcpi_mul/active[0]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_active_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_active_reg[0]/Q} .original_name {genblk1.pcpi_mul/active[0]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_active_reg[1]} .original_name {{genblk1.pcpi_mul/active[1]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_active_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_active_reg[1]} .single_bit_orig_name {genblk1.pcpi_mul/active[1]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_active_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_active_reg[1]/Q} .original_name {genblk1.pcpi_mul/active[1]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[0]} .original_name {{genblk1.pcpi_mul/rs1[0]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[0]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[0]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[0]/Q} .original_name {genblk1.pcpi_mul/rs1[0]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[1]} .original_name {{genblk1.pcpi_mul/rs1[1]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[1]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[1]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[1]/Q} .original_name {genblk1.pcpi_mul/rs1[1]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[2]} .original_name {{genblk1.pcpi_mul/rs1[2]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[2]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[2]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[2]/Q} .original_name {genblk1.pcpi_mul/rs1[2]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[3]} .original_name {{genblk1.pcpi_mul/rs1[3]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[3]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[3]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[3]/Q} .original_name {genblk1.pcpi_mul/rs1[3]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[4]} .original_name {{genblk1.pcpi_mul/rs1[4]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[4]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[4]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[4]/Q} .original_name {genblk1.pcpi_mul/rs1[4]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[5]} .original_name {{genblk1.pcpi_mul/rs1[5]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[5]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[5]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[5]/Q} .original_name {genblk1.pcpi_mul/rs1[5]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[6]} .original_name {{genblk1.pcpi_mul/rs1[6]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[6]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[6]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[6]/Q} .original_name {genblk1.pcpi_mul/rs1[6]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[7]} .original_name {{genblk1.pcpi_mul/rs1[7]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[7]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[7]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[7]/Q} .original_name {genblk1.pcpi_mul/rs1[7]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[8]} .original_name {{genblk1.pcpi_mul/rs1[8]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[8]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[8]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[8]/Q} .original_name {genblk1.pcpi_mul/rs1[8]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[9]} .original_name {{genblk1.pcpi_mul/rs1[9]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[9]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[9]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[9]/Q} .original_name {genblk1.pcpi_mul/rs1[9]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[10]} .original_name {{genblk1.pcpi_mul/rs1[10]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[10]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[10]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[10]/Q} .original_name {genblk1.pcpi_mul/rs1[10]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[11]} .original_name {{genblk1.pcpi_mul/rs1[11]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[11]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[11]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[11]/Q} .original_name {genblk1.pcpi_mul/rs1[11]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[12]} .original_name {{genblk1.pcpi_mul/rs1[12]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[12]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[12]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[12]/Q} .original_name {genblk1.pcpi_mul/rs1[12]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[13]} .original_name {{genblk1.pcpi_mul/rs1[13]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[13]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[13]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[13]/Q} .original_name {genblk1.pcpi_mul/rs1[13]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[14]} .original_name {{genblk1.pcpi_mul/rs1[14]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[14]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[14]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[14]/Q} .original_name {genblk1.pcpi_mul/rs1[14]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[15]} .original_name {{genblk1.pcpi_mul/rs1[15]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[15]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[15]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[15]/Q} .original_name {genblk1.pcpi_mul/rs1[15]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[16]} .original_name {{genblk1.pcpi_mul/rs1[16]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[16]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[16]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[16]/Q} .original_name {genblk1.pcpi_mul/rs1[16]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[17]} .original_name {{genblk1.pcpi_mul/rs1[17]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[17]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[17]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[17]/Q} .original_name {genblk1.pcpi_mul/rs1[17]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[18]} .original_name {{genblk1.pcpi_mul/rs1[18]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[18]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[18]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[18]/Q} .original_name {genblk1.pcpi_mul/rs1[18]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[19]} .original_name {{genblk1.pcpi_mul/rs1[19]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[19]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[19]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[19]/Q} .original_name {genblk1.pcpi_mul/rs1[19]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[20]} .original_name {{genblk1.pcpi_mul/rs1[20]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[20]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[20]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[20]/Q} .original_name {genblk1.pcpi_mul/rs1[20]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[21]} .original_name {{genblk1.pcpi_mul/rs1[21]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[21]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[21]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[21]/Q} .original_name {genblk1.pcpi_mul/rs1[21]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[22]} .original_name {{genblk1.pcpi_mul/rs1[22]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[22]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[22]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[22]/Q} .original_name {genblk1.pcpi_mul/rs1[22]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[23]} .original_name {{genblk1.pcpi_mul/rs1[23]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[23]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[23]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[23]/Q} .original_name {genblk1.pcpi_mul/rs1[23]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[24]} .original_name {{genblk1.pcpi_mul/rs1[24]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[24]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[24]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[24]/Q} .original_name {genblk1.pcpi_mul/rs1[24]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[25]} .original_name {{genblk1.pcpi_mul/rs1[25]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[25]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[25]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[25]/Q} .original_name {genblk1.pcpi_mul/rs1[25]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[26]} .original_name {{genblk1.pcpi_mul/rs1[26]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[26]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[26]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[26]/Q} .original_name {genblk1.pcpi_mul/rs1[26]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[27]} .original_name {{genblk1.pcpi_mul/rs1[27]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[27]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[27]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[27]/Q} .original_name {genblk1.pcpi_mul/rs1[27]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[28]} .original_name {{genblk1.pcpi_mul/rs1[28]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[28]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[28]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[28]/Q} .original_name {genblk1.pcpi_mul/rs1[28]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[29]} .original_name {{genblk1.pcpi_mul/rs1[29]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[29]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[29]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[29]/Q} .original_name {genblk1.pcpi_mul/rs1[29]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[30]} .original_name {{genblk1.pcpi_mul/rs1[30]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[30]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[30]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[30]/Q} .original_name {genblk1.pcpi_mul/rs1[30]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[31]} .original_name {{genblk1.pcpi_mul/rs1[31]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[31]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[31]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[31]/Q} .original_name {genblk1.pcpi_mul/rs1[31]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[32]} .original_name {{genblk1.pcpi_mul/rs1[32]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[32]} .single_bit_orig_name {genblk1.pcpi_mul/rs1[32]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs1_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs1_reg[32]/Q} .original_name {genblk1.pcpi_mul/rs1[32]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[0]} .original_name {{genblk1.pcpi_mul/rs2[0]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[0]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[0]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[0]/Q} .original_name {genblk1.pcpi_mul/rs2[0]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[1]} .original_name {{genblk1.pcpi_mul/rs2[1]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[1]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[1]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[1]/Q} .original_name {genblk1.pcpi_mul/rs2[1]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[2]} .original_name {{genblk1.pcpi_mul/rs2[2]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[2]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[2]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[2]/Q} .original_name {genblk1.pcpi_mul/rs2[2]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[3]} .original_name {{genblk1.pcpi_mul/rs2[3]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[3]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[3]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[3]/Q} .original_name {genblk1.pcpi_mul/rs2[3]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[4]} .original_name {{genblk1.pcpi_mul/rs2[4]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[4]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[4]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[4]/Q} .original_name {genblk1.pcpi_mul/rs2[4]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[5]} .original_name {{genblk1.pcpi_mul/rs2[5]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[5]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[5]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[5]/Q} .original_name {genblk1.pcpi_mul/rs2[5]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[6]} .original_name {{genblk1.pcpi_mul/rs2[6]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[6]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[6]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[6]/Q} .original_name {genblk1.pcpi_mul/rs2[6]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[7]} .original_name {{genblk1.pcpi_mul/rs2[7]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[7]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[7]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[7]/Q} .original_name {genblk1.pcpi_mul/rs2[7]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[8]} .original_name {{genblk1.pcpi_mul/rs2[8]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[8]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[8]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[8]/Q} .original_name {genblk1.pcpi_mul/rs2[8]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[9]} .original_name {{genblk1.pcpi_mul/rs2[9]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[9]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[9]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[9]/Q} .original_name {genblk1.pcpi_mul/rs2[9]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[10]} .original_name {{genblk1.pcpi_mul/rs2[10]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[10]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[10]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[10]/Q} .original_name {genblk1.pcpi_mul/rs2[10]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[11]} .original_name {{genblk1.pcpi_mul/rs2[11]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[11]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[11]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[11]/Q} .original_name {genblk1.pcpi_mul/rs2[11]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[12]} .original_name {{genblk1.pcpi_mul/rs2[12]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[12]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[12]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[12]/Q} .original_name {genblk1.pcpi_mul/rs2[12]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[13]} .original_name {{genblk1.pcpi_mul/rs2[13]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[13]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[13]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[13]/Q} .original_name {genblk1.pcpi_mul/rs2[13]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[14]} .original_name {{genblk1.pcpi_mul/rs2[14]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[14]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[14]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[14]/Q} .original_name {genblk1.pcpi_mul/rs2[14]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[15]} .original_name {{genblk1.pcpi_mul/rs2[15]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[15]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[15]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[15]/Q} .original_name {genblk1.pcpi_mul/rs2[15]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[16]} .original_name {{genblk1.pcpi_mul/rs2[16]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[16]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[16]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[16]/Q} .original_name {genblk1.pcpi_mul/rs2[16]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[17]} .original_name {{genblk1.pcpi_mul/rs2[17]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[17]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[17]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[17]/Q} .original_name {genblk1.pcpi_mul/rs2[17]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[18]} .original_name {{genblk1.pcpi_mul/rs2[18]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[18]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[18]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[18]/Q} .original_name {genblk1.pcpi_mul/rs2[18]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[19]} .original_name {{genblk1.pcpi_mul/rs2[19]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[19]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[19]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[19]/Q} .original_name {genblk1.pcpi_mul/rs2[19]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[20]} .original_name {{genblk1.pcpi_mul/rs2[20]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[20]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[20]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[20]/Q} .original_name {genblk1.pcpi_mul/rs2[20]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[21]} .original_name {{genblk1.pcpi_mul/rs2[21]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[21]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[21]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[21]/Q} .original_name {genblk1.pcpi_mul/rs2[21]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[22]} .original_name {{genblk1.pcpi_mul/rs2[22]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[22]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[22]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[22]/Q} .original_name {genblk1.pcpi_mul/rs2[22]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[23]} .original_name {{genblk1.pcpi_mul/rs2[23]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[23]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[23]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[23]/Q} .original_name {genblk1.pcpi_mul/rs2[23]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[24]} .original_name {{genblk1.pcpi_mul/rs2[24]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[24]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[24]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[24]/Q} .original_name {genblk1.pcpi_mul/rs2[24]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[25]} .original_name {{genblk1.pcpi_mul/rs2[25]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[25]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[25]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[25]/Q} .original_name {genblk1.pcpi_mul/rs2[25]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[26]} .original_name {{genblk1.pcpi_mul/rs2[26]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[26]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[26]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[26]/Q} .original_name {genblk1.pcpi_mul/rs2[26]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[27]} .original_name {{genblk1.pcpi_mul/rs2[27]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[27]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[27]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[27]/Q} .original_name {genblk1.pcpi_mul/rs2[27]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[28]} .original_name {{genblk1.pcpi_mul/rs2[28]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[28]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[28]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[28]/Q} .original_name {genblk1.pcpi_mul/rs2[28]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[29]} .original_name {{genblk1.pcpi_mul/rs2[29]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[29]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[29]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[29]/Q} .original_name {genblk1.pcpi_mul/rs2[29]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[30]} .original_name {{genblk1.pcpi_mul/rs2[30]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[30]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[30]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[30]/Q} .original_name {genblk1.pcpi_mul/rs2[30]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[31]} .original_name {{genblk1.pcpi_mul/rs2[31]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[31]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[31]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[31]/Q} .original_name {genblk1.pcpi_mul/rs2[31]/q}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[32]} .original_name {{genblk1.pcpi_mul/rs2[32]}}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[32]} .single_bit_orig_name {genblk1.pcpi_mul/rs2[32]}
set_db -quiet {inst:picorv32/genblk1.pcpi_mul_rs2_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk1.pcpi_mul_rs2_reg[32]/Q} .original_name {genblk1.pcpi_mul/rs2[32]/q}
set_db -quiet inst:picorv32/instr_add_reg .original_name instr_add
set_db -quiet inst:picorv32/instr_add_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_add_reg .single_bit_orig_name instr_add
set_db -quiet inst:picorv32/instr_add_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_add_reg/Q .original_name instr_add/q
set_db -quiet inst:picorv32/instr_addi_reg .original_name instr_addi
set_db -quiet inst:picorv32/instr_addi_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_addi_reg .single_bit_orig_name instr_addi
set_db -quiet inst:picorv32/instr_addi_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_addi_reg/Q .original_name instr_addi/q
set_db -quiet inst:picorv32/instr_and_reg .original_name instr_and
set_db -quiet inst:picorv32/instr_and_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_and_reg .single_bit_orig_name instr_and
set_db -quiet inst:picorv32/instr_and_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_and_reg/Q .original_name instr_and/q
set_db -quiet inst:picorv32/instr_andi_reg .original_name instr_andi
set_db -quiet inst:picorv32/instr_andi_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_andi_reg .single_bit_orig_name instr_andi
set_db -quiet inst:picorv32/instr_andi_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_andi_reg/Q .original_name instr_andi/q
set_db -quiet inst:picorv32/instr_auipc_reg .original_name instr_auipc
set_db -quiet inst:picorv32/instr_auipc_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_auipc_reg .single_bit_orig_name instr_auipc
set_db -quiet inst:picorv32/instr_auipc_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_auipc_reg/Q .original_name instr_auipc/q
set_db -quiet inst:picorv32/instr_beq_reg .original_name instr_beq
set_db -quiet inst:picorv32/instr_beq_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_beq_reg .single_bit_orig_name instr_beq
set_db -quiet inst:picorv32/instr_beq_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_beq_reg/Q .original_name instr_beq/q
set_db -quiet inst:picorv32/instr_bge_reg .original_name instr_bge
set_db -quiet inst:picorv32/instr_bge_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_bge_reg .single_bit_orig_name instr_bge
set_db -quiet inst:picorv32/instr_bge_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_bge_reg/Q .original_name instr_bge/q
set_db -quiet inst:picorv32/instr_bgeu_reg .original_name instr_bgeu
set_db -quiet inst:picorv32/instr_bgeu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_bgeu_reg .single_bit_orig_name instr_bgeu
set_db -quiet inst:picorv32/instr_bgeu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_bgeu_reg/Q .original_name instr_bgeu/q
set_db -quiet inst:picorv32/instr_blt_reg .original_name instr_blt
set_db -quiet inst:picorv32/instr_blt_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_blt_reg .single_bit_orig_name instr_blt
set_db -quiet inst:picorv32/instr_blt_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_blt_reg/Q .original_name instr_blt/q
set_db -quiet inst:picorv32/instr_bltu_reg .original_name instr_bltu
set_db -quiet inst:picorv32/instr_bltu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_bltu_reg .single_bit_orig_name instr_bltu
set_db -quiet inst:picorv32/instr_bltu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_bltu_reg/Q .original_name instr_bltu/q
set_db -quiet inst:picorv32/instr_bne_reg .original_name instr_bne
set_db -quiet inst:picorv32/instr_bne_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_bne_reg .single_bit_orig_name instr_bne
set_db -quiet inst:picorv32/instr_bne_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_bne_reg/Q .original_name instr_bne/q
set_db -quiet inst:picorv32/instr_ecall_ebreak_reg .original_name instr_ecall_ebreak
set_db -quiet inst:picorv32/instr_ecall_ebreak_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_ecall_ebreak_reg .single_bit_orig_name instr_ecall_ebreak
set_db -quiet inst:picorv32/instr_ecall_ebreak_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_ecall_ebreak_reg/Q .original_name instr_ecall_ebreak/q
set_db -quiet inst:picorv32/instr_jal_reg .original_name instr_jal
set_db -quiet inst:picorv32/instr_jal_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_jal_reg .single_bit_orig_name instr_jal
set_db -quiet inst:picorv32/instr_jal_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_jal_reg/Q .original_name instr_jal/q
set_db -quiet inst:picorv32/instr_jalr_reg .original_name instr_jalr
set_db -quiet inst:picorv32/instr_jalr_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_jalr_reg .single_bit_orig_name instr_jalr
set_db -quiet inst:picorv32/instr_jalr_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_jalr_reg/Q .original_name instr_jalr/q
set_db -quiet inst:picorv32/instr_lb_reg .original_name instr_lb
set_db -quiet inst:picorv32/instr_lb_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_lb_reg .single_bit_orig_name instr_lb
set_db -quiet inst:picorv32/instr_lb_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_lb_reg/Q .original_name instr_lb/q
set_db -quiet inst:picorv32/instr_lbu_reg .original_name instr_lbu
set_db -quiet inst:picorv32/instr_lbu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_lbu_reg .single_bit_orig_name instr_lbu
set_db -quiet inst:picorv32/instr_lbu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_lbu_reg/Q .original_name instr_lbu/q
set_db -quiet inst:picorv32/instr_lh_reg .original_name instr_lh
set_db -quiet inst:picorv32/instr_lh_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_lh_reg .single_bit_orig_name instr_lh
set_db -quiet inst:picorv32/instr_lh_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_lh_reg/Q .original_name instr_lh/q
set_db -quiet inst:picorv32/instr_lhu_reg .original_name instr_lhu
set_db -quiet inst:picorv32/instr_lhu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_lhu_reg .single_bit_orig_name instr_lhu
set_db -quiet inst:picorv32/instr_lhu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_lhu_reg/Q .original_name instr_lhu/q
set_db -quiet inst:picorv32/instr_lui_reg .original_name instr_lui
set_db -quiet inst:picorv32/instr_lui_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_lui_reg .single_bit_orig_name instr_lui
set_db -quiet inst:picorv32/instr_lui_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_lui_reg/Q .original_name instr_lui/q
set_db -quiet inst:picorv32/instr_lw_reg .original_name instr_lw
set_db -quiet inst:picorv32/instr_lw_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_lw_reg .single_bit_orig_name instr_lw
set_db -quiet inst:picorv32/instr_lw_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_lw_reg/Q .original_name instr_lw/q
set_db -quiet inst:picorv32/instr_or_reg .original_name instr_or
set_db -quiet inst:picorv32/instr_or_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_or_reg .single_bit_orig_name instr_or
set_db -quiet inst:picorv32/instr_or_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_or_reg/Q .original_name instr_or/q
set_db -quiet inst:picorv32/instr_ori_reg .original_name instr_ori
set_db -quiet inst:picorv32/instr_ori_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_ori_reg .single_bit_orig_name instr_ori
set_db -quiet inst:picorv32/instr_ori_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_ori_reg/Q .original_name instr_ori/q
set_db -quiet inst:picorv32/instr_rdcycle_reg .original_name instr_rdcycle
set_db -quiet inst:picorv32/instr_rdcycle_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_rdcycle_reg .single_bit_orig_name instr_rdcycle
set_db -quiet inst:picorv32/instr_rdcycle_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_rdcycle_reg/Q .original_name instr_rdcycle/q
set_db -quiet inst:picorv32/instr_rdcycleh_reg .original_name instr_rdcycleh
set_db -quiet inst:picorv32/instr_rdcycleh_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_rdcycleh_reg .single_bit_orig_name instr_rdcycleh
set_db -quiet inst:picorv32/instr_rdcycleh_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_rdcycleh_reg/Q .original_name instr_rdcycleh/q
set_db -quiet inst:picorv32/instr_rdinstr_reg .original_name instr_rdinstr
set_db -quiet inst:picorv32/instr_rdinstr_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_rdinstr_reg .single_bit_orig_name instr_rdinstr
set_db -quiet inst:picorv32/instr_rdinstr_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_rdinstr_reg/Q .original_name instr_rdinstr/q
set_db -quiet inst:picorv32/instr_rdinstrh_reg .original_name instr_rdinstrh
set_db -quiet inst:picorv32/instr_rdinstrh_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_rdinstrh_reg .single_bit_orig_name instr_rdinstrh
set_db -quiet inst:picorv32/instr_rdinstrh_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_rdinstrh_reg/Q .original_name instr_rdinstrh/q
set_db -quiet inst:picorv32/instr_sb_reg .original_name instr_sb
set_db -quiet inst:picorv32/instr_sb_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_sb_reg .single_bit_orig_name instr_sb
set_db -quiet inst:picorv32/instr_sb_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_sb_reg/Q .original_name instr_sb/q
set_db -quiet inst:picorv32/instr_sh_reg .original_name instr_sh
set_db -quiet inst:picorv32/instr_sh_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_sh_reg .single_bit_orig_name instr_sh
set_db -quiet inst:picorv32/instr_sh_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_sh_reg/Q .original_name instr_sh/q
set_db -quiet inst:picorv32/instr_sll_reg .original_name instr_sll
set_db -quiet inst:picorv32/instr_sll_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_sll_reg .single_bit_orig_name instr_sll
set_db -quiet inst:picorv32/instr_sll_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_sll_reg/Q .original_name instr_sll/q
set_db -quiet inst:picorv32/instr_slli_reg .original_name instr_slli
set_db -quiet inst:picorv32/instr_slli_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_slli_reg .single_bit_orig_name instr_slli
set_db -quiet inst:picorv32/instr_slli_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_slli_reg/Q .original_name instr_slli/q
set_db -quiet inst:picorv32/instr_slt_reg .original_name instr_slt
set_db -quiet inst:picorv32/instr_slt_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_slt_reg .single_bit_orig_name instr_slt
set_db -quiet inst:picorv32/instr_slt_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_slt_reg/Q .original_name instr_slt/q
set_db -quiet inst:picorv32/instr_slti_reg .original_name instr_slti
set_db -quiet inst:picorv32/instr_slti_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_slti_reg .single_bit_orig_name instr_slti
set_db -quiet inst:picorv32/instr_slti_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_slti_reg/Q .original_name instr_slti/q
set_db -quiet inst:picorv32/instr_sltiu_reg .original_name instr_sltiu
set_db -quiet inst:picorv32/instr_sltiu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_sltiu_reg .single_bit_orig_name instr_sltiu
set_db -quiet inst:picorv32/instr_sltiu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_sltiu_reg/Q .original_name instr_sltiu/q
set_db -quiet inst:picorv32/instr_sltu_reg .original_name instr_sltu
set_db -quiet inst:picorv32/instr_sltu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_sltu_reg .single_bit_orig_name instr_sltu
set_db -quiet inst:picorv32/instr_sltu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_sltu_reg/Q .original_name instr_sltu/q
set_db -quiet inst:picorv32/instr_sra_reg .original_name instr_sra
set_db -quiet inst:picorv32/instr_sra_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_sra_reg .single_bit_orig_name instr_sra
set_db -quiet inst:picorv32/instr_sra_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_sra_reg/Q .original_name instr_sra/q
set_db -quiet inst:picorv32/instr_srai_reg .original_name instr_srai
set_db -quiet inst:picorv32/instr_srai_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_srai_reg .single_bit_orig_name instr_srai
set_db -quiet inst:picorv32/instr_srai_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_srai_reg/Q .original_name instr_srai/q
set_db -quiet inst:picorv32/instr_srl_reg .original_name instr_srl
set_db -quiet inst:picorv32/instr_srl_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_srl_reg .single_bit_orig_name instr_srl
set_db -quiet inst:picorv32/instr_srl_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_srl_reg/Q .original_name instr_srl/q
set_db -quiet inst:picorv32/instr_srli_reg .original_name instr_srli
set_db -quiet inst:picorv32/instr_srli_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_srli_reg .single_bit_orig_name instr_srli
set_db -quiet inst:picorv32/instr_srli_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_srli_reg/Q .original_name instr_srli/q
set_db -quiet inst:picorv32/instr_sub_reg .original_name instr_sub
set_db -quiet inst:picorv32/instr_sub_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_sub_reg .single_bit_orig_name instr_sub
set_db -quiet inst:picorv32/instr_sub_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_sub_reg/Q .original_name instr_sub/q
set_db -quiet inst:picorv32/instr_sw_reg .original_name instr_sw
set_db -quiet inst:picorv32/instr_sw_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_sw_reg .single_bit_orig_name instr_sw
set_db -quiet inst:picorv32/instr_sw_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_sw_reg/Q .original_name instr_sw/q
set_db -quiet inst:picorv32/instr_xor_reg .original_name instr_xor
set_db -quiet inst:picorv32/instr_xor_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_xor_reg .single_bit_orig_name instr_xor
set_db -quiet inst:picorv32/instr_xor_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_xor_reg/Q .original_name instr_xor/q
set_db -quiet inst:picorv32/instr_xori_reg .original_name instr_xori
set_db -quiet inst:picorv32/instr_xori_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/instr_xori_reg .single_bit_orig_name instr_xori
set_db -quiet inst:picorv32/instr_xori_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/instr_xori_reg/Q .original_name instr_xori/q
set_db -quiet inst:picorv32/is_alu_reg_imm_reg .original_name is_alu_reg_imm
set_db -quiet inst:picorv32/is_alu_reg_imm_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_alu_reg_imm_reg .single_bit_orig_name is_alu_reg_imm
set_db -quiet inst:picorv32/is_alu_reg_imm_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_alu_reg_imm_reg/Q .original_name is_alu_reg_imm/q
set_db -quiet inst:picorv32/is_alu_reg_reg_reg .original_name is_alu_reg_reg
set_db -quiet inst:picorv32/is_alu_reg_reg_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_alu_reg_reg_reg .single_bit_orig_name is_alu_reg_reg
set_db -quiet inst:picorv32/is_alu_reg_reg_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_alu_reg_reg_reg/Q .original_name is_alu_reg_reg/q
set_db -quiet inst:picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg .original_name is_beq_bne_blt_bge_bltu_bgeu
set_db -quiet inst:picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg .single_bit_orig_name is_beq_bne_blt_bge_bltu_bgeu
set_db -quiet inst:picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_beq_bne_blt_bge_bltu_bgeu_reg/Q .original_name is_beq_bne_blt_bge_bltu_bgeu/q
set_db -quiet inst:picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_reg .original_name is_jalr_addi_slti_sltiu_xori_ori_andi
set_db -quiet inst:picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_reg .single_bit_orig_name is_jalr_addi_slti_sltiu_xori_ori_andi
set_db -quiet inst:picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_reg/Q .original_name is_jalr_addi_slti_sltiu_xori_ori_andi/q
set_db -quiet inst:picorv32/is_lb_lh_lw_lbu_lhu_reg .original_name is_lb_lh_lw_lbu_lhu
set_db -quiet inst:picorv32/is_lb_lh_lw_lbu_lhu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_lb_lh_lw_lbu_lhu_reg .single_bit_orig_name is_lb_lh_lw_lbu_lhu
set_db -quiet inst:picorv32/is_lb_lh_lw_lbu_lhu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_lb_lh_lw_lbu_lhu_reg/Q .original_name is_lb_lh_lw_lbu_lhu/q
set_db -quiet inst:picorv32/is_lui_auipc_jal_jalr_addi_add_sub_reg .original_name is_lui_auipc_jal_jalr_addi_add_sub
set_db -quiet inst:picorv32/is_lui_auipc_jal_jalr_addi_add_sub_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_lui_auipc_jal_jalr_addi_add_sub_reg .single_bit_orig_name is_lui_auipc_jal_jalr_addi_add_sub
set_db -quiet inst:picorv32/is_lui_auipc_jal_jalr_addi_add_sub_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_lui_auipc_jal_jalr_addi_add_sub_reg/Q .original_name is_lui_auipc_jal_jalr_addi_add_sub/q
set_db -quiet inst:picorv32/is_sb_sh_sw_reg .original_name is_sb_sh_sw
set_db -quiet inst:picorv32/is_sb_sh_sw_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_sb_sh_sw_reg .single_bit_orig_name is_sb_sh_sw
set_db -quiet inst:picorv32/is_sb_sh_sw_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_sb_sh_sw_reg/Q .original_name is_sb_sh_sw/q
set_db -quiet inst:picorv32/is_sll_srl_sra_reg .original_name is_sll_srl_sra
set_db -quiet inst:picorv32/is_sll_srl_sra_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_sll_srl_sra_reg .single_bit_orig_name is_sll_srl_sra
set_db -quiet inst:picorv32/is_sll_srl_sra_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_sll_srl_sra_reg/Q .original_name is_sll_srl_sra/q
set_db -quiet inst:picorv32/is_slli_srli_srai_reg .original_name is_slli_srli_srai
set_db -quiet inst:picorv32/is_slli_srli_srai_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/is_slli_srli_srai_reg .single_bit_orig_name is_slli_srli_srai
set_db -quiet inst:picorv32/is_slli_srli_srai_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/is_slli_srli_srai_reg/Q .original_name is_slli_srli_srai/q
set_db -quiet inst:picorv32/latched_branch_reg .original_name latched_branch
set_db -quiet inst:picorv32/latched_branch_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/latched_branch_reg .single_bit_orig_name latched_branch
set_db -quiet inst:picorv32/latched_branch_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/latched_branch_reg/Q .original_name latched_branch/q
set_db -quiet inst:picorv32/latched_compr_reg .original_name latched_compr
set_db -quiet inst:picorv32/latched_compr_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/latched_compr_reg .single_bit_orig_name latched_compr
set_db -quiet inst:picorv32/latched_compr_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/latched_compr_reg/Q .original_name latched_compr/q
set_db -quiet inst:picorv32/latched_is_lb_reg .original_name latched_is_lb
set_db -quiet inst:picorv32/latched_is_lb_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/latched_is_lb_reg .single_bit_orig_name latched_is_lb
set_db -quiet inst:picorv32/latched_is_lb_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/latched_is_lb_reg/Q .original_name latched_is_lb/q
set_db -quiet inst:picorv32/latched_is_lh_reg .original_name latched_is_lh
set_db -quiet inst:picorv32/latched_is_lh_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/latched_is_lh_reg .single_bit_orig_name latched_is_lh
set_db -quiet inst:picorv32/latched_is_lh_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/latched_is_lh_reg/Q .original_name latched_is_lh/q
set_db -quiet inst:picorv32/latched_is_lu_reg .original_name latched_is_lu
set_db -quiet inst:picorv32/latched_is_lu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/latched_is_lu_reg .single_bit_orig_name latched_is_lu
set_db -quiet inst:picorv32/latched_is_lu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/latched_is_lu_reg/Q .original_name latched_is_lu/q
set_db -quiet {inst:picorv32/latched_rd_reg[0]} .original_name {{latched_rd[0]}}
set_db -quiet {inst:picorv32/latched_rd_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/latched_rd_reg[0]} .single_bit_orig_name {latched_rd[0]}
set_db -quiet {inst:picorv32/latched_rd_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/latched_rd_reg[0]/Q} .original_name {latched_rd[0]/q}
set_db -quiet {inst:picorv32/latched_rd_reg[1]} .original_name {{latched_rd[1]}}
set_db -quiet {inst:picorv32/latched_rd_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/latched_rd_reg[1]} .single_bit_orig_name {latched_rd[1]}
set_db -quiet {inst:picorv32/latched_rd_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/latched_rd_reg[1]/Q} .original_name {latched_rd[1]/q}
set_db -quiet {inst:picorv32/latched_rd_reg[2]} .original_name {{latched_rd[2]}}
set_db -quiet {inst:picorv32/latched_rd_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/latched_rd_reg[2]} .single_bit_orig_name {latched_rd[2]}
set_db -quiet {inst:picorv32/latched_rd_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/latched_rd_reg[2]/Q} .original_name {latched_rd[2]/q}
set_db -quiet {inst:picorv32/latched_rd_reg[3]} .original_name {{latched_rd[3]}}
set_db -quiet {inst:picorv32/latched_rd_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/latched_rd_reg[3]} .single_bit_orig_name {latched_rd[3]}
set_db -quiet {inst:picorv32/latched_rd_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/latched_rd_reg[3]/Q} .original_name {latched_rd[3]/q}
set_db -quiet {inst:picorv32/latched_rd_reg[4]} .original_name {{latched_rd[4]}}
set_db -quiet {inst:picorv32/latched_rd_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/latched_rd_reg[4]} .single_bit_orig_name {latched_rd[4]}
set_db -quiet {inst:picorv32/latched_rd_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/latched_rd_reg[4]/Q} .original_name {latched_rd[4]/q}
set_db -quiet inst:picorv32/latched_stalu_reg .original_name latched_stalu
set_db -quiet inst:picorv32/latched_stalu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/latched_stalu_reg .single_bit_orig_name latched_stalu
set_db -quiet inst:picorv32/latched_stalu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/latched_stalu_reg/Q .original_name latched_stalu/q
set_db -quiet inst:picorv32/latched_store_reg .original_name latched_store
set_db -quiet inst:picorv32/latched_store_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/latched_store_reg .single_bit_orig_name latched_store
set_db -quiet inst:picorv32/latched_store_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/latched_store_reg/Q .original_name latched_store/q
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[0]} .original_name {{mem_16bit_buffer[0]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[0]} .single_bit_orig_name {mem_16bit_buffer[0]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[0]/Q} .original_name {mem_16bit_buffer[0]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[1]} .original_name {{mem_16bit_buffer[1]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[1]} .single_bit_orig_name {mem_16bit_buffer[1]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[1]/Q} .original_name {mem_16bit_buffer[1]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[2]} .original_name {{mem_16bit_buffer[2]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[2]} .single_bit_orig_name {mem_16bit_buffer[2]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[2]/Q} .original_name {mem_16bit_buffer[2]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[3]} .original_name {{mem_16bit_buffer[3]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[3]} .single_bit_orig_name {mem_16bit_buffer[3]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[3]/Q} .original_name {mem_16bit_buffer[3]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[4]} .original_name {{mem_16bit_buffer[4]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[4]} .single_bit_orig_name {mem_16bit_buffer[4]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[4]/Q} .original_name {mem_16bit_buffer[4]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[5]} .original_name {{mem_16bit_buffer[5]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[5]} .single_bit_orig_name {mem_16bit_buffer[5]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[5]/Q} .original_name {mem_16bit_buffer[5]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[6]} .original_name {{mem_16bit_buffer[6]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[6]} .single_bit_orig_name {mem_16bit_buffer[6]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[6]/Q} .original_name {mem_16bit_buffer[6]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[7]} .original_name {{mem_16bit_buffer[7]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[7]} .single_bit_orig_name {mem_16bit_buffer[7]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[7]/Q} .original_name {mem_16bit_buffer[7]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[8]} .original_name {{mem_16bit_buffer[8]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[8]} .single_bit_orig_name {mem_16bit_buffer[8]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[8]/Q} .original_name {mem_16bit_buffer[8]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[9]} .original_name {{mem_16bit_buffer[9]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[9]} .single_bit_orig_name {mem_16bit_buffer[9]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[9]/Q} .original_name {mem_16bit_buffer[9]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[10]} .original_name {{mem_16bit_buffer[10]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[10]} .single_bit_orig_name {mem_16bit_buffer[10]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[10]/Q} .original_name {mem_16bit_buffer[10]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[11]} .original_name {{mem_16bit_buffer[11]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[11]} .single_bit_orig_name {mem_16bit_buffer[11]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[11]/Q} .original_name {mem_16bit_buffer[11]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[12]} .original_name {{mem_16bit_buffer[12]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[12]} .single_bit_orig_name {mem_16bit_buffer[12]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[12]/Q} .original_name {mem_16bit_buffer[12]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[13]} .original_name {{mem_16bit_buffer[13]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[13]} .single_bit_orig_name {mem_16bit_buffer[13]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[13]/Q} .original_name {mem_16bit_buffer[13]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[14]} .original_name {{mem_16bit_buffer[14]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[14]} .single_bit_orig_name {mem_16bit_buffer[14]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[14]/Q} .original_name {mem_16bit_buffer[14]/q}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[15]} .original_name {{mem_16bit_buffer[15]}}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[15]} .single_bit_orig_name {mem_16bit_buffer[15]}
set_db -quiet {inst:picorv32/mem_16bit_buffer_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_16bit_buffer_reg[15]/Q} .original_name {mem_16bit_buffer[15]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[2]} .original_name {{mem_addr[2]}}
set_db -quiet {inst:picorv32/mem_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[2]} .single_bit_orig_name {mem_addr[2]}
set_db -quiet {inst:picorv32/mem_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[2]/Q} .original_name {mem_addr[2]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[3]} .original_name {{mem_addr[3]}}
set_db -quiet {inst:picorv32/mem_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[3]} .single_bit_orig_name {mem_addr[3]}
set_db -quiet {inst:picorv32/mem_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[3]/Q} .original_name {mem_addr[3]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[4]} .original_name {{mem_addr[4]}}
set_db -quiet {inst:picorv32/mem_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[4]} .single_bit_orig_name {mem_addr[4]}
set_db -quiet {inst:picorv32/mem_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[4]/Q} .original_name {mem_addr[4]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[5]} .original_name {{mem_addr[5]}}
set_db -quiet {inst:picorv32/mem_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[5]} .single_bit_orig_name {mem_addr[5]}
set_db -quiet {inst:picorv32/mem_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[5]/Q} .original_name {mem_addr[5]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[6]} .original_name {{mem_addr[6]}}
set_db -quiet {inst:picorv32/mem_addr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[6]} .single_bit_orig_name {mem_addr[6]}
set_db -quiet {inst:picorv32/mem_addr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[6]/Q} .original_name {mem_addr[6]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[7]} .original_name {{mem_addr[7]}}
set_db -quiet {inst:picorv32/mem_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[7]} .single_bit_orig_name {mem_addr[7]}
set_db -quiet {inst:picorv32/mem_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[7]/Q} .original_name {mem_addr[7]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[8]} .original_name {{mem_addr[8]}}
set_db -quiet {inst:picorv32/mem_addr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[8]} .single_bit_orig_name {mem_addr[8]}
set_db -quiet {inst:picorv32/mem_addr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[8]/Q} .original_name {mem_addr[8]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[9]} .original_name {{mem_addr[9]}}
set_db -quiet {inst:picorv32/mem_addr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[9]} .single_bit_orig_name {mem_addr[9]}
set_db -quiet {inst:picorv32/mem_addr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[9]/Q} .original_name {mem_addr[9]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[10]} .original_name {{mem_addr[10]}}
set_db -quiet {inst:picorv32/mem_addr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[10]} .single_bit_orig_name {mem_addr[10]}
set_db -quiet {inst:picorv32/mem_addr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[10]/Q} .original_name {mem_addr[10]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[11]} .original_name {{mem_addr[11]}}
set_db -quiet {inst:picorv32/mem_addr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[11]} .single_bit_orig_name {mem_addr[11]}
set_db -quiet {inst:picorv32/mem_addr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[11]/Q} .original_name {mem_addr[11]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[12]} .original_name {{mem_addr[12]}}
set_db -quiet {inst:picorv32/mem_addr_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[12]} .single_bit_orig_name {mem_addr[12]}
set_db -quiet {inst:picorv32/mem_addr_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[12]/Q} .original_name {mem_addr[12]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[13]} .original_name {{mem_addr[13]}}
set_db -quiet {inst:picorv32/mem_addr_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[13]} .single_bit_orig_name {mem_addr[13]}
set_db -quiet {inst:picorv32/mem_addr_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[13]/Q} .original_name {mem_addr[13]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[14]} .original_name {{mem_addr[14]}}
set_db -quiet {inst:picorv32/mem_addr_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[14]} .single_bit_orig_name {mem_addr[14]}
set_db -quiet {inst:picorv32/mem_addr_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[14]/Q} .original_name {mem_addr[14]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[15]} .original_name {{mem_addr[15]}}
set_db -quiet {inst:picorv32/mem_addr_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[15]} .single_bit_orig_name {mem_addr[15]}
set_db -quiet {inst:picorv32/mem_addr_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[15]/Q} .original_name {mem_addr[15]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[16]} .original_name {{mem_addr[16]}}
set_db -quiet {inst:picorv32/mem_addr_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[16]} .single_bit_orig_name {mem_addr[16]}
set_db -quiet {inst:picorv32/mem_addr_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[16]/Q} .original_name {mem_addr[16]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[17]} .original_name {{mem_addr[17]}}
set_db -quiet {inst:picorv32/mem_addr_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[17]} .single_bit_orig_name {mem_addr[17]}
set_db -quiet {inst:picorv32/mem_addr_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[17]/Q} .original_name {mem_addr[17]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[18]} .original_name {{mem_addr[18]}}
set_db -quiet {inst:picorv32/mem_addr_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[18]} .single_bit_orig_name {mem_addr[18]}
set_db -quiet {inst:picorv32/mem_addr_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[18]/Q} .original_name {mem_addr[18]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[19]} .original_name {{mem_addr[19]}}
set_db -quiet {inst:picorv32/mem_addr_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[19]} .single_bit_orig_name {mem_addr[19]}
set_db -quiet {inst:picorv32/mem_addr_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[19]/Q} .original_name {mem_addr[19]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[20]} .original_name {{mem_addr[20]}}
set_db -quiet {inst:picorv32/mem_addr_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[20]} .single_bit_orig_name {mem_addr[20]}
set_db -quiet {inst:picorv32/mem_addr_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[20]/Q} .original_name {mem_addr[20]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[21]} .original_name {{mem_addr[21]}}
set_db -quiet {inst:picorv32/mem_addr_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[21]} .single_bit_orig_name {mem_addr[21]}
set_db -quiet {inst:picorv32/mem_addr_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[21]/Q} .original_name {mem_addr[21]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[22]} .original_name {{mem_addr[22]}}
set_db -quiet {inst:picorv32/mem_addr_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[22]} .single_bit_orig_name {mem_addr[22]}
set_db -quiet {inst:picorv32/mem_addr_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[22]/Q} .original_name {mem_addr[22]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[23]} .original_name {{mem_addr[23]}}
set_db -quiet {inst:picorv32/mem_addr_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[23]} .single_bit_orig_name {mem_addr[23]}
set_db -quiet {inst:picorv32/mem_addr_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[23]/Q} .original_name {mem_addr[23]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[24]} .original_name {{mem_addr[24]}}
set_db -quiet {inst:picorv32/mem_addr_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[24]} .single_bit_orig_name {mem_addr[24]}
set_db -quiet {inst:picorv32/mem_addr_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[24]/Q} .original_name {mem_addr[24]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[25]} .original_name {{mem_addr[25]}}
set_db -quiet {inst:picorv32/mem_addr_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[25]} .single_bit_orig_name {mem_addr[25]}
set_db -quiet {inst:picorv32/mem_addr_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[25]/Q} .original_name {mem_addr[25]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[26]} .original_name {{mem_addr[26]}}
set_db -quiet {inst:picorv32/mem_addr_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[26]} .single_bit_orig_name {mem_addr[26]}
set_db -quiet {inst:picorv32/mem_addr_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[26]/Q} .original_name {mem_addr[26]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[27]} .original_name {{mem_addr[27]}}
set_db -quiet {inst:picorv32/mem_addr_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[27]} .single_bit_orig_name {mem_addr[27]}
set_db -quiet {inst:picorv32/mem_addr_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[27]/Q} .original_name {mem_addr[27]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[28]} .original_name {{mem_addr[28]}}
set_db -quiet {inst:picorv32/mem_addr_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[28]} .single_bit_orig_name {mem_addr[28]}
set_db -quiet {inst:picorv32/mem_addr_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[28]/Q} .original_name {mem_addr[28]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[29]} .original_name {{mem_addr[29]}}
set_db -quiet {inst:picorv32/mem_addr_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[29]} .single_bit_orig_name {mem_addr[29]}
set_db -quiet {inst:picorv32/mem_addr_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[29]/Q} .original_name {mem_addr[29]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[30]} .original_name {{mem_addr[30]}}
set_db -quiet {inst:picorv32/mem_addr_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[30]} .single_bit_orig_name {mem_addr[30]}
set_db -quiet {inst:picorv32/mem_addr_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[30]/Q} .original_name {mem_addr[30]/q}
set_db -quiet {inst:picorv32/mem_addr_reg[31]} .original_name {{mem_addr[31]}}
set_db -quiet {inst:picorv32/mem_addr_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_addr_reg[31]} .single_bit_orig_name {mem_addr[31]}
set_db -quiet {inst:picorv32/mem_addr_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_addr_reg[31]/Q} .original_name {mem_addr[31]/q}
set_db -quiet inst:picorv32/mem_do_prefetch_reg .original_name mem_do_prefetch
set_db -quiet inst:picorv32/mem_do_prefetch_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/mem_do_prefetch_reg .single_bit_orig_name mem_do_prefetch
set_db -quiet inst:picorv32/mem_do_prefetch_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/mem_do_prefetch_reg/Q .original_name mem_do_prefetch/q
set_db -quiet inst:picorv32/mem_do_rdata_reg .original_name mem_do_rdata
set_db -quiet inst:picorv32/mem_do_rdata_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/mem_do_rdata_reg .single_bit_orig_name mem_do_rdata
set_db -quiet inst:picorv32/mem_do_rdata_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/mem_do_rdata_reg/Q .original_name mem_do_rdata/q
set_db -quiet inst:picorv32/mem_do_rinst_reg .original_name mem_do_rinst
set_db -quiet inst:picorv32/mem_do_rinst_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/mem_do_rinst_reg .single_bit_orig_name mem_do_rinst
set_db -quiet inst:picorv32/mem_do_rinst_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/mem_do_rinst_reg/Q .original_name mem_do_rinst/q
set_db -quiet inst:picorv32/mem_do_wdata_reg .original_name mem_do_wdata
set_db -quiet inst:picorv32/mem_do_wdata_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/mem_do_wdata_reg .single_bit_orig_name mem_do_wdata
set_db -quiet inst:picorv32/mem_do_wdata_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/mem_do_wdata_reg/Q .original_name mem_do_wdata/q
set_db -quiet inst:picorv32/mem_instr_reg .original_name mem_instr
set_db -quiet inst:picorv32/mem_instr_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/mem_instr_reg .single_bit_orig_name mem_instr
set_db -quiet inst:picorv32/mem_instr_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/mem_instr_reg/Q .original_name mem_instr/q
set_db -quiet inst:picorv32/mem_la_firstword_reg_reg .original_name mem_la_firstword_reg
set_db -quiet inst:picorv32/mem_la_firstword_reg_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/mem_la_firstword_reg_reg .single_bit_orig_name mem_la_firstword_reg
set_db -quiet inst:picorv32/mem_la_firstword_reg_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/mem_la_firstword_reg_reg/Q .original_name mem_la_firstword_reg/q
set_db -quiet inst:picorv32/mem_la_secondword_reg .original_name mem_la_secondword
set_db -quiet inst:picorv32/mem_la_secondword_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/mem_la_secondword_reg .single_bit_orig_name mem_la_secondword
set_db -quiet inst:picorv32/mem_la_secondword_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/mem_la_secondword_reg/Q .original_name mem_la_secondword/q
set_db -quiet {inst:picorv32/mem_rdata_q_reg[0]} .original_name {{mem_rdata_q[0]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[0]} .single_bit_orig_name {mem_rdata_q[0]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[0]/Q} .original_name {mem_rdata_q[0]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[1]} .original_name {{mem_rdata_q[1]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[1]} .single_bit_orig_name {mem_rdata_q[1]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[1]/Q} .original_name {mem_rdata_q[1]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[2]} .original_name {{mem_rdata_q[2]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[2]} .single_bit_orig_name {mem_rdata_q[2]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[2]/Q} .original_name {mem_rdata_q[2]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[3]} .original_name {{mem_rdata_q[3]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[3]} .single_bit_orig_name {mem_rdata_q[3]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[3]/Q} .original_name {mem_rdata_q[3]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[4]} .original_name {{mem_rdata_q[4]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[4]} .single_bit_orig_name {mem_rdata_q[4]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[4]/Q} .original_name {mem_rdata_q[4]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[5]} .original_name {{mem_rdata_q[5]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[5]} .single_bit_orig_name {mem_rdata_q[5]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[5]/Q} .original_name {mem_rdata_q[5]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[6]} .original_name {{mem_rdata_q[6]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[6]} .single_bit_orig_name {mem_rdata_q[6]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[6]/Q} .original_name {mem_rdata_q[6]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[7]} .original_name {{mem_rdata_q[7]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[7]} .single_bit_orig_name {mem_rdata_q[7]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[7]/Q} .original_name {mem_rdata_q[7]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[8]} .original_name {{mem_rdata_q[8]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[8]} .single_bit_orig_name {mem_rdata_q[8]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[8]/Q} .original_name {mem_rdata_q[8]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[9]} .original_name {{mem_rdata_q[9]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[9]} .single_bit_orig_name {mem_rdata_q[9]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[9]/Q} .original_name {mem_rdata_q[9]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[10]} .original_name {{mem_rdata_q[10]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[10]} .single_bit_orig_name {mem_rdata_q[10]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[10]/Q} .original_name {mem_rdata_q[10]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[11]} .original_name {{mem_rdata_q[11]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[11]} .single_bit_orig_name {mem_rdata_q[11]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[11]/Q} .original_name {mem_rdata_q[11]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[12]} .original_name {{mem_rdata_q[12]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[12]} .single_bit_orig_name {mem_rdata_q[12]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[12]/Q} .original_name {mem_rdata_q[12]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[13]} .original_name {{mem_rdata_q[13]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[13]} .single_bit_orig_name {mem_rdata_q[13]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[13]/Q} .original_name {mem_rdata_q[13]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[14]} .original_name {{mem_rdata_q[14]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[14]} .single_bit_orig_name {mem_rdata_q[14]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[14]/Q} .original_name {mem_rdata_q[14]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[15]} .original_name {{mem_rdata_q[15]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[15]} .single_bit_orig_name {mem_rdata_q[15]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[15]/Q} .original_name {mem_rdata_q[15]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[16]} .original_name {{mem_rdata_q[16]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[16]} .single_bit_orig_name {mem_rdata_q[16]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[16]/Q} .original_name {mem_rdata_q[16]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[17]} .original_name {{mem_rdata_q[17]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[17]} .single_bit_orig_name {mem_rdata_q[17]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[17]/Q} .original_name {mem_rdata_q[17]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[18]} .original_name {{mem_rdata_q[18]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[18]} .single_bit_orig_name {mem_rdata_q[18]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[18]/Q} .original_name {mem_rdata_q[18]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[19]} .original_name {{mem_rdata_q[19]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[19]} .single_bit_orig_name {mem_rdata_q[19]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[19]/Q} .original_name {mem_rdata_q[19]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[20]} .original_name {{mem_rdata_q[20]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[20]} .single_bit_orig_name {mem_rdata_q[20]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[20]/Q} .original_name {mem_rdata_q[20]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[21]} .original_name {{mem_rdata_q[21]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[21]} .single_bit_orig_name {mem_rdata_q[21]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[21]/Q} .original_name {mem_rdata_q[21]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[22]} .original_name {{mem_rdata_q[22]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[22]} .single_bit_orig_name {mem_rdata_q[22]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[22]/Q} .original_name {mem_rdata_q[22]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[23]} .original_name {{mem_rdata_q[23]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[23]} .single_bit_orig_name {mem_rdata_q[23]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[23]/Q} .original_name {mem_rdata_q[23]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[24]} .original_name {{mem_rdata_q[24]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[24]} .single_bit_orig_name {mem_rdata_q[24]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[24]/Q} .original_name {mem_rdata_q[24]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[25]} .original_name {{mem_rdata_q[25]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[25]} .single_bit_orig_name {mem_rdata_q[25]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[25]/Q} .original_name {mem_rdata_q[25]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[26]} .original_name {{mem_rdata_q[26]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[26]} .single_bit_orig_name {mem_rdata_q[26]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[26]/Q} .original_name {mem_rdata_q[26]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[27]} .original_name {{mem_rdata_q[27]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[27]} .single_bit_orig_name {mem_rdata_q[27]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[27]/Q} .original_name {mem_rdata_q[27]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[28]} .original_name {{mem_rdata_q[28]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[28]} .single_bit_orig_name {mem_rdata_q[28]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[28]/Q} .original_name {mem_rdata_q[28]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[29]} .original_name {{mem_rdata_q[29]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[29]} .single_bit_orig_name {mem_rdata_q[29]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[29]/Q} .original_name {mem_rdata_q[29]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[30]} .original_name {{mem_rdata_q[30]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[30]} .single_bit_orig_name {mem_rdata_q[30]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[30]/Q} .original_name {mem_rdata_q[30]/q}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[31]} .original_name {{mem_rdata_q[31]}}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_rdata_q_reg[31]} .single_bit_orig_name {mem_rdata_q[31]}
set_db -quiet {inst:picorv32/mem_rdata_q_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_rdata_q_reg[31]/Q} .original_name {mem_rdata_q[31]/q}
set_db -quiet {inst:picorv32/mem_state_reg[0]} .original_name {{mem_state[0]}}
set_db -quiet {inst:picorv32/mem_state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_state_reg[0]} .single_bit_orig_name {mem_state[0]}
set_db -quiet {inst:picorv32/mem_state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_state_reg[0]/Q} .original_name {mem_state[0]/q}
set_db -quiet {inst:picorv32/mem_state_reg[1]} .original_name {{mem_state[1]}}
set_db -quiet {inst:picorv32/mem_state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_state_reg[1]} .single_bit_orig_name {mem_state[1]}
set_db -quiet {inst:picorv32/mem_state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_state_reg[1]/Q} .original_name {mem_state[1]/q}
set_db -quiet inst:picorv32/mem_valid_reg .original_name mem_valid
set_db -quiet inst:picorv32/mem_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/mem_valid_reg .single_bit_orig_name mem_valid
set_db -quiet inst:picorv32/mem_valid_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/mem_valid_reg/Q .original_name mem_valid/q
set_db -quiet {inst:picorv32/mem_wdata_reg[0]} .original_name {{mem_wdata[0]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[0]} .single_bit_orig_name {mem_wdata[0]}
set_db -quiet {inst:picorv32/mem_wdata_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[0]/Q} .original_name {mem_wdata[0]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[1]} .original_name {{mem_wdata[1]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[1]} .single_bit_orig_name {mem_wdata[1]}
set_db -quiet {inst:picorv32/mem_wdata_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[1]/Q} .original_name {mem_wdata[1]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[2]} .original_name {{mem_wdata[2]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[2]} .single_bit_orig_name {mem_wdata[2]}
set_db -quiet {inst:picorv32/mem_wdata_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[2]/Q} .original_name {mem_wdata[2]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[3]} .original_name {{mem_wdata[3]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[3]} .single_bit_orig_name {mem_wdata[3]}
set_db -quiet {inst:picorv32/mem_wdata_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[3]/Q} .original_name {mem_wdata[3]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[4]} .original_name {{mem_wdata[4]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[4]} .single_bit_orig_name {mem_wdata[4]}
set_db -quiet {inst:picorv32/mem_wdata_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[4]/Q} .original_name {mem_wdata[4]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[5]} .original_name {{mem_wdata[5]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[5]} .single_bit_orig_name {mem_wdata[5]}
set_db -quiet {inst:picorv32/mem_wdata_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[5]/Q} .original_name {mem_wdata[5]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[6]} .original_name {{mem_wdata[6]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[6]} .single_bit_orig_name {mem_wdata[6]}
set_db -quiet {inst:picorv32/mem_wdata_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[6]/Q} .original_name {mem_wdata[6]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[7]} .original_name {{mem_wdata[7]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[7]} .single_bit_orig_name {mem_wdata[7]}
set_db -quiet {inst:picorv32/mem_wdata_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[7]/Q} .original_name {mem_wdata[7]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[8]} .original_name {{mem_wdata[8]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[8]} .single_bit_orig_name {mem_wdata[8]}
set_db -quiet {inst:picorv32/mem_wdata_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[8]/Q} .original_name {mem_wdata[8]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[9]} .original_name {{mem_wdata[9]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[9]} .single_bit_orig_name {mem_wdata[9]}
set_db -quiet {inst:picorv32/mem_wdata_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[9]/Q} .original_name {mem_wdata[9]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[10]} .original_name {{mem_wdata[10]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[10]} .single_bit_orig_name {mem_wdata[10]}
set_db -quiet {inst:picorv32/mem_wdata_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[10]/Q} .original_name {mem_wdata[10]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[11]} .original_name {{mem_wdata[11]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[11]} .single_bit_orig_name {mem_wdata[11]}
set_db -quiet {inst:picorv32/mem_wdata_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[11]/Q} .original_name {mem_wdata[11]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[12]} .original_name {{mem_wdata[12]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[12]} .single_bit_orig_name {mem_wdata[12]}
set_db -quiet {inst:picorv32/mem_wdata_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[12]/Q} .original_name {mem_wdata[12]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[13]} .original_name {{mem_wdata[13]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[13]} .single_bit_orig_name {mem_wdata[13]}
set_db -quiet {inst:picorv32/mem_wdata_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[13]/Q} .original_name {mem_wdata[13]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[14]} .original_name {{mem_wdata[14]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[14]} .single_bit_orig_name {mem_wdata[14]}
set_db -quiet {inst:picorv32/mem_wdata_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[14]/Q} .original_name {mem_wdata[14]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[15]} .original_name {{mem_wdata[15]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[15]} .single_bit_orig_name {mem_wdata[15]}
set_db -quiet {inst:picorv32/mem_wdata_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[15]/Q} .original_name {mem_wdata[15]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[16]} .original_name {{mem_wdata[16]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[16]} .single_bit_orig_name {mem_wdata[16]}
set_db -quiet {inst:picorv32/mem_wdata_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[16]/Q} .original_name {mem_wdata[16]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[17]} .original_name {{mem_wdata[17]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[17]} .single_bit_orig_name {mem_wdata[17]}
set_db -quiet {inst:picorv32/mem_wdata_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[17]/Q} .original_name {mem_wdata[17]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[18]} .original_name {{mem_wdata[18]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[18]} .single_bit_orig_name {mem_wdata[18]}
set_db -quiet {inst:picorv32/mem_wdata_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[18]/Q} .original_name {mem_wdata[18]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[19]} .original_name {{mem_wdata[19]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[19]} .single_bit_orig_name {mem_wdata[19]}
set_db -quiet {inst:picorv32/mem_wdata_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[19]/Q} .original_name {mem_wdata[19]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[20]} .original_name {{mem_wdata[20]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[20]} .single_bit_orig_name {mem_wdata[20]}
set_db -quiet {inst:picorv32/mem_wdata_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[20]/Q} .original_name {mem_wdata[20]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[21]} .original_name {{mem_wdata[21]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[21]} .single_bit_orig_name {mem_wdata[21]}
set_db -quiet {inst:picorv32/mem_wdata_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[21]/Q} .original_name {mem_wdata[21]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[22]} .original_name {{mem_wdata[22]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[22]} .single_bit_orig_name {mem_wdata[22]}
set_db -quiet {inst:picorv32/mem_wdata_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[22]/Q} .original_name {mem_wdata[22]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[23]} .original_name {{mem_wdata[23]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[23]} .single_bit_orig_name {mem_wdata[23]}
set_db -quiet {inst:picorv32/mem_wdata_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[23]/Q} .original_name {mem_wdata[23]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[24]} .original_name {{mem_wdata[24]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[24]} .single_bit_orig_name {mem_wdata[24]}
set_db -quiet {inst:picorv32/mem_wdata_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[24]/Q} .original_name {mem_wdata[24]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[25]} .original_name {{mem_wdata[25]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[25]} .single_bit_orig_name {mem_wdata[25]}
set_db -quiet {inst:picorv32/mem_wdata_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[25]/Q} .original_name {mem_wdata[25]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[26]} .original_name {{mem_wdata[26]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[26]} .single_bit_orig_name {mem_wdata[26]}
set_db -quiet {inst:picorv32/mem_wdata_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[26]/Q} .original_name {mem_wdata[26]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[27]} .original_name {{mem_wdata[27]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[27]} .single_bit_orig_name {mem_wdata[27]}
set_db -quiet {inst:picorv32/mem_wdata_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[27]/Q} .original_name {mem_wdata[27]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[28]} .original_name {{mem_wdata[28]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[28]} .single_bit_orig_name {mem_wdata[28]}
set_db -quiet {inst:picorv32/mem_wdata_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[28]/Q} .original_name {mem_wdata[28]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[29]} .original_name {{mem_wdata[29]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[29]} .single_bit_orig_name {mem_wdata[29]}
set_db -quiet {inst:picorv32/mem_wdata_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[29]/Q} .original_name {mem_wdata[29]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[30]} .original_name {{mem_wdata[30]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[30]} .single_bit_orig_name {mem_wdata[30]}
set_db -quiet {inst:picorv32/mem_wdata_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[30]/Q} .original_name {mem_wdata[30]/q}
set_db -quiet {inst:picorv32/mem_wdata_reg[31]} .original_name {{mem_wdata[31]}}
set_db -quiet {inst:picorv32/mem_wdata_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wdata_reg[31]} .single_bit_orig_name {mem_wdata[31]}
set_db -quiet {inst:picorv32/mem_wdata_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wdata_reg[31]/Q} .original_name {mem_wdata[31]/q}
set_db -quiet {inst:picorv32/mem_wordsize_reg[0]} .original_name {{mem_wordsize[0]}}
set_db -quiet {inst:picorv32/mem_wordsize_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wordsize_reg[0]} .single_bit_orig_name {mem_wordsize[0]}
set_db -quiet {inst:picorv32/mem_wordsize_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wordsize_reg[0]/Q} .original_name {mem_wordsize[0]/q}
set_db -quiet {inst:picorv32/mem_wordsize_reg[1]} .original_name {{mem_wordsize[1]}}
set_db -quiet {inst:picorv32/mem_wordsize_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wordsize_reg[1]} .single_bit_orig_name {mem_wordsize[1]}
set_db -quiet {inst:picorv32/mem_wordsize_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wordsize_reg[1]/Q} .original_name {mem_wordsize[1]/q}
set_db -quiet {inst:picorv32/mem_wstrb_reg[0]} .original_name {{mem_wstrb[0]}}
set_db -quiet {inst:picorv32/mem_wstrb_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wstrb_reg[0]} .single_bit_orig_name {mem_wstrb[0]}
set_db -quiet {inst:picorv32/mem_wstrb_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wstrb_reg[0]/Q} .original_name {mem_wstrb[0]/q}
set_db -quiet {inst:picorv32/mem_wstrb_reg[1]} .original_name {{mem_wstrb[1]}}
set_db -quiet {inst:picorv32/mem_wstrb_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wstrb_reg[1]} .single_bit_orig_name {mem_wstrb[1]}
set_db -quiet {inst:picorv32/mem_wstrb_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wstrb_reg[1]/Q} .original_name {mem_wstrb[1]/q}
set_db -quiet {inst:picorv32/mem_wstrb_reg[2]} .original_name {{mem_wstrb[2]}}
set_db -quiet {inst:picorv32/mem_wstrb_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wstrb_reg[2]} .single_bit_orig_name {mem_wstrb[2]}
set_db -quiet {inst:picorv32/mem_wstrb_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wstrb_reg[2]/Q} .original_name {mem_wstrb[2]/q}
set_db -quiet {inst:picorv32/mem_wstrb_reg[3]} .original_name {{mem_wstrb[3]}}
set_db -quiet {inst:picorv32/mem_wstrb_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/mem_wstrb_reg[3]} .single_bit_orig_name {mem_wstrb[3]}
set_db -quiet {inst:picorv32/mem_wstrb_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/mem_wstrb_reg[3]/Q} .original_name {mem_wstrb[3]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[0]} .original_name {{pcpi_insn[0]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[0]} .single_bit_orig_name {pcpi_insn[0]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[0]/Q} .original_name {pcpi_insn[0]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[1]} .original_name {{pcpi_insn[1]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[1]} .single_bit_orig_name {pcpi_insn[1]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[1]/Q} .original_name {pcpi_insn[1]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[2]} .original_name {{pcpi_insn[2]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[2]} .single_bit_orig_name {pcpi_insn[2]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[2]/Q} .original_name {pcpi_insn[2]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[3]} .original_name {{pcpi_insn[3]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[3]} .single_bit_orig_name {pcpi_insn[3]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[3]/Q} .original_name {pcpi_insn[3]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[4]} .original_name {{pcpi_insn[4]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[4]} .single_bit_orig_name {pcpi_insn[4]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[4]/Q} .original_name {pcpi_insn[4]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[5]} .original_name {{pcpi_insn[5]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[5]} .single_bit_orig_name {pcpi_insn[5]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[5]/Q} .original_name {pcpi_insn[5]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[6]} .original_name {{pcpi_insn[6]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[6]} .single_bit_orig_name {pcpi_insn[6]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[6]/Q} .original_name {pcpi_insn[6]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[7]} .original_name {{pcpi_insn[7]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[7]} .single_bit_orig_name {pcpi_insn[7]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[7]/Q} .original_name {pcpi_insn[7]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[8]} .original_name {{pcpi_insn[8]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[8]} .single_bit_orig_name {pcpi_insn[8]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[8]/Q} .original_name {pcpi_insn[8]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[9]} .original_name {{pcpi_insn[9]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[9]} .single_bit_orig_name {pcpi_insn[9]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[9]/Q} .original_name {pcpi_insn[9]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[10]} .original_name {{pcpi_insn[10]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[10]} .single_bit_orig_name {pcpi_insn[10]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[10]/Q} .original_name {pcpi_insn[10]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[11]} .original_name {{pcpi_insn[11]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[11]} .single_bit_orig_name {pcpi_insn[11]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[11]/Q} .original_name {pcpi_insn[11]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[12]} .original_name {{pcpi_insn[12]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[12]} .single_bit_orig_name {pcpi_insn[12]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[12]/Q} .original_name {pcpi_insn[12]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[13]} .original_name {{pcpi_insn[13]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[13]} .single_bit_orig_name {pcpi_insn[13]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[13]/Q} .original_name {pcpi_insn[13]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[14]} .original_name {{pcpi_insn[14]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[14]} .single_bit_orig_name {pcpi_insn[14]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[14]/Q} .original_name {pcpi_insn[14]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[15]} .original_name {{pcpi_insn[15]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[15]} .single_bit_orig_name {pcpi_insn[15]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[15]/Q} .original_name {pcpi_insn[15]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[16]} .original_name {{pcpi_insn[16]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[16]} .single_bit_orig_name {pcpi_insn[16]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[16]/Q} .original_name {pcpi_insn[16]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[17]} .original_name {{pcpi_insn[17]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[17]} .single_bit_orig_name {pcpi_insn[17]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[17]/Q} .original_name {pcpi_insn[17]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[18]} .original_name {{pcpi_insn[18]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[18]} .single_bit_orig_name {pcpi_insn[18]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[18]/Q} .original_name {pcpi_insn[18]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[19]} .original_name {{pcpi_insn[19]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[19]} .single_bit_orig_name {pcpi_insn[19]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[19]/Q} .original_name {pcpi_insn[19]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[20]} .original_name {{pcpi_insn[20]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[20]} .single_bit_orig_name {pcpi_insn[20]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[20]/Q} .original_name {pcpi_insn[20]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[21]} .original_name {{pcpi_insn[21]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[21]} .single_bit_orig_name {pcpi_insn[21]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[21]/Q} .original_name {pcpi_insn[21]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[22]} .original_name {{pcpi_insn[22]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[22]} .single_bit_orig_name {pcpi_insn[22]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[22]/Q} .original_name {pcpi_insn[22]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[23]} .original_name {{pcpi_insn[23]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[23]} .single_bit_orig_name {pcpi_insn[23]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[23]/Q} .original_name {pcpi_insn[23]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[24]} .original_name {{pcpi_insn[24]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[24]} .single_bit_orig_name {pcpi_insn[24]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[24]/Q} .original_name {pcpi_insn[24]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[25]} .original_name {{pcpi_insn[25]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[25]} .single_bit_orig_name {pcpi_insn[25]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[25]/Q} .original_name {pcpi_insn[25]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[26]} .original_name {{pcpi_insn[26]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[26]} .single_bit_orig_name {pcpi_insn[26]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[26]/Q} .original_name {pcpi_insn[26]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[27]} .original_name {{pcpi_insn[27]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[27]} .single_bit_orig_name {pcpi_insn[27]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[27]/Q} .original_name {pcpi_insn[27]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[28]} .original_name {{pcpi_insn[28]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[28]} .single_bit_orig_name {pcpi_insn[28]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[28]/Q} .original_name {pcpi_insn[28]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[29]} .original_name {{pcpi_insn[29]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[29]} .single_bit_orig_name {pcpi_insn[29]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[29]/Q} .original_name {pcpi_insn[29]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[30]} .original_name {{pcpi_insn[30]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[30]} .single_bit_orig_name {pcpi_insn[30]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[30]/Q} .original_name {pcpi_insn[30]/q}
set_db -quiet {inst:picorv32/pcpi_insn_reg[31]} .original_name {{pcpi_insn[31]}}
set_db -quiet {inst:picorv32/pcpi_insn_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_insn_reg[31]} .single_bit_orig_name {pcpi_insn[31]}
set_db -quiet {inst:picorv32/pcpi_insn_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_insn_reg[31]/Q} .original_name {pcpi_insn[31]/q}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[0]} .original_name {{pcpi_timeout_counter[0]}}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[0]} .single_bit_orig_name {pcpi_timeout_counter[0]}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_timeout_counter_reg[0]/Q} .original_name {pcpi_timeout_counter[0]/q}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[1]} .original_name {{pcpi_timeout_counter[1]}}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[1]} .single_bit_orig_name {pcpi_timeout_counter[1]}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_timeout_counter_reg[1]/Q} .original_name {pcpi_timeout_counter[1]/q}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[2]} .original_name {{pcpi_timeout_counter[2]}}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[2]} .single_bit_orig_name {pcpi_timeout_counter[2]}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_timeout_counter_reg[2]/Q} .original_name {pcpi_timeout_counter[2]/q}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[3]} .original_name {{pcpi_timeout_counter[3]}}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[3]} .single_bit_orig_name {pcpi_timeout_counter[3]}
set_db -quiet {inst:picorv32/pcpi_timeout_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/pcpi_timeout_counter_reg[3]/Q} .original_name {pcpi_timeout_counter[3]/q}
set_db -quiet inst:picorv32/pcpi_valid_reg .original_name pcpi_valid
set_db -quiet inst:picorv32/pcpi_valid_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/pcpi_valid_reg .single_bit_orig_name pcpi_valid
set_db -quiet inst:picorv32/pcpi_valid_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/pcpi_valid_reg/Q .original_name pcpi_valid/q
set_db -quiet inst:picorv32/prefetched_high_word_reg .original_name prefetched_high_word
set_db -quiet inst:picorv32/prefetched_high_word_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/prefetched_high_word_reg .single_bit_orig_name prefetched_high_word
set_db -quiet inst:picorv32/prefetched_high_word_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/prefetched_high_word_reg/Q .original_name prefetched_high_word/q
set_db -quiet {inst:picorv32/reg_next_pc_reg[1]} .original_name {{reg_next_pc[1]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[1]} .single_bit_orig_name {reg_next_pc[1]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[1]/Q} .original_name {reg_next_pc[1]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[2]} .original_name {{reg_next_pc[2]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[2]} .single_bit_orig_name {reg_next_pc[2]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[2]/Q} .original_name {reg_next_pc[2]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[3]} .original_name {{reg_next_pc[3]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[3]} .single_bit_orig_name {reg_next_pc[3]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[3]/Q} .original_name {reg_next_pc[3]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[4]} .original_name {{reg_next_pc[4]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[4]} .single_bit_orig_name {reg_next_pc[4]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[4]/Q} .original_name {reg_next_pc[4]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[5]} .original_name {{reg_next_pc[5]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[5]} .single_bit_orig_name {reg_next_pc[5]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[5]/Q} .original_name {reg_next_pc[5]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[6]} .original_name {{reg_next_pc[6]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[6]} .single_bit_orig_name {reg_next_pc[6]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[6]/Q} .original_name {reg_next_pc[6]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[7]} .original_name {{reg_next_pc[7]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[7]} .single_bit_orig_name {reg_next_pc[7]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[7]/Q} .original_name {reg_next_pc[7]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[8]} .original_name {{reg_next_pc[8]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[8]} .single_bit_orig_name {reg_next_pc[8]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[8]/Q} .original_name {reg_next_pc[8]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[9]} .original_name {{reg_next_pc[9]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[9]} .single_bit_orig_name {reg_next_pc[9]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[9]/Q} .original_name {reg_next_pc[9]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[10]} .original_name {{reg_next_pc[10]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[10]} .single_bit_orig_name {reg_next_pc[10]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[10]/Q} .original_name {reg_next_pc[10]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[11]} .original_name {{reg_next_pc[11]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[11]} .single_bit_orig_name {reg_next_pc[11]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[11]/Q} .original_name {reg_next_pc[11]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[12]} .original_name {{reg_next_pc[12]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[12]} .single_bit_orig_name {reg_next_pc[12]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[12]/Q} .original_name {reg_next_pc[12]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[13]} .original_name {{reg_next_pc[13]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[13]} .single_bit_orig_name {reg_next_pc[13]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[13]/Q} .original_name {reg_next_pc[13]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[14]} .original_name {{reg_next_pc[14]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[14]} .single_bit_orig_name {reg_next_pc[14]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[14]/Q} .original_name {reg_next_pc[14]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[15]} .original_name {{reg_next_pc[15]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[15]} .single_bit_orig_name {reg_next_pc[15]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[15]/Q} .original_name {reg_next_pc[15]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[16]} .original_name {{reg_next_pc[16]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[16]} .single_bit_orig_name {reg_next_pc[16]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[16]/Q} .original_name {reg_next_pc[16]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[17]} .original_name {{reg_next_pc[17]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[17]} .single_bit_orig_name {reg_next_pc[17]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[17]/Q} .original_name {reg_next_pc[17]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[18]} .original_name {{reg_next_pc[18]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[18]} .single_bit_orig_name {reg_next_pc[18]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[18]/Q} .original_name {reg_next_pc[18]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[19]} .original_name {{reg_next_pc[19]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[19]} .single_bit_orig_name {reg_next_pc[19]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[19]/Q} .original_name {reg_next_pc[19]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[20]} .original_name {{reg_next_pc[20]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[20]} .single_bit_orig_name {reg_next_pc[20]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[20]/Q} .original_name {reg_next_pc[20]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[21]} .original_name {{reg_next_pc[21]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[21]} .single_bit_orig_name {reg_next_pc[21]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[21]/Q} .original_name {reg_next_pc[21]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[22]} .original_name {{reg_next_pc[22]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[22]} .single_bit_orig_name {reg_next_pc[22]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[22]/Q} .original_name {reg_next_pc[22]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[23]} .original_name {{reg_next_pc[23]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[23]} .single_bit_orig_name {reg_next_pc[23]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[23]/Q} .original_name {reg_next_pc[23]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[24]} .original_name {{reg_next_pc[24]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[24]} .single_bit_orig_name {reg_next_pc[24]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[24]/Q} .original_name {reg_next_pc[24]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[25]} .original_name {{reg_next_pc[25]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[25]} .single_bit_orig_name {reg_next_pc[25]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[25]/Q} .original_name {reg_next_pc[25]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[26]} .original_name {{reg_next_pc[26]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[26]} .single_bit_orig_name {reg_next_pc[26]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[26]/Q} .original_name {reg_next_pc[26]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[27]} .original_name {{reg_next_pc[27]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[27]} .single_bit_orig_name {reg_next_pc[27]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[27]/Q} .original_name {reg_next_pc[27]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[28]} .original_name {{reg_next_pc[28]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[28]} .single_bit_orig_name {reg_next_pc[28]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[28]/Q} .original_name {reg_next_pc[28]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[29]} .original_name {{reg_next_pc[29]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[29]} .single_bit_orig_name {reg_next_pc[29]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[29]/Q} .original_name {reg_next_pc[29]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[30]} .original_name {{reg_next_pc[30]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[30]} .single_bit_orig_name {reg_next_pc[30]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[30]/Q} .original_name {reg_next_pc[30]/q}
set_db -quiet {inst:picorv32/reg_next_pc_reg[31]} .original_name {{reg_next_pc[31]}}
set_db -quiet {inst:picorv32/reg_next_pc_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_next_pc_reg[31]} .single_bit_orig_name {reg_next_pc[31]}
set_db -quiet {inst:picorv32/reg_next_pc_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_next_pc_reg[31]/Q} .original_name {reg_next_pc[31]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[0]} .original_name {{reg_op1[0]}}
set_db -quiet {inst:picorv32/reg_op1_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[0]} .single_bit_orig_name {reg_op1[0]}
set_db -quiet {inst:picorv32/reg_op1_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[0]/Q} .original_name {reg_op1[0]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[1]} .original_name {{reg_op1[1]}}
set_db -quiet {inst:picorv32/reg_op1_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[1]} .single_bit_orig_name {reg_op1[1]}
set_db -quiet {inst:picorv32/reg_op1_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[1]/Q} .original_name {reg_op1[1]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[2]} .original_name {{reg_op1[2]}}
set_db -quiet {inst:picorv32/reg_op1_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[2]} .single_bit_orig_name {reg_op1[2]}
set_db -quiet {inst:picorv32/reg_op1_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[2]/Q} .original_name {reg_op1[2]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[3]} .original_name {{reg_op1[3]}}
set_db -quiet {inst:picorv32/reg_op1_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[3]} .single_bit_orig_name {reg_op1[3]}
set_db -quiet {inst:picorv32/reg_op1_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[3]/Q} .original_name {reg_op1[3]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[4]} .original_name {{reg_op1[4]}}
set_db -quiet {inst:picorv32/reg_op1_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[4]} .single_bit_orig_name {reg_op1[4]}
set_db -quiet {inst:picorv32/reg_op1_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[4]/Q} .original_name {reg_op1[4]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[5]} .original_name {{reg_op1[5]}}
set_db -quiet {inst:picorv32/reg_op1_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[5]} .single_bit_orig_name {reg_op1[5]}
set_db -quiet {inst:picorv32/reg_op1_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[5]/Q} .original_name {reg_op1[5]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[6]} .original_name {{reg_op1[6]}}
set_db -quiet {inst:picorv32/reg_op1_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[6]} .single_bit_orig_name {reg_op1[6]}
set_db -quiet {inst:picorv32/reg_op1_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[6]/Q} .original_name {reg_op1[6]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[7]} .original_name {{reg_op1[7]}}
set_db -quiet {inst:picorv32/reg_op1_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[7]} .single_bit_orig_name {reg_op1[7]}
set_db -quiet {inst:picorv32/reg_op1_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[7]/Q} .original_name {reg_op1[7]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[8]} .original_name {{reg_op1[8]}}
set_db -quiet {inst:picorv32/reg_op1_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[8]} .single_bit_orig_name {reg_op1[8]}
set_db -quiet {inst:picorv32/reg_op1_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[8]/Q} .original_name {reg_op1[8]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[9]} .original_name {{reg_op1[9]}}
set_db -quiet {inst:picorv32/reg_op1_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[9]} .single_bit_orig_name {reg_op1[9]}
set_db -quiet {inst:picorv32/reg_op1_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[9]/Q} .original_name {reg_op1[9]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[10]} .original_name {{reg_op1[10]}}
set_db -quiet {inst:picorv32/reg_op1_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[10]} .single_bit_orig_name {reg_op1[10]}
set_db -quiet {inst:picorv32/reg_op1_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[10]/Q} .original_name {reg_op1[10]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[11]} .original_name {{reg_op1[11]}}
set_db -quiet {inst:picorv32/reg_op1_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[11]} .single_bit_orig_name {reg_op1[11]}
set_db -quiet {inst:picorv32/reg_op1_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[11]/Q} .original_name {reg_op1[11]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[12]} .original_name {{reg_op1[12]}}
set_db -quiet {inst:picorv32/reg_op1_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[12]} .single_bit_orig_name {reg_op1[12]}
set_db -quiet {inst:picorv32/reg_op1_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[12]/Q} .original_name {reg_op1[12]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[13]} .original_name {{reg_op1[13]}}
set_db -quiet {inst:picorv32/reg_op1_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[13]} .single_bit_orig_name {reg_op1[13]}
set_db -quiet {inst:picorv32/reg_op1_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[13]/Q} .original_name {reg_op1[13]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[14]} .original_name {{reg_op1[14]}}
set_db -quiet {inst:picorv32/reg_op1_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[14]} .single_bit_orig_name {reg_op1[14]}
set_db -quiet {inst:picorv32/reg_op1_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[14]/Q} .original_name {reg_op1[14]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[15]} .original_name {{reg_op1[15]}}
set_db -quiet {inst:picorv32/reg_op1_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[15]} .single_bit_orig_name {reg_op1[15]}
set_db -quiet {inst:picorv32/reg_op1_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[15]/Q} .original_name {reg_op1[15]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[16]} .original_name {{reg_op1[16]}}
set_db -quiet {inst:picorv32/reg_op1_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[16]} .single_bit_orig_name {reg_op1[16]}
set_db -quiet {inst:picorv32/reg_op1_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[16]/Q} .original_name {reg_op1[16]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[17]} .original_name {{reg_op1[17]}}
set_db -quiet {inst:picorv32/reg_op1_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[17]} .single_bit_orig_name {reg_op1[17]}
set_db -quiet {inst:picorv32/reg_op1_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[17]/Q} .original_name {reg_op1[17]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[18]} .original_name {{reg_op1[18]}}
set_db -quiet {inst:picorv32/reg_op1_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[18]} .single_bit_orig_name {reg_op1[18]}
set_db -quiet {inst:picorv32/reg_op1_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[18]/Q} .original_name {reg_op1[18]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[19]} .original_name {{reg_op1[19]}}
set_db -quiet {inst:picorv32/reg_op1_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[19]} .single_bit_orig_name {reg_op1[19]}
set_db -quiet {inst:picorv32/reg_op1_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[19]/Q} .original_name {reg_op1[19]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[20]} .original_name {{reg_op1[20]}}
set_db -quiet {inst:picorv32/reg_op1_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[20]} .single_bit_orig_name {reg_op1[20]}
set_db -quiet {inst:picorv32/reg_op1_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[20]/Q} .original_name {reg_op1[20]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[21]} .original_name {{reg_op1[21]}}
set_db -quiet {inst:picorv32/reg_op1_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[21]} .single_bit_orig_name {reg_op1[21]}
set_db -quiet {inst:picorv32/reg_op1_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[21]/Q} .original_name {reg_op1[21]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[22]} .original_name {{reg_op1[22]}}
set_db -quiet {inst:picorv32/reg_op1_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[22]} .single_bit_orig_name {reg_op1[22]}
set_db -quiet {inst:picorv32/reg_op1_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[22]/Q} .original_name {reg_op1[22]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[23]} .original_name {{reg_op1[23]}}
set_db -quiet {inst:picorv32/reg_op1_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[23]} .single_bit_orig_name {reg_op1[23]}
set_db -quiet {inst:picorv32/reg_op1_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[23]/Q} .original_name {reg_op1[23]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[24]} .original_name {{reg_op1[24]}}
set_db -quiet {inst:picorv32/reg_op1_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[24]} .single_bit_orig_name {reg_op1[24]}
set_db -quiet {inst:picorv32/reg_op1_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[24]/Q} .original_name {reg_op1[24]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[25]} .original_name {{reg_op1[25]}}
set_db -quiet {inst:picorv32/reg_op1_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[25]} .single_bit_orig_name {reg_op1[25]}
set_db -quiet {inst:picorv32/reg_op1_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[25]/Q} .original_name {reg_op1[25]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[26]} .original_name {{reg_op1[26]}}
set_db -quiet {inst:picorv32/reg_op1_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[26]} .single_bit_orig_name {reg_op1[26]}
set_db -quiet {inst:picorv32/reg_op1_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[26]/Q} .original_name {reg_op1[26]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[27]} .original_name {{reg_op1[27]}}
set_db -quiet {inst:picorv32/reg_op1_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[27]} .single_bit_orig_name {reg_op1[27]}
set_db -quiet {inst:picorv32/reg_op1_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[27]/Q} .original_name {reg_op1[27]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[28]} .original_name {{reg_op1[28]}}
set_db -quiet {inst:picorv32/reg_op1_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[28]} .single_bit_orig_name {reg_op1[28]}
set_db -quiet {inst:picorv32/reg_op1_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[28]/Q} .original_name {reg_op1[28]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[29]} .original_name {{reg_op1[29]}}
set_db -quiet {inst:picorv32/reg_op1_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[29]} .single_bit_orig_name {reg_op1[29]}
set_db -quiet {inst:picorv32/reg_op1_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[29]/Q} .original_name {reg_op1[29]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[30]} .original_name {{reg_op1[30]}}
set_db -quiet {inst:picorv32/reg_op1_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[30]} .single_bit_orig_name {reg_op1[30]}
set_db -quiet {inst:picorv32/reg_op1_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[30]/Q} .original_name {reg_op1[30]/q}
set_db -quiet {inst:picorv32/reg_op1_reg[31]} .original_name {{reg_op1[31]}}
set_db -quiet {inst:picorv32/reg_op1_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op1_reg[31]} .single_bit_orig_name {reg_op1[31]}
set_db -quiet {inst:picorv32/reg_op1_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op1_reg[31]/Q} .original_name {reg_op1[31]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[0]} .original_name {{reg_op2[0]}}
set_db -quiet {inst:picorv32/reg_op2_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[0]} .single_bit_orig_name {reg_op2[0]}
set_db -quiet {inst:picorv32/reg_op2_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[0]/Q} .original_name {reg_op2[0]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[1]} .original_name {{reg_op2[1]}}
set_db -quiet {inst:picorv32/reg_op2_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[1]} .single_bit_orig_name {reg_op2[1]}
set_db -quiet {inst:picorv32/reg_op2_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[1]/Q} .original_name {reg_op2[1]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[2]} .original_name {{reg_op2[2]}}
set_db -quiet {inst:picorv32/reg_op2_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[2]} .single_bit_orig_name {reg_op2[2]}
set_db -quiet {inst:picorv32/reg_op2_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[2]/Q} .original_name {reg_op2[2]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[3]} .original_name {{reg_op2[3]}}
set_db -quiet {inst:picorv32/reg_op2_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[3]} .single_bit_orig_name {reg_op2[3]}
set_db -quiet {inst:picorv32/reg_op2_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[3]/Q} .original_name {reg_op2[3]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[4]} .original_name {{reg_op2[4]}}
set_db -quiet {inst:picorv32/reg_op2_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[4]} .single_bit_orig_name {reg_op2[4]}
set_db -quiet {inst:picorv32/reg_op2_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[4]/Q} .original_name {reg_op2[4]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[5]} .original_name {{reg_op2[5]}}
set_db -quiet {inst:picorv32/reg_op2_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[5]} .single_bit_orig_name {reg_op2[5]}
set_db -quiet {inst:picorv32/reg_op2_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[5]/Q} .original_name {reg_op2[5]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[6]} .original_name {{reg_op2[6]}}
set_db -quiet {inst:picorv32/reg_op2_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[6]} .single_bit_orig_name {reg_op2[6]}
set_db -quiet {inst:picorv32/reg_op2_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[6]/Q} .original_name {reg_op2[6]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[7]} .original_name {{reg_op2[7]}}
set_db -quiet {inst:picorv32/reg_op2_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[7]} .single_bit_orig_name {reg_op2[7]}
set_db -quiet {inst:picorv32/reg_op2_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[7]/Q} .original_name {reg_op2[7]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[8]} .original_name {{reg_op2[8]}}
set_db -quiet {inst:picorv32/reg_op2_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[8]} .single_bit_orig_name {reg_op2[8]}
set_db -quiet {inst:picorv32/reg_op2_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[8]/Q} .original_name {reg_op2[8]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[9]} .original_name {{reg_op2[9]}}
set_db -quiet {inst:picorv32/reg_op2_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[9]} .single_bit_orig_name {reg_op2[9]}
set_db -quiet {inst:picorv32/reg_op2_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[9]/Q} .original_name {reg_op2[9]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[10]} .original_name {{reg_op2[10]}}
set_db -quiet {inst:picorv32/reg_op2_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[10]} .single_bit_orig_name {reg_op2[10]}
set_db -quiet {inst:picorv32/reg_op2_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[10]/Q} .original_name {reg_op2[10]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[11]} .original_name {{reg_op2[11]}}
set_db -quiet {inst:picorv32/reg_op2_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[11]} .single_bit_orig_name {reg_op2[11]}
set_db -quiet {inst:picorv32/reg_op2_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[11]/Q} .original_name {reg_op2[11]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[12]} .original_name {{reg_op2[12]}}
set_db -quiet {inst:picorv32/reg_op2_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[12]} .single_bit_orig_name {reg_op2[12]}
set_db -quiet {inst:picorv32/reg_op2_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[12]/Q} .original_name {reg_op2[12]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[13]} .original_name {{reg_op2[13]}}
set_db -quiet {inst:picorv32/reg_op2_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[13]} .single_bit_orig_name {reg_op2[13]}
set_db -quiet {inst:picorv32/reg_op2_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[13]/Q} .original_name {reg_op2[13]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[14]} .original_name {{reg_op2[14]}}
set_db -quiet {inst:picorv32/reg_op2_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[14]} .single_bit_orig_name {reg_op2[14]}
set_db -quiet {inst:picorv32/reg_op2_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[14]/Q} .original_name {reg_op2[14]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[15]} .original_name {{reg_op2[15]}}
set_db -quiet {inst:picorv32/reg_op2_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[15]} .single_bit_orig_name {reg_op2[15]}
set_db -quiet {inst:picorv32/reg_op2_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[15]/Q} .original_name {reg_op2[15]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[16]} .original_name {{reg_op2[16]}}
set_db -quiet {inst:picorv32/reg_op2_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[16]} .single_bit_orig_name {reg_op2[16]}
set_db -quiet {inst:picorv32/reg_op2_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[16]/Q} .original_name {reg_op2[16]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[17]} .original_name {{reg_op2[17]}}
set_db -quiet {inst:picorv32/reg_op2_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[17]} .single_bit_orig_name {reg_op2[17]}
set_db -quiet {inst:picorv32/reg_op2_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[17]/Q} .original_name {reg_op2[17]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[18]} .original_name {{reg_op2[18]}}
set_db -quiet {inst:picorv32/reg_op2_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[18]} .single_bit_orig_name {reg_op2[18]}
set_db -quiet {inst:picorv32/reg_op2_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[18]/Q} .original_name {reg_op2[18]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[19]} .original_name {{reg_op2[19]}}
set_db -quiet {inst:picorv32/reg_op2_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[19]} .single_bit_orig_name {reg_op2[19]}
set_db -quiet {inst:picorv32/reg_op2_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[19]/Q} .original_name {reg_op2[19]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[20]} .original_name {{reg_op2[20]}}
set_db -quiet {inst:picorv32/reg_op2_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[20]} .single_bit_orig_name {reg_op2[20]}
set_db -quiet {inst:picorv32/reg_op2_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[20]/Q} .original_name {reg_op2[20]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[21]} .original_name {{reg_op2[21]}}
set_db -quiet {inst:picorv32/reg_op2_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[21]} .single_bit_orig_name {reg_op2[21]}
set_db -quiet {inst:picorv32/reg_op2_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[21]/Q} .original_name {reg_op2[21]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[22]} .original_name {{reg_op2[22]}}
set_db -quiet {inst:picorv32/reg_op2_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[22]} .single_bit_orig_name {reg_op2[22]}
set_db -quiet {inst:picorv32/reg_op2_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[22]/Q} .original_name {reg_op2[22]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[23]} .original_name {{reg_op2[23]}}
set_db -quiet {inst:picorv32/reg_op2_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[23]} .single_bit_orig_name {reg_op2[23]}
set_db -quiet {inst:picorv32/reg_op2_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[23]/Q} .original_name {reg_op2[23]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[24]} .original_name {{reg_op2[24]}}
set_db -quiet {inst:picorv32/reg_op2_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[24]} .single_bit_orig_name {reg_op2[24]}
set_db -quiet {inst:picorv32/reg_op2_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[24]/Q} .original_name {reg_op2[24]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[25]} .original_name {{reg_op2[25]}}
set_db -quiet {inst:picorv32/reg_op2_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[25]} .single_bit_orig_name {reg_op2[25]}
set_db -quiet {inst:picorv32/reg_op2_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[25]/Q} .original_name {reg_op2[25]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[26]} .original_name {{reg_op2[26]}}
set_db -quiet {inst:picorv32/reg_op2_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[26]} .single_bit_orig_name {reg_op2[26]}
set_db -quiet {inst:picorv32/reg_op2_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[26]/Q} .original_name {reg_op2[26]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[27]} .original_name {{reg_op2[27]}}
set_db -quiet {inst:picorv32/reg_op2_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[27]} .single_bit_orig_name {reg_op2[27]}
set_db -quiet {inst:picorv32/reg_op2_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[27]/Q} .original_name {reg_op2[27]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[28]} .original_name {{reg_op2[28]}}
set_db -quiet {inst:picorv32/reg_op2_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[28]} .single_bit_orig_name {reg_op2[28]}
set_db -quiet {inst:picorv32/reg_op2_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[28]/Q} .original_name {reg_op2[28]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[29]} .original_name {{reg_op2[29]}}
set_db -quiet {inst:picorv32/reg_op2_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[29]} .single_bit_orig_name {reg_op2[29]}
set_db -quiet {inst:picorv32/reg_op2_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[29]/Q} .original_name {reg_op2[29]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[30]} .original_name {{reg_op2[30]}}
set_db -quiet {inst:picorv32/reg_op2_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[30]} .single_bit_orig_name {reg_op2[30]}
set_db -quiet {inst:picorv32/reg_op2_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[30]/Q} .original_name {reg_op2[30]/q}
set_db -quiet {inst:picorv32/reg_op2_reg[31]} .original_name {{reg_op2[31]}}
set_db -quiet {inst:picorv32/reg_op2_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_op2_reg[31]} .single_bit_orig_name {reg_op2[31]}
set_db -quiet {inst:picorv32/reg_op2_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_op2_reg[31]/Q} .original_name {reg_op2[31]/q}
set_db -quiet {inst:picorv32/reg_out_reg[0]} .original_name {{reg_out[0]}}
set_db -quiet {inst:picorv32/reg_out_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[0]} .single_bit_orig_name {reg_out[0]}
set_db -quiet {inst:picorv32/reg_out_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[0]/Q} .original_name {reg_out[0]/q}
set_db -quiet {inst:picorv32/reg_out_reg[1]} .original_name {{reg_out[1]}}
set_db -quiet {inst:picorv32/reg_out_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[1]} .single_bit_orig_name {reg_out[1]}
set_db -quiet {inst:picorv32/reg_out_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[1]/Q} .original_name {reg_out[1]/q}
set_db -quiet {inst:picorv32/reg_out_reg[2]} .original_name {{reg_out[2]}}
set_db -quiet {inst:picorv32/reg_out_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[2]} .single_bit_orig_name {reg_out[2]}
set_db -quiet {inst:picorv32/reg_out_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[2]/Q} .original_name {reg_out[2]/q}
set_db -quiet {inst:picorv32/reg_out_reg[3]} .original_name {{reg_out[3]}}
set_db -quiet {inst:picorv32/reg_out_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[3]} .single_bit_orig_name {reg_out[3]}
set_db -quiet {inst:picorv32/reg_out_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[3]/Q} .original_name {reg_out[3]/q}
set_db -quiet {inst:picorv32/reg_out_reg[4]} .original_name {{reg_out[4]}}
set_db -quiet {inst:picorv32/reg_out_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[4]} .single_bit_orig_name {reg_out[4]}
set_db -quiet {inst:picorv32/reg_out_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[4]/Q} .original_name {reg_out[4]/q}
set_db -quiet {inst:picorv32/reg_out_reg[5]} .original_name {{reg_out[5]}}
set_db -quiet {inst:picorv32/reg_out_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[5]} .single_bit_orig_name {reg_out[5]}
set_db -quiet {inst:picorv32/reg_out_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[5]/Q} .original_name {reg_out[5]/q}
set_db -quiet {inst:picorv32/reg_out_reg[6]} .original_name {{reg_out[6]}}
set_db -quiet {inst:picorv32/reg_out_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[6]} .single_bit_orig_name {reg_out[6]}
set_db -quiet {inst:picorv32/reg_out_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[6]/Q} .original_name {reg_out[6]/q}
set_db -quiet {inst:picorv32/reg_out_reg[7]} .original_name {{reg_out[7]}}
set_db -quiet {inst:picorv32/reg_out_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[7]} .single_bit_orig_name {reg_out[7]}
set_db -quiet {inst:picorv32/reg_out_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[7]/Q} .original_name {reg_out[7]/q}
set_db -quiet {inst:picorv32/reg_out_reg[8]} .original_name {{reg_out[8]}}
set_db -quiet {inst:picorv32/reg_out_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[8]} .single_bit_orig_name {reg_out[8]}
set_db -quiet {inst:picorv32/reg_out_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[8]/Q} .original_name {reg_out[8]/q}
set_db -quiet {inst:picorv32/reg_out_reg[9]} .original_name {{reg_out[9]}}
set_db -quiet {inst:picorv32/reg_out_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[9]} .single_bit_orig_name {reg_out[9]}
set_db -quiet {inst:picorv32/reg_out_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[9]/Q} .original_name {reg_out[9]/q}
set_db -quiet {inst:picorv32/reg_out_reg[10]} .original_name {{reg_out[10]}}
set_db -quiet {inst:picorv32/reg_out_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[10]} .single_bit_orig_name {reg_out[10]}
set_db -quiet {inst:picorv32/reg_out_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[10]/Q} .original_name {reg_out[10]/q}
set_db -quiet {inst:picorv32/reg_out_reg[11]} .original_name {{reg_out[11]}}
set_db -quiet {inst:picorv32/reg_out_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[11]} .single_bit_orig_name {reg_out[11]}
set_db -quiet {inst:picorv32/reg_out_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[11]/Q} .original_name {reg_out[11]/q}
set_db -quiet {inst:picorv32/reg_out_reg[12]} .original_name {{reg_out[12]}}
set_db -quiet {inst:picorv32/reg_out_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[12]} .single_bit_orig_name {reg_out[12]}
set_db -quiet {inst:picorv32/reg_out_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[12]/Q} .original_name {reg_out[12]/q}
set_db -quiet {inst:picorv32/reg_out_reg[13]} .original_name {{reg_out[13]}}
set_db -quiet {inst:picorv32/reg_out_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[13]} .single_bit_orig_name {reg_out[13]}
set_db -quiet {inst:picorv32/reg_out_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[13]/Q} .original_name {reg_out[13]/q}
set_db -quiet {inst:picorv32/reg_out_reg[14]} .original_name {{reg_out[14]}}
set_db -quiet {inst:picorv32/reg_out_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[14]} .single_bit_orig_name {reg_out[14]}
set_db -quiet {inst:picorv32/reg_out_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[14]/Q} .original_name {reg_out[14]/q}
set_db -quiet {inst:picorv32/reg_out_reg[15]} .original_name {{reg_out[15]}}
set_db -quiet {inst:picorv32/reg_out_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[15]} .single_bit_orig_name {reg_out[15]}
set_db -quiet {inst:picorv32/reg_out_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[15]/Q} .original_name {reg_out[15]/q}
set_db -quiet {inst:picorv32/reg_out_reg[16]} .original_name {{reg_out[16]}}
set_db -quiet {inst:picorv32/reg_out_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[16]} .single_bit_orig_name {reg_out[16]}
set_db -quiet {inst:picorv32/reg_out_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[16]/Q} .original_name {reg_out[16]/q}
set_db -quiet {inst:picorv32/reg_out_reg[17]} .original_name {{reg_out[17]}}
set_db -quiet {inst:picorv32/reg_out_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[17]} .single_bit_orig_name {reg_out[17]}
set_db -quiet {inst:picorv32/reg_out_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[17]/Q} .original_name {reg_out[17]/q}
set_db -quiet {inst:picorv32/reg_out_reg[18]} .original_name {{reg_out[18]}}
set_db -quiet {inst:picorv32/reg_out_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[18]} .single_bit_orig_name {reg_out[18]}
set_db -quiet {inst:picorv32/reg_out_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[18]/Q} .original_name {reg_out[18]/q}
set_db -quiet {inst:picorv32/reg_out_reg[19]} .original_name {{reg_out[19]}}
set_db -quiet {inst:picorv32/reg_out_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[19]} .single_bit_orig_name {reg_out[19]}
set_db -quiet {inst:picorv32/reg_out_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[19]/Q} .original_name {reg_out[19]/q}
set_db -quiet {inst:picorv32/reg_out_reg[20]} .original_name {{reg_out[20]}}
set_db -quiet {inst:picorv32/reg_out_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[20]} .single_bit_orig_name {reg_out[20]}
set_db -quiet {inst:picorv32/reg_out_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[20]/Q} .original_name {reg_out[20]/q}
set_db -quiet {inst:picorv32/reg_out_reg[21]} .original_name {{reg_out[21]}}
set_db -quiet {inst:picorv32/reg_out_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[21]} .single_bit_orig_name {reg_out[21]}
set_db -quiet {inst:picorv32/reg_out_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[21]/Q} .original_name {reg_out[21]/q}
set_db -quiet {inst:picorv32/reg_out_reg[22]} .original_name {{reg_out[22]}}
set_db -quiet {inst:picorv32/reg_out_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[22]} .single_bit_orig_name {reg_out[22]}
set_db -quiet {inst:picorv32/reg_out_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[22]/Q} .original_name {reg_out[22]/q}
set_db -quiet {inst:picorv32/reg_out_reg[23]} .original_name {{reg_out[23]}}
set_db -quiet {inst:picorv32/reg_out_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[23]} .single_bit_orig_name {reg_out[23]}
set_db -quiet {inst:picorv32/reg_out_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[23]/Q} .original_name {reg_out[23]/q}
set_db -quiet {inst:picorv32/reg_out_reg[24]} .original_name {{reg_out[24]}}
set_db -quiet {inst:picorv32/reg_out_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[24]} .single_bit_orig_name {reg_out[24]}
set_db -quiet {inst:picorv32/reg_out_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[24]/Q} .original_name {reg_out[24]/q}
set_db -quiet {inst:picorv32/reg_out_reg[25]} .original_name {{reg_out[25]}}
set_db -quiet {inst:picorv32/reg_out_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[25]} .single_bit_orig_name {reg_out[25]}
set_db -quiet {inst:picorv32/reg_out_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[25]/Q} .original_name {reg_out[25]/q}
set_db -quiet {inst:picorv32/reg_out_reg[26]} .original_name {{reg_out[26]}}
set_db -quiet {inst:picorv32/reg_out_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[26]} .single_bit_orig_name {reg_out[26]}
set_db -quiet {inst:picorv32/reg_out_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[26]/Q} .original_name {reg_out[26]/q}
set_db -quiet {inst:picorv32/reg_out_reg[27]} .original_name {{reg_out[27]}}
set_db -quiet {inst:picorv32/reg_out_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[27]} .single_bit_orig_name {reg_out[27]}
set_db -quiet {inst:picorv32/reg_out_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[27]/Q} .original_name {reg_out[27]/q}
set_db -quiet {inst:picorv32/reg_out_reg[28]} .original_name {{reg_out[28]}}
set_db -quiet {inst:picorv32/reg_out_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[28]} .single_bit_orig_name {reg_out[28]}
set_db -quiet {inst:picorv32/reg_out_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[28]/Q} .original_name {reg_out[28]/q}
set_db -quiet {inst:picorv32/reg_out_reg[29]} .original_name {{reg_out[29]}}
set_db -quiet {inst:picorv32/reg_out_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[29]} .single_bit_orig_name {reg_out[29]}
set_db -quiet {inst:picorv32/reg_out_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[29]/Q} .original_name {reg_out[29]/q}
set_db -quiet {inst:picorv32/reg_out_reg[30]} .original_name {{reg_out[30]}}
set_db -quiet {inst:picorv32/reg_out_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[30]} .single_bit_orig_name {reg_out[30]}
set_db -quiet {inst:picorv32/reg_out_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[30]/Q} .original_name {reg_out[30]/q}
set_db -quiet {inst:picorv32/reg_out_reg[31]} .original_name {{reg_out[31]}}
set_db -quiet {inst:picorv32/reg_out_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_out_reg[31]} .single_bit_orig_name {reg_out[31]}
set_db -quiet {inst:picorv32/reg_out_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_out_reg[31]/Q} .original_name {reg_out[31]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[1]} .original_name {{reg_pc[1]}}
set_db -quiet {inst:picorv32/reg_pc_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[1]} .single_bit_orig_name {reg_pc[1]}
set_db -quiet {inst:picorv32/reg_pc_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[1]/Q} .original_name {reg_pc[1]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[2]} .original_name {{reg_pc[2]}}
set_db -quiet {inst:picorv32/reg_pc_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[2]} .single_bit_orig_name {reg_pc[2]}
set_db -quiet {inst:picorv32/reg_pc_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[2]/Q} .original_name {reg_pc[2]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[3]} .original_name {{reg_pc[3]}}
set_db -quiet {inst:picorv32/reg_pc_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[3]} .single_bit_orig_name {reg_pc[3]}
set_db -quiet {inst:picorv32/reg_pc_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[3]/Q} .original_name {reg_pc[3]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[4]} .original_name {{reg_pc[4]}}
set_db -quiet {inst:picorv32/reg_pc_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[4]} .single_bit_orig_name {reg_pc[4]}
set_db -quiet {inst:picorv32/reg_pc_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[4]/Q} .original_name {reg_pc[4]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[5]} .original_name {{reg_pc[5]}}
set_db -quiet {inst:picorv32/reg_pc_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[5]} .single_bit_orig_name {reg_pc[5]}
set_db -quiet {inst:picorv32/reg_pc_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[5]/Q} .original_name {reg_pc[5]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[6]} .original_name {{reg_pc[6]}}
set_db -quiet {inst:picorv32/reg_pc_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[6]} .single_bit_orig_name {reg_pc[6]}
set_db -quiet {inst:picorv32/reg_pc_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[6]/Q} .original_name {reg_pc[6]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[7]} .original_name {{reg_pc[7]}}
set_db -quiet {inst:picorv32/reg_pc_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[7]} .single_bit_orig_name {reg_pc[7]}
set_db -quiet {inst:picorv32/reg_pc_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[7]/Q} .original_name {reg_pc[7]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[8]} .original_name {{reg_pc[8]}}
set_db -quiet {inst:picorv32/reg_pc_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[8]} .single_bit_orig_name {reg_pc[8]}
set_db -quiet {inst:picorv32/reg_pc_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[8]/Q} .original_name {reg_pc[8]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[9]} .original_name {{reg_pc[9]}}
set_db -quiet {inst:picorv32/reg_pc_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[9]} .single_bit_orig_name {reg_pc[9]}
set_db -quiet {inst:picorv32/reg_pc_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[9]/Q} .original_name {reg_pc[9]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[10]} .original_name {{reg_pc[10]}}
set_db -quiet {inst:picorv32/reg_pc_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[10]} .single_bit_orig_name {reg_pc[10]}
set_db -quiet {inst:picorv32/reg_pc_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[10]/Q} .original_name {reg_pc[10]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[11]} .original_name {{reg_pc[11]}}
set_db -quiet {inst:picorv32/reg_pc_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[11]} .single_bit_orig_name {reg_pc[11]}
set_db -quiet {inst:picorv32/reg_pc_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[11]/Q} .original_name {reg_pc[11]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[12]} .original_name {{reg_pc[12]}}
set_db -quiet {inst:picorv32/reg_pc_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[12]} .single_bit_orig_name {reg_pc[12]}
set_db -quiet {inst:picorv32/reg_pc_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[12]/Q} .original_name {reg_pc[12]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[13]} .original_name {{reg_pc[13]}}
set_db -quiet {inst:picorv32/reg_pc_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[13]} .single_bit_orig_name {reg_pc[13]}
set_db -quiet {inst:picorv32/reg_pc_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[13]/Q} .original_name {reg_pc[13]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[14]} .original_name {{reg_pc[14]}}
set_db -quiet {inst:picorv32/reg_pc_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[14]} .single_bit_orig_name {reg_pc[14]}
set_db -quiet {inst:picorv32/reg_pc_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[14]/Q} .original_name {reg_pc[14]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[15]} .original_name {{reg_pc[15]}}
set_db -quiet {inst:picorv32/reg_pc_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[15]} .single_bit_orig_name {reg_pc[15]}
set_db -quiet {inst:picorv32/reg_pc_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[15]/Q} .original_name {reg_pc[15]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[16]} .original_name {{reg_pc[16]}}
set_db -quiet {inst:picorv32/reg_pc_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[16]} .single_bit_orig_name {reg_pc[16]}
set_db -quiet {inst:picorv32/reg_pc_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[16]/Q} .original_name {reg_pc[16]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[17]} .original_name {{reg_pc[17]}}
set_db -quiet {inst:picorv32/reg_pc_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[17]} .single_bit_orig_name {reg_pc[17]}
set_db -quiet {inst:picorv32/reg_pc_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[17]/Q} .original_name {reg_pc[17]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[18]} .original_name {{reg_pc[18]}}
set_db -quiet {inst:picorv32/reg_pc_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[18]} .single_bit_orig_name {reg_pc[18]}
set_db -quiet {inst:picorv32/reg_pc_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[18]/Q} .original_name {reg_pc[18]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[19]} .original_name {{reg_pc[19]}}
set_db -quiet {inst:picorv32/reg_pc_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[19]} .single_bit_orig_name {reg_pc[19]}
set_db -quiet {inst:picorv32/reg_pc_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[19]/Q} .original_name {reg_pc[19]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[20]} .original_name {{reg_pc[20]}}
set_db -quiet {inst:picorv32/reg_pc_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[20]} .single_bit_orig_name {reg_pc[20]}
set_db -quiet {inst:picorv32/reg_pc_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[20]/Q} .original_name {reg_pc[20]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[21]} .original_name {{reg_pc[21]}}
set_db -quiet {inst:picorv32/reg_pc_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[21]} .single_bit_orig_name {reg_pc[21]}
set_db -quiet {inst:picorv32/reg_pc_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[21]/Q} .original_name {reg_pc[21]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[22]} .original_name {{reg_pc[22]}}
set_db -quiet {inst:picorv32/reg_pc_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[22]} .single_bit_orig_name {reg_pc[22]}
set_db -quiet {inst:picorv32/reg_pc_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[22]/Q} .original_name {reg_pc[22]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[23]} .original_name {{reg_pc[23]}}
set_db -quiet {inst:picorv32/reg_pc_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[23]} .single_bit_orig_name {reg_pc[23]}
set_db -quiet {inst:picorv32/reg_pc_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[23]/Q} .original_name {reg_pc[23]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[24]} .original_name {{reg_pc[24]}}
set_db -quiet {inst:picorv32/reg_pc_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[24]} .single_bit_orig_name {reg_pc[24]}
set_db -quiet {inst:picorv32/reg_pc_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[24]/Q} .original_name {reg_pc[24]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[25]} .original_name {{reg_pc[25]}}
set_db -quiet {inst:picorv32/reg_pc_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[25]} .single_bit_orig_name {reg_pc[25]}
set_db -quiet {inst:picorv32/reg_pc_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[25]/Q} .original_name {reg_pc[25]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[26]} .original_name {{reg_pc[26]}}
set_db -quiet {inst:picorv32/reg_pc_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[26]} .single_bit_orig_name {reg_pc[26]}
set_db -quiet {inst:picorv32/reg_pc_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[26]/Q} .original_name {reg_pc[26]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[27]} .original_name {{reg_pc[27]}}
set_db -quiet {inst:picorv32/reg_pc_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[27]} .single_bit_orig_name {reg_pc[27]}
set_db -quiet {inst:picorv32/reg_pc_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[27]/Q} .original_name {reg_pc[27]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[28]} .original_name {{reg_pc[28]}}
set_db -quiet {inst:picorv32/reg_pc_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[28]} .single_bit_orig_name {reg_pc[28]}
set_db -quiet {inst:picorv32/reg_pc_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[28]/Q} .original_name {reg_pc[28]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[29]} .original_name {{reg_pc[29]}}
set_db -quiet {inst:picorv32/reg_pc_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[29]} .single_bit_orig_name {reg_pc[29]}
set_db -quiet {inst:picorv32/reg_pc_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[29]/Q} .original_name {reg_pc[29]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[30]} .original_name {{reg_pc[30]}}
set_db -quiet {inst:picorv32/reg_pc_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[30]} .single_bit_orig_name {reg_pc[30]}
set_db -quiet {inst:picorv32/reg_pc_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[30]/Q} .original_name {reg_pc[30]/q}
set_db -quiet {inst:picorv32/reg_pc_reg[31]} .original_name {{reg_pc[31]}}
set_db -quiet {inst:picorv32/reg_pc_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_pc_reg[31]} .single_bit_orig_name {reg_pc[31]}
set_db -quiet {inst:picorv32/reg_pc_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_pc_reg[31]/Q} .original_name {reg_pc[31]/q}
set_db -quiet {inst:picorv32/reg_sh_reg[0]} .original_name {{reg_sh[0]}}
set_db -quiet {inst:picorv32/reg_sh_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_sh_reg[0]} .single_bit_orig_name {reg_sh[0]}
set_db -quiet {inst:picorv32/reg_sh_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_sh_reg[0]/Q} .original_name {reg_sh[0]/q}
set_db -quiet {inst:picorv32/reg_sh_reg[1]} .original_name {{reg_sh[1]}}
set_db -quiet {inst:picorv32/reg_sh_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_sh_reg[1]} .single_bit_orig_name {reg_sh[1]}
set_db -quiet {inst:picorv32/reg_sh_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_sh_reg[1]/Q} .original_name {reg_sh[1]/q}
set_db -quiet {inst:picorv32/reg_sh_reg[2]} .original_name {{reg_sh[2]}}
set_db -quiet {inst:picorv32/reg_sh_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_sh_reg[2]} .single_bit_orig_name {reg_sh[2]}
set_db -quiet {inst:picorv32/reg_sh_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_sh_reg[2]/Q} .original_name {reg_sh[2]/q}
set_db -quiet {inst:picorv32/reg_sh_reg[3]} .original_name {{reg_sh[3]}}
set_db -quiet {inst:picorv32/reg_sh_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_sh_reg[3]} .single_bit_orig_name {reg_sh[3]}
set_db -quiet {inst:picorv32/reg_sh_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_sh_reg[3]/Q} .original_name {reg_sh[3]/q}
set_db -quiet {inst:picorv32/reg_sh_reg[4]} .original_name {{reg_sh[4]}}
set_db -quiet {inst:picorv32/reg_sh_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/reg_sh_reg[4]} .single_bit_orig_name {reg_sh[4]}
set_db -quiet {inst:picorv32/reg_sh_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/reg_sh_reg[4]/Q} .original_name {reg_sh[4]/q}
set_db -quiet inst:picorv32/trap_reg .original_name trap
set_db -quiet inst:picorv32/trap_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/trap_reg .single_bit_orig_name trap
set_db -quiet inst:picorv32/trap_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/trap_reg/Q .original_name trap/q
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_div_reg .original_name genblk2.pcpi_div/instr_div
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_div_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_div_reg .single_bit_orig_name genblk2.pcpi_div/instr_div
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_div_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/genblk2.pcpi_div_instr_div_reg/Q .original_name genblk2.pcpi_div/instr_div/q
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_divu_reg .original_name genblk2.pcpi_div/instr_divu
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_divu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_divu_reg .single_bit_orig_name genblk2.pcpi_div/instr_divu
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_divu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/genblk2.pcpi_div_instr_divu_reg/Q .original_name genblk2.pcpi_div/instr_divu/q
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_rem_reg .original_name genblk2.pcpi_div/instr_rem
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_rem_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_rem_reg .single_bit_orig_name genblk2.pcpi_div/instr_rem
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_rem_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/genblk2.pcpi_div_instr_rem_reg/Q .original_name genblk2.pcpi_div/instr_rem/q
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_remu_reg .original_name genblk2.pcpi_div/instr_remu
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_remu_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_remu_reg .single_bit_orig_name genblk2.pcpi_div/instr_remu
set_db -quiet inst:picorv32/genblk2.pcpi_div_instr_remu_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/genblk2.pcpi_div_instr_remu_reg/Q .original_name genblk2.pcpi_div/instr_remu/q
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[0]} .original_name {{genblk2.pcpi_div/pcpi_rd[0]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[0]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[0]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[0]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[0]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[1]} .original_name {{genblk2.pcpi_div/pcpi_rd[1]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[1]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[1]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[1]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[1]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[2]} .original_name {{genblk2.pcpi_div/pcpi_rd[2]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[2]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[2]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[2]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[2]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[3]} .original_name {{genblk2.pcpi_div/pcpi_rd[3]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[3]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[3]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[3]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[3]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[4]} .original_name {{genblk2.pcpi_div/pcpi_rd[4]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[4]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[4]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[4]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[4]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[5]} .original_name {{genblk2.pcpi_div/pcpi_rd[5]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[5]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[5]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[5]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[5]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[6]} .original_name {{genblk2.pcpi_div/pcpi_rd[6]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[6]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[6]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[6]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[6]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[7]} .original_name {{genblk2.pcpi_div/pcpi_rd[7]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[7]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[7]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[7]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[7]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[8]} .original_name {{genblk2.pcpi_div/pcpi_rd[8]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[8]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[8]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[8]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[8]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[9]} .original_name {{genblk2.pcpi_div/pcpi_rd[9]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[9]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[9]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[9]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[9]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[10]} .original_name {{genblk2.pcpi_div/pcpi_rd[10]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[10]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[10]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[10]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[10]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[11]} .original_name {{genblk2.pcpi_div/pcpi_rd[11]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[11]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[11]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[11]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[11]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[12]} .original_name {{genblk2.pcpi_div/pcpi_rd[12]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[12]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[12]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[12]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[12]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[13]} .original_name {{genblk2.pcpi_div/pcpi_rd[13]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[13]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[13]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[13]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[13]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[14]} .original_name {{genblk2.pcpi_div/pcpi_rd[14]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[14]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[14]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[14]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[14]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[15]} .original_name {{genblk2.pcpi_div/pcpi_rd[15]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[15]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[15]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[15]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[15]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[16]} .original_name {{genblk2.pcpi_div/pcpi_rd[16]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[16]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[16]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[16]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[16]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[17]} .original_name {{genblk2.pcpi_div/pcpi_rd[17]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[17]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[17]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[17]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[17]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[18]} .original_name {{genblk2.pcpi_div/pcpi_rd[18]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[18]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[18]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[18]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[18]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[19]} .original_name {{genblk2.pcpi_div/pcpi_rd[19]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[19]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[19]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[19]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[19]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[20]} .original_name {{genblk2.pcpi_div/pcpi_rd[20]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[20]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[20]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[20]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[20]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[21]} .original_name {{genblk2.pcpi_div/pcpi_rd[21]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[21]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[21]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[21]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[21]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[22]} .original_name {{genblk2.pcpi_div/pcpi_rd[22]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[22]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[22]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[22]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[22]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[23]} .original_name {{genblk2.pcpi_div/pcpi_rd[23]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[23]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[23]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[23]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[23]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[24]} .original_name {{genblk2.pcpi_div/pcpi_rd[24]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[24]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[24]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[24]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[24]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[25]} .original_name {{genblk2.pcpi_div/pcpi_rd[25]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[25]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[25]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[25]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[25]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[26]} .original_name {{genblk2.pcpi_div/pcpi_rd[26]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[26]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[26]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[26]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[26]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[27]} .original_name {{genblk2.pcpi_div/pcpi_rd[27]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[27]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[27]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[27]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[27]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[28]} .original_name {{genblk2.pcpi_div/pcpi_rd[28]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[28]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[28]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[28]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[28]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[29]} .original_name {{genblk2.pcpi_div/pcpi_rd[29]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[29]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[29]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[29]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[29]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[30]} .original_name {{genblk2.pcpi_div/pcpi_rd[30]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[30]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[30]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[30]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[30]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[31]} .original_name {{genblk2.pcpi_div/pcpi_rd[31]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[31]} .single_bit_orig_name {genblk2.pcpi_div/pcpi_rd[31]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_pcpi_rd_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_pcpi_rd_reg[31]/Q} .original_name {genblk2.pcpi_div/pcpi_rd[31]/q}
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_wait_q_reg .original_name genblk2.pcpi_div/pcpi_wait_q
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_wait_q_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_wait_q_reg .single_bit_orig_name genblk2.pcpi_div/pcpi_wait_q
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_wait_q_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/genblk2.pcpi_div_pcpi_wait_q_reg/Q .original_name genblk2.pcpi_div/pcpi_wait_q/q
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_wait_reg .original_name genblk2.pcpi_div/pcpi_wait
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_wait_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_wait_reg .single_bit_orig_name genblk2.pcpi_div/pcpi_wait
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_wait_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/genblk2.pcpi_div_pcpi_wait_reg/Q .original_name genblk2.pcpi_div/pcpi_wait/q
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[0]} .original_name {{genblk2.pcpi_div/dividend[0]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[0]} .single_bit_orig_name {genblk2.pcpi_div/dividend[0]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[0]/Q} .original_name {genblk2.pcpi_div/dividend[0]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[1]} .original_name {{genblk2.pcpi_div/dividend[1]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[1]} .single_bit_orig_name {genblk2.pcpi_div/dividend[1]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[1]/Q} .original_name {genblk2.pcpi_div/dividend[1]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[2]} .original_name {{genblk2.pcpi_div/dividend[2]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[2]} .single_bit_orig_name {genblk2.pcpi_div/dividend[2]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[2]/Q} .original_name {genblk2.pcpi_div/dividend[2]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[3]} .original_name {{genblk2.pcpi_div/dividend[3]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[3]} .single_bit_orig_name {genblk2.pcpi_div/dividend[3]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[3]/Q} .original_name {genblk2.pcpi_div/dividend[3]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[4]} .original_name {{genblk2.pcpi_div/dividend[4]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[4]} .single_bit_orig_name {genblk2.pcpi_div/dividend[4]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[4]/Q} .original_name {genblk2.pcpi_div/dividend[4]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[5]} .original_name {{genblk2.pcpi_div/dividend[5]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[5]} .single_bit_orig_name {genblk2.pcpi_div/dividend[5]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[5]/Q} .original_name {genblk2.pcpi_div/dividend[5]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[6]} .original_name {{genblk2.pcpi_div/dividend[6]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[6]} .single_bit_orig_name {genblk2.pcpi_div/dividend[6]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[6]/Q} .original_name {genblk2.pcpi_div/dividend[6]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[7]} .original_name {{genblk2.pcpi_div/dividend[7]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[7]} .single_bit_orig_name {genblk2.pcpi_div/dividend[7]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[7]/Q} .original_name {genblk2.pcpi_div/dividend[7]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[8]} .original_name {{genblk2.pcpi_div/dividend[8]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[8]} .single_bit_orig_name {genblk2.pcpi_div/dividend[8]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[8]/Q} .original_name {genblk2.pcpi_div/dividend[8]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[9]} .original_name {{genblk2.pcpi_div/dividend[9]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[9]} .single_bit_orig_name {genblk2.pcpi_div/dividend[9]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[9]/Q} .original_name {genblk2.pcpi_div/dividend[9]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[10]} .original_name {{genblk2.pcpi_div/dividend[10]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[10]} .single_bit_orig_name {genblk2.pcpi_div/dividend[10]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[10]/Q} .original_name {genblk2.pcpi_div/dividend[10]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[11]} .original_name {{genblk2.pcpi_div/dividend[11]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[11]} .single_bit_orig_name {genblk2.pcpi_div/dividend[11]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[11]/Q} .original_name {genblk2.pcpi_div/dividend[11]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[12]} .original_name {{genblk2.pcpi_div/dividend[12]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[12]} .single_bit_orig_name {genblk2.pcpi_div/dividend[12]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[12]/Q} .original_name {genblk2.pcpi_div/dividend[12]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[13]} .original_name {{genblk2.pcpi_div/dividend[13]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[13]} .single_bit_orig_name {genblk2.pcpi_div/dividend[13]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[13]/Q} .original_name {genblk2.pcpi_div/dividend[13]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[14]} .original_name {{genblk2.pcpi_div/dividend[14]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[14]} .single_bit_orig_name {genblk2.pcpi_div/dividend[14]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[14]/Q} .original_name {genblk2.pcpi_div/dividend[14]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[15]} .original_name {{genblk2.pcpi_div/dividend[15]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[15]} .single_bit_orig_name {genblk2.pcpi_div/dividend[15]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[15]/Q} .original_name {genblk2.pcpi_div/dividend[15]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[16]} .original_name {{genblk2.pcpi_div/dividend[16]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[16]} .single_bit_orig_name {genblk2.pcpi_div/dividend[16]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[16]/Q} .original_name {genblk2.pcpi_div/dividend[16]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[17]} .original_name {{genblk2.pcpi_div/dividend[17]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[17]} .single_bit_orig_name {genblk2.pcpi_div/dividend[17]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[17]/Q} .original_name {genblk2.pcpi_div/dividend[17]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[18]} .original_name {{genblk2.pcpi_div/dividend[18]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[18]} .single_bit_orig_name {genblk2.pcpi_div/dividend[18]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[18]/Q} .original_name {genblk2.pcpi_div/dividend[18]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[19]} .original_name {{genblk2.pcpi_div/dividend[19]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[19]} .single_bit_orig_name {genblk2.pcpi_div/dividend[19]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[19]/Q} .original_name {genblk2.pcpi_div/dividend[19]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[20]} .original_name {{genblk2.pcpi_div/dividend[20]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[20]} .single_bit_orig_name {genblk2.pcpi_div/dividend[20]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[20]/Q} .original_name {genblk2.pcpi_div/dividend[20]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[21]} .original_name {{genblk2.pcpi_div/dividend[21]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[21]} .single_bit_orig_name {genblk2.pcpi_div/dividend[21]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[21]/Q} .original_name {genblk2.pcpi_div/dividend[21]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[22]} .original_name {{genblk2.pcpi_div/dividend[22]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[22]} .single_bit_orig_name {genblk2.pcpi_div/dividend[22]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[22]/Q} .original_name {genblk2.pcpi_div/dividend[22]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[23]} .original_name {{genblk2.pcpi_div/dividend[23]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[23]} .single_bit_orig_name {genblk2.pcpi_div/dividend[23]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[23]/Q} .original_name {genblk2.pcpi_div/dividend[23]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[24]} .original_name {{genblk2.pcpi_div/dividend[24]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[24]} .single_bit_orig_name {genblk2.pcpi_div/dividend[24]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[24]/Q} .original_name {genblk2.pcpi_div/dividend[24]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[25]} .original_name {{genblk2.pcpi_div/dividend[25]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[25]} .single_bit_orig_name {genblk2.pcpi_div/dividend[25]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[25]/Q} .original_name {genblk2.pcpi_div/dividend[25]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[26]} .original_name {{genblk2.pcpi_div/dividend[26]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[26]} .single_bit_orig_name {genblk2.pcpi_div/dividend[26]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[26]/Q} .original_name {genblk2.pcpi_div/dividend[26]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[27]} .original_name {{genblk2.pcpi_div/dividend[27]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[27]} .single_bit_orig_name {genblk2.pcpi_div/dividend[27]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[27]/Q} .original_name {genblk2.pcpi_div/dividend[27]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[28]} .original_name {{genblk2.pcpi_div/dividend[28]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[28]} .single_bit_orig_name {genblk2.pcpi_div/dividend[28]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[28]/Q} .original_name {genblk2.pcpi_div/dividend[28]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[29]} .original_name {{genblk2.pcpi_div/dividend[29]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[29]} .single_bit_orig_name {genblk2.pcpi_div/dividend[29]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[29]/Q} .original_name {genblk2.pcpi_div/dividend[29]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[30]} .original_name {{genblk2.pcpi_div/dividend[30]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[30]} .single_bit_orig_name {genblk2.pcpi_div/dividend[30]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[30]/Q} .original_name {genblk2.pcpi_div/dividend[30]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[31]} .original_name {{genblk2.pcpi_div/dividend[31]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[31]} .single_bit_orig_name {genblk2.pcpi_div/dividend[31]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_dividend_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_dividend_reg[31]/Q} .original_name {genblk2.pcpi_div/dividend[31]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[0]} .original_name {{genblk2.pcpi_div/divisor[0]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[0]} .single_bit_orig_name {genblk2.pcpi_div/divisor[0]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[0]/Q} .original_name {genblk2.pcpi_div/divisor[0]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[1]} .original_name {{genblk2.pcpi_div/divisor[1]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[1]} .single_bit_orig_name {genblk2.pcpi_div/divisor[1]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[1]/Q} .original_name {genblk2.pcpi_div/divisor[1]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[2]} .original_name {{genblk2.pcpi_div/divisor[2]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[2]} .single_bit_orig_name {genblk2.pcpi_div/divisor[2]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[2]/Q} .original_name {genblk2.pcpi_div/divisor[2]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[3]} .original_name {{genblk2.pcpi_div/divisor[3]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[3]} .single_bit_orig_name {genblk2.pcpi_div/divisor[3]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[3]/Q} .original_name {genblk2.pcpi_div/divisor[3]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[4]} .original_name {{genblk2.pcpi_div/divisor[4]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[4]} .single_bit_orig_name {genblk2.pcpi_div/divisor[4]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[4]/Q} .original_name {genblk2.pcpi_div/divisor[4]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[5]} .original_name {{genblk2.pcpi_div/divisor[5]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[5]} .single_bit_orig_name {genblk2.pcpi_div/divisor[5]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[5]/Q} .original_name {genblk2.pcpi_div/divisor[5]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[6]} .original_name {{genblk2.pcpi_div/divisor[6]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[6]} .single_bit_orig_name {genblk2.pcpi_div/divisor[6]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[6]/Q} .original_name {genblk2.pcpi_div/divisor[6]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[7]} .original_name {{genblk2.pcpi_div/divisor[7]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[7]} .single_bit_orig_name {genblk2.pcpi_div/divisor[7]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[7]/Q} .original_name {genblk2.pcpi_div/divisor[7]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[8]} .original_name {{genblk2.pcpi_div/divisor[8]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[8]} .single_bit_orig_name {genblk2.pcpi_div/divisor[8]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[8]/Q} .original_name {genblk2.pcpi_div/divisor[8]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[9]} .original_name {{genblk2.pcpi_div/divisor[9]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[9]} .single_bit_orig_name {genblk2.pcpi_div/divisor[9]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[9]/Q} .original_name {genblk2.pcpi_div/divisor[9]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[10]} .original_name {{genblk2.pcpi_div/divisor[10]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[10]} .single_bit_orig_name {genblk2.pcpi_div/divisor[10]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[10]/Q} .original_name {genblk2.pcpi_div/divisor[10]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[11]} .original_name {{genblk2.pcpi_div/divisor[11]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[11]} .single_bit_orig_name {genblk2.pcpi_div/divisor[11]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[11]/Q} .original_name {genblk2.pcpi_div/divisor[11]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[12]} .original_name {{genblk2.pcpi_div/divisor[12]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[12]} .single_bit_orig_name {genblk2.pcpi_div/divisor[12]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[12]/Q} .original_name {genblk2.pcpi_div/divisor[12]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[13]} .original_name {{genblk2.pcpi_div/divisor[13]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[13]} .single_bit_orig_name {genblk2.pcpi_div/divisor[13]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[13]/Q} .original_name {genblk2.pcpi_div/divisor[13]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[14]} .original_name {{genblk2.pcpi_div/divisor[14]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[14]} .single_bit_orig_name {genblk2.pcpi_div/divisor[14]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[14]/Q} .original_name {genblk2.pcpi_div/divisor[14]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[15]} .original_name {{genblk2.pcpi_div/divisor[15]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[15]} .single_bit_orig_name {genblk2.pcpi_div/divisor[15]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[15]/Q} .original_name {genblk2.pcpi_div/divisor[15]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[16]} .original_name {{genblk2.pcpi_div/divisor[16]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[16]} .single_bit_orig_name {genblk2.pcpi_div/divisor[16]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[16]/Q} .original_name {genblk2.pcpi_div/divisor[16]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[17]} .original_name {{genblk2.pcpi_div/divisor[17]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[17]} .single_bit_orig_name {genblk2.pcpi_div/divisor[17]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[17]/Q} .original_name {genblk2.pcpi_div/divisor[17]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[18]} .original_name {{genblk2.pcpi_div/divisor[18]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[18]} .single_bit_orig_name {genblk2.pcpi_div/divisor[18]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[18]/Q} .original_name {genblk2.pcpi_div/divisor[18]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[19]} .original_name {{genblk2.pcpi_div/divisor[19]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[19]} .single_bit_orig_name {genblk2.pcpi_div/divisor[19]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[19]/Q} .original_name {genblk2.pcpi_div/divisor[19]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[20]} .original_name {{genblk2.pcpi_div/divisor[20]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[20]} .single_bit_orig_name {genblk2.pcpi_div/divisor[20]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[20]/Q} .original_name {genblk2.pcpi_div/divisor[20]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[21]} .original_name {{genblk2.pcpi_div/divisor[21]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[21]} .single_bit_orig_name {genblk2.pcpi_div/divisor[21]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[21]/Q} .original_name {genblk2.pcpi_div/divisor[21]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[22]} .original_name {{genblk2.pcpi_div/divisor[22]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[22]} .single_bit_orig_name {genblk2.pcpi_div/divisor[22]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[22]/Q} .original_name {genblk2.pcpi_div/divisor[22]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[23]} .original_name {{genblk2.pcpi_div/divisor[23]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[23]} .single_bit_orig_name {genblk2.pcpi_div/divisor[23]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[23]/Q} .original_name {genblk2.pcpi_div/divisor[23]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[24]} .original_name {{genblk2.pcpi_div/divisor[24]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[24]} .single_bit_orig_name {genblk2.pcpi_div/divisor[24]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[24]/Q} .original_name {genblk2.pcpi_div/divisor[24]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[25]} .original_name {{genblk2.pcpi_div/divisor[25]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[25]} .single_bit_orig_name {genblk2.pcpi_div/divisor[25]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[25]/Q} .original_name {genblk2.pcpi_div/divisor[25]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[26]} .original_name {{genblk2.pcpi_div/divisor[26]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[26]} .single_bit_orig_name {genblk2.pcpi_div/divisor[26]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[26]/Q} .original_name {genblk2.pcpi_div/divisor[26]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[27]} .original_name {{genblk2.pcpi_div/divisor[27]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[27]} .single_bit_orig_name {genblk2.pcpi_div/divisor[27]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[27]/Q} .original_name {genblk2.pcpi_div/divisor[27]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[28]} .original_name {{genblk2.pcpi_div/divisor[28]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[28]} .single_bit_orig_name {genblk2.pcpi_div/divisor[28]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[28]/Q} .original_name {genblk2.pcpi_div/divisor[28]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[29]} .original_name {{genblk2.pcpi_div/divisor[29]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[29]} .single_bit_orig_name {genblk2.pcpi_div/divisor[29]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[29]/Q} .original_name {genblk2.pcpi_div/divisor[29]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[30]} .original_name {{genblk2.pcpi_div/divisor[30]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[30]} .single_bit_orig_name {genblk2.pcpi_div/divisor[30]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[30]/Q} .original_name {genblk2.pcpi_div/divisor[30]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[31]} .original_name {{genblk2.pcpi_div/divisor[31]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[31]} .single_bit_orig_name {genblk2.pcpi_div/divisor[31]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[31]/Q} .original_name {genblk2.pcpi_div/divisor[31]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[32]} .original_name {{genblk2.pcpi_div/divisor[32]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[32]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[32]} .single_bit_orig_name {genblk2.pcpi_div/divisor[32]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[32]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[32]/Q} .original_name {genblk2.pcpi_div/divisor[32]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[33]} .original_name {{genblk2.pcpi_div/divisor[33]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[33]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[33]} .single_bit_orig_name {genblk2.pcpi_div/divisor[33]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[33]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[33]/Q} .original_name {genblk2.pcpi_div/divisor[33]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[34]} .original_name {{genblk2.pcpi_div/divisor[34]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[34]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[34]} .single_bit_orig_name {genblk2.pcpi_div/divisor[34]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[34]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[34]/Q} .original_name {genblk2.pcpi_div/divisor[34]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[35]} .original_name {{genblk2.pcpi_div/divisor[35]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[35]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[35]} .single_bit_orig_name {genblk2.pcpi_div/divisor[35]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[35]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[35]/Q} .original_name {genblk2.pcpi_div/divisor[35]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[36]} .original_name {{genblk2.pcpi_div/divisor[36]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[36]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[36]} .single_bit_orig_name {genblk2.pcpi_div/divisor[36]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[36]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[36]/Q} .original_name {genblk2.pcpi_div/divisor[36]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[37]} .original_name {{genblk2.pcpi_div/divisor[37]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[37]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[37]} .single_bit_orig_name {genblk2.pcpi_div/divisor[37]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[37]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[37]/Q} .original_name {genblk2.pcpi_div/divisor[37]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[38]} .original_name {{genblk2.pcpi_div/divisor[38]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[38]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[38]} .single_bit_orig_name {genblk2.pcpi_div/divisor[38]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[38]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[38]/Q} .original_name {genblk2.pcpi_div/divisor[38]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[39]} .original_name {{genblk2.pcpi_div/divisor[39]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[39]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[39]} .single_bit_orig_name {genblk2.pcpi_div/divisor[39]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[39]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[39]/Q} .original_name {genblk2.pcpi_div/divisor[39]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[40]} .original_name {{genblk2.pcpi_div/divisor[40]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[40]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[40]} .single_bit_orig_name {genblk2.pcpi_div/divisor[40]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[40]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[40]/Q} .original_name {genblk2.pcpi_div/divisor[40]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[41]} .original_name {{genblk2.pcpi_div/divisor[41]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[41]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[41]} .single_bit_orig_name {genblk2.pcpi_div/divisor[41]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[41]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[41]/Q} .original_name {genblk2.pcpi_div/divisor[41]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[42]} .original_name {{genblk2.pcpi_div/divisor[42]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[42]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[42]} .single_bit_orig_name {genblk2.pcpi_div/divisor[42]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[42]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[42]/Q} .original_name {genblk2.pcpi_div/divisor[42]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[43]} .original_name {{genblk2.pcpi_div/divisor[43]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[43]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[43]} .single_bit_orig_name {genblk2.pcpi_div/divisor[43]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[43]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[43]/Q} .original_name {genblk2.pcpi_div/divisor[43]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[44]} .original_name {{genblk2.pcpi_div/divisor[44]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[44]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[44]} .single_bit_orig_name {genblk2.pcpi_div/divisor[44]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[44]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[44]/Q} .original_name {genblk2.pcpi_div/divisor[44]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[45]} .original_name {{genblk2.pcpi_div/divisor[45]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[45]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[45]} .single_bit_orig_name {genblk2.pcpi_div/divisor[45]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[45]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[45]/Q} .original_name {genblk2.pcpi_div/divisor[45]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[46]} .original_name {{genblk2.pcpi_div/divisor[46]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[46]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[46]} .single_bit_orig_name {genblk2.pcpi_div/divisor[46]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[46]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[46]/Q} .original_name {genblk2.pcpi_div/divisor[46]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[47]} .original_name {{genblk2.pcpi_div/divisor[47]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[47]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[47]} .single_bit_orig_name {genblk2.pcpi_div/divisor[47]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[47]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[47]/Q} .original_name {genblk2.pcpi_div/divisor[47]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[48]} .original_name {{genblk2.pcpi_div/divisor[48]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[48]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[48]} .single_bit_orig_name {genblk2.pcpi_div/divisor[48]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[48]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[48]/Q} .original_name {genblk2.pcpi_div/divisor[48]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[49]} .original_name {{genblk2.pcpi_div/divisor[49]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[49]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[49]} .single_bit_orig_name {genblk2.pcpi_div/divisor[49]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[49]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[49]/Q} .original_name {genblk2.pcpi_div/divisor[49]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[50]} .original_name {{genblk2.pcpi_div/divisor[50]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[50]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[50]} .single_bit_orig_name {genblk2.pcpi_div/divisor[50]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[50]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[50]/Q} .original_name {genblk2.pcpi_div/divisor[50]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[51]} .original_name {{genblk2.pcpi_div/divisor[51]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[51]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[51]} .single_bit_orig_name {genblk2.pcpi_div/divisor[51]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[51]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[51]/Q} .original_name {genblk2.pcpi_div/divisor[51]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[52]} .original_name {{genblk2.pcpi_div/divisor[52]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[52]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[52]} .single_bit_orig_name {genblk2.pcpi_div/divisor[52]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[52]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[52]/Q} .original_name {genblk2.pcpi_div/divisor[52]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[53]} .original_name {{genblk2.pcpi_div/divisor[53]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[53]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[53]} .single_bit_orig_name {genblk2.pcpi_div/divisor[53]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[53]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[53]/Q} .original_name {genblk2.pcpi_div/divisor[53]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[54]} .original_name {{genblk2.pcpi_div/divisor[54]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[54]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[54]} .single_bit_orig_name {genblk2.pcpi_div/divisor[54]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[54]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[54]/Q} .original_name {genblk2.pcpi_div/divisor[54]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[55]} .original_name {{genblk2.pcpi_div/divisor[55]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[55]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[55]} .single_bit_orig_name {genblk2.pcpi_div/divisor[55]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[55]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[55]/Q} .original_name {genblk2.pcpi_div/divisor[55]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[56]} .original_name {{genblk2.pcpi_div/divisor[56]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[56]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[56]} .single_bit_orig_name {genblk2.pcpi_div/divisor[56]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[56]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[56]/Q} .original_name {genblk2.pcpi_div/divisor[56]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[57]} .original_name {{genblk2.pcpi_div/divisor[57]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[57]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[57]} .single_bit_orig_name {genblk2.pcpi_div/divisor[57]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[57]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[57]/Q} .original_name {genblk2.pcpi_div/divisor[57]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[58]} .original_name {{genblk2.pcpi_div/divisor[58]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[58]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[58]} .single_bit_orig_name {genblk2.pcpi_div/divisor[58]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[58]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[58]/Q} .original_name {genblk2.pcpi_div/divisor[58]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[59]} .original_name {{genblk2.pcpi_div/divisor[59]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[59]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[59]} .single_bit_orig_name {genblk2.pcpi_div/divisor[59]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[59]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[59]/Q} .original_name {genblk2.pcpi_div/divisor[59]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[60]} .original_name {{genblk2.pcpi_div/divisor[60]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[60]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[60]} .single_bit_orig_name {genblk2.pcpi_div/divisor[60]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[60]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[60]/Q} .original_name {genblk2.pcpi_div/divisor[60]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[61]} .original_name {{genblk2.pcpi_div/divisor[61]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[61]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[61]} .single_bit_orig_name {genblk2.pcpi_div/divisor[61]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[61]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[61]/Q} .original_name {genblk2.pcpi_div/divisor[61]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[62]} .original_name {{genblk2.pcpi_div/divisor[62]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[62]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[62]} .single_bit_orig_name {genblk2.pcpi_div/divisor[62]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_divisor_reg[62]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_divisor_reg[62]/Q} .original_name {genblk2.pcpi_div/divisor[62]/q}
set_db -quiet inst:picorv32/genblk2.pcpi_div_outsign_reg .original_name genblk2.pcpi_div/outsign
set_db -quiet inst:picorv32/genblk2.pcpi_div_outsign_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/genblk2.pcpi_div_outsign_reg .single_bit_orig_name genblk2.pcpi_div/outsign
set_db -quiet inst:picorv32/genblk2.pcpi_div_outsign_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/genblk2.pcpi_div_outsign_reg/Q .original_name genblk2.pcpi_div/outsign/q
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_ready_reg .original_name genblk2.pcpi_div/pcpi_ready
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_ready_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_ready_reg .single_bit_orig_name genblk2.pcpi_div/pcpi_ready
set_db -quiet inst:picorv32/genblk2.pcpi_div_pcpi_ready_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/genblk2.pcpi_div_pcpi_ready_reg/Q .original_name genblk2.pcpi_div/pcpi_ready/q
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[0]} .original_name {{genblk2.pcpi_div/quotient_msk[0]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[0]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[0]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[0]/Q} .original_name {genblk2.pcpi_div/quotient_msk[0]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[1]} .original_name {{genblk2.pcpi_div/quotient_msk[1]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[1]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[1]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[1]/Q} .original_name {genblk2.pcpi_div/quotient_msk[1]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[2]} .original_name {{genblk2.pcpi_div/quotient_msk[2]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[2]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[2]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[2]/Q} .original_name {genblk2.pcpi_div/quotient_msk[2]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[3]} .original_name {{genblk2.pcpi_div/quotient_msk[3]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[3]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[3]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[3]/Q} .original_name {genblk2.pcpi_div/quotient_msk[3]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[4]} .original_name {{genblk2.pcpi_div/quotient_msk[4]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[4]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[4]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[4]/Q} .original_name {genblk2.pcpi_div/quotient_msk[4]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[5]} .original_name {{genblk2.pcpi_div/quotient_msk[5]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[5]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[5]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[5]/Q} .original_name {genblk2.pcpi_div/quotient_msk[5]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[6]} .original_name {{genblk2.pcpi_div/quotient_msk[6]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[6]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[6]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[6]/Q} .original_name {genblk2.pcpi_div/quotient_msk[6]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[7]} .original_name {{genblk2.pcpi_div/quotient_msk[7]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[7]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[7]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[7]/Q} .original_name {genblk2.pcpi_div/quotient_msk[7]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[8]} .original_name {{genblk2.pcpi_div/quotient_msk[8]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[8]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[8]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[8]/Q} .original_name {genblk2.pcpi_div/quotient_msk[8]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[9]} .original_name {{genblk2.pcpi_div/quotient_msk[9]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[9]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[9]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[9]/Q} .original_name {genblk2.pcpi_div/quotient_msk[9]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[10]} .original_name {{genblk2.pcpi_div/quotient_msk[10]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[10]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[10]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[10]/Q} .original_name {genblk2.pcpi_div/quotient_msk[10]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[11]} .original_name {{genblk2.pcpi_div/quotient_msk[11]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[11]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[11]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[11]/Q} .original_name {genblk2.pcpi_div/quotient_msk[11]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[12]} .original_name {{genblk2.pcpi_div/quotient_msk[12]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[12]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[12]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[12]/Q} .original_name {genblk2.pcpi_div/quotient_msk[12]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[13]} .original_name {{genblk2.pcpi_div/quotient_msk[13]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[13]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[13]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[13]/Q} .original_name {genblk2.pcpi_div/quotient_msk[13]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[14]} .original_name {{genblk2.pcpi_div/quotient_msk[14]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[14]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[14]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[14]/Q} .original_name {genblk2.pcpi_div/quotient_msk[14]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[15]} .original_name {{genblk2.pcpi_div/quotient_msk[15]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[15]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[15]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[15]/Q} .original_name {genblk2.pcpi_div/quotient_msk[15]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[16]} .original_name {{genblk2.pcpi_div/quotient_msk[16]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[16]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[16]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[16]/Q} .original_name {genblk2.pcpi_div/quotient_msk[16]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[17]} .original_name {{genblk2.pcpi_div/quotient_msk[17]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[17]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[17]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[17]/Q} .original_name {genblk2.pcpi_div/quotient_msk[17]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[18]} .original_name {{genblk2.pcpi_div/quotient_msk[18]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[18]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[18]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[18]/Q} .original_name {genblk2.pcpi_div/quotient_msk[18]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[19]} .original_name {{genblk2.pcpi_div/quotient_msk[19]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[19]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[19]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[19]/Q} .original_name {genblk2.pcpi_div/quotient_msk[19]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[20]} .original_name {{genblk2.pcpi_div/quotient_msk[20]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[20]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[20]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[20]/Q} .original_name {genblk2.pcpi_div/quotient_msk[20]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[21]} .original_name {{genblk2.pcpi_div/quotient_msk[21]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[21]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[21]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[21]/Q} .original_name {genblk2.pcpi_div/quotient_msk[21]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[22]} .original_name {{genblk2.pcpi_div/quotient_msk[22]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[22]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[22]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[22]/Q} .original_name {genblk2.pcpi_div/quotient_msk[22]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[23]} .original_name {{genblk2.pcpi_div/quotient_msk[23]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[23]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[23]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[23]/Q} .original_name {genblk2.pcpi_div/quotient_msk[23]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[24]} .original_name {{genblk2.pcpi_div/quotient_msk[24]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[24]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[24]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[24]/Q} .original_name {genblk2.pcpi_div/quotient_msk[24]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[25]} .original_name {{genblk2.pcpi_div/quotient_msk[25]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[25]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[25]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[25]/Q} .original_name {genblk2.pcpi_div/quotient_msk[25]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[26]} .original_name {{genblk2.pcpi_div/quotient_msk[26]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[26]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[26]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[26]/Q} .original_name {genblk2.pcpi_div/quotient_msk[26]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[27]} .original_name {{genblk2.pcpi_div/quotient_msk[27]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[27]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[27]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[27]/Q} .original_name {genblk2.pcpi_div/quotient_msk[27]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[28]} .original_name {{genblk2.pcpi_div/quotient_msk[28]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[28]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[28]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[28]/Q} .original_name {genblk2.pcpi_div/quotient_msk[28]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[29]} .original_name {{genblk2.pcpi_div/quotient_msk[29]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[29]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[29]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[29]/Q} .original_name {genblk2.pcpi_div/quotient_msk[29]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[30]} .original_name {{genblk2.pcpi_div/quotient_msk[30]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[30]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[30]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[30]/Q} .original_name {genblk2.pcpi_div/quotient_msk[30]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[31]} .original_name {{genblk2.pcpi_div/quotient_msk[31]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[31]} .single_bit_orig_name {genblk2.pcpi_div/quotient_msk[31]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_msk_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_msk_reg[31]/Q} .original_name {genblk2.pcpi_div/quotient_msk[31]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[0]} .original_name {{genblk2.pcpi_div/quotient[0]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[0]} .single_bit_orig_name {genblk2.pcpi_div/quotient[0]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[0]/Q} .original_name {genblk2.pcpi_div/quotient[0]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[1]} .original_name {{genblk2.pcpi_div/quotient[1]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[1]} .single_bit_orig_name {genblk2.pcpi_div/quotient[1]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[1]/Q} .original_name {genblk2.pcpi_div/quotient[1]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[2]} .original_name {{genblk2.pcpi_div/quotient[2]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[2]} .single_bit_orig_name {genblk2.pcpi_div/quotient[2]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[2]/Q} .original_name {genblk2.pcpi_div/quotient[2]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[3]} .original_name {{genblk2.pcpi_div/quotient[3]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[3]} .single_bit_orig_name {genblk2.pcpi_div/quotient[3]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[3]/Q} .original_name {genblk2.pcpi_div/quotient[3]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[4]} .original_name {{genblk2.pcpi_div/quotient[4]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[4]} .single_bit_orig_name {genblk2.pcpi_div/quotient[4]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[4]/Q} .original_name {genblk2.pcpi_div/quotient[4]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[5]} .original_name {{genblk2.pcpi_div/quotient[5]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[5]} .single_bit_orig_name {genblk2.pcpi_div/quotient[5]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[5]/Q} .original_name {genblk2.pcpi_div/quotient[5]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[6]} .original_name {{genblk2.pcpi_div/quotient[6]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[6]} .single_bit_orig_name {genblk2.pcpi_div/quotient[6]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[6]/Q} .original_name {genblk2.pcpi_div/quotient[6]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[7]} .original_name {{genblk2.pcpi_div/quotient[7]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[7]} .single_bit_orig_name {genblk2.pcpi_div/quotient[7]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[7]/Q} .original_name {genblk2.pcpi_div/quotient[7]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[8]} .original_name {{genblk2.pcpi_div/quotient[8]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[8]} .single_bit_orig_name {genblk2.pcpi_div/quotient[8]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[8]/Q} .original_name {genblk2.pcpi_div/quotient[8]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[9]} .original_name {{genblk2.pcpi_div/quotient[9]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[9]} .single_bit_orig_name {genblk2.pcpi_div/quotient[9]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[9]/Q} .original_name {genblk2.pcpi_div/quotient[9]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[10]} .original_name {{genblk2.pcpi_div/quotient[10]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[10]} .single_bit_orig_name {genblk2.pcpi_div/quotient[10]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[10]/Q} .original_name {genblk2.pcpi_div/quotient[10]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[11]} .original_name {{genblk2.pcpi_div/quotient[11]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[11]} .single_bit_orig_name {genblk2.pcpi_div/quotient[11]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[11]/Q} .original_name {genblk2.pcpi_div/quotient[11]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[12]} .original_name {{genblk2.pcpi_div/quotient[12]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[12]} .single_bit_orig_name {genblk2.pcpi_div/quotient[12]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[12]/Q} .original_name {genblk2.pcpi_div/quotient[12]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[13]} .original_name {{genblk2.pcpi_div/quotient[13]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[13]} .single_bit_orig_name {genblk2.pcpi_div/quotient[13]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[13]/Q} .original_name {genblk2.pcpi_div/quotient[13]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[14]} .original_name {{genblk2.pcpi_div/quotient[14]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[14]} .single_bit_orig_name {genblk2.pcpi_div/quotient[14]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[14]/Q} .original_name {genblk2.pcpi_div/quotient[14]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[15]} .original_name {{genblk2.pcpi_div/quotient[15]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[15]} .single_bit_orig_name {genblk2.pcpi_div/quotient[15]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[15]/Q} .original_name {genblk2.pcpi_div/quotient[15]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[16]} .original_name {{genblk2.pcpi_div/quotient[16]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[16]} .single_bit_orig_name {genblk2.pcpi_div/quotient[16]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[16]/Q} .original_name {genblk2.pcpi_div/quotient[16]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[17]} .original_name {{genblk2.pcpi_div/quotient[17]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[17]} .single_bit_orig_name {genblk2.pcpi_div/quotient[17]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[17]/Q} .original_name {genblk2.pcpi_div/quotient[17]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[18]} .original_name {{genblk2.pcpi_div/quotient[18]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[18]} .single_bit_orig_name {genblk2.pcpi_div/quotient[18]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[18]/Q} .original_name {genblk2.pcpi_div/quotient[18]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[19]} .original_name {{genblk2.pcpi_div/quotient[19]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[19]} .single_bit_orig_name {genblk2.pcpi_div/quotient[19]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[19]/Q} .original_name {genblk2.pcpi_div/quotient[19]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[20]} .original_name {{genblk2.pcpi_div/quotient[20]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[20]} .single_bit_orig_name {genblk2.pcpi_div/quotient[20]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[20]/Q} .original_name {genblk2.pcpi_div/quotient[20]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[21]} .original_name {{genblk2.pcpi_div/quotient[21]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[21]} .single_bit_orig_name {genblk2.pcpi_div/quotient[21]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[21]/Q} .original_name {genblk2.pcpi_div/quotient[21]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[22]} .original_name {{genblk2.pcpi_div/quotient[22]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[22]} .single_bit_orig_name {genblk2.pcpi_div/quotient[22]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[22]/Q} .original_name {genblk2.pcpi_div/quotient[22]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[23]} .original_name {{genblk2.pcpi_div/quotient[23]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[23]} .single_bit_orig_name {genblk2.pcpi_div/quotient[23]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[23]/Q} .original_name {genblk2.pcpi_div/quotient[23]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[24]} .original_name {{genblk2.pcpi_div/quotient[24]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[24]} .single_bit_orig_name {genblk2.pcpi_div/quotient[24]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[24]/Q} .original_name {genblk2.pcpi_div/quotient[24]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[25]} .original_name {{genblk2.pcpi_div/quotient[25]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[25]} .single_bit_orig_name {genblk2.pcpi_div/quotient[25]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[25]/Q} .original_name {genblk2.pcpi_div/quotient[25]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[26]} .original_name {{genblk2.pcpi_div/quotient[26]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[26]} .single_bit_orig_name {genblk2.pcpi_div/quotient[26]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[26]/Q} .original_name {genblk2.pcpi_div/quotient[26]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[27]} .original_name {{genblk2.pcpi_div/quotient[27]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[27]} .single_bit_orig_name {genblk2.pcpi_div/quotient[27]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[27]/Q} .original_name {genblk2.pcpi_div/quotient[27]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[28]} .original_name {{genblk2.pcpi_div/quotient[28]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[28]} .single_bit_orig_name {genblk2.pcpi_div/quotient[28]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[28]/Q} .original_name {genblk2.pcpi_div/quotient[28]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[29]} .original_name {{genblk2.pcpi_div/quotient[29]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[29]} .single_bit_orig_name {genblk2.pcpi_div/quotient[29]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[29]/Q} .original_name {genblk2.pcpi_div/quotient[29]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[30]} .original_name {{genblk2.pcpi_div/quotient[30]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[30]} .single_bit_orig_name {genblk2.pcpi_div/quotient[30]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[30]/Q} .original_name {genblk2.pcpi_div/quotient[30]/q}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[31]} .original_name {{genblk2.pcpi_div/quotient[31]}}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[31]} .single_bit_orig_name {genblk2.pcpi_div/quotient[31]}
set_db -quiet {inst:picorv32/genblk2.pcpi_div_quotient_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:picorv32/genblk2.pcpi_div_quotient_reg[31]/Q} .original_name {genblk2.pcpi_div/quotient[31]/q}
set_db -quiet inst:picorv32/genblk2.pcpi_div_running_reg .original_name genblk2.pcpi_div/running
set_db -quiet inst:picorv32/genblk2.pcpi_div_running_reg .orig_hdl_instantiated false
set_db -quiet inst:picorv32/genblk2.pcpi_div_running_reg .single_bit_orig_name genblk2.pcpi_div/running
set_db -quiet inst:picorv32/genblk2.pcpi_div_running_reg .gint_phase_inversion false
set_db -quiet pin:picorv32/genblk2.pcpi_div_running_reg/Q .original_name genblk2.pcpi_div/running/q
# BEGIN PMBIST SECTION
# END PMBIST SECTION
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
if {[::legacy::get_attribute dft_db_debug /] > 0 } {
check_dft_rules design:picorv32
} else {
redirect /dev/null {check_dft_rules design:picorv32}
}
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 21.15-s080_1
## flowkit v21.12-s013_1
## Written on 17:27:10 25-Nov 2024
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_tools -obj_type root]} {set_db flow_template_tools {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}
if {[is_attribute flow_plugin_steps -obj_type root]} {set_db flow_plugin_steps {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_tools -obj_type root]} {set_db flow_template_tools {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_remark -obj_type root]} {set_db flow_remark {}}
if {[is_attribute flow_features -obj_type root]} {set_db flow_features {}}
if {[is_attribute flow_feature_values -obj_type root]} {set_db flow_feature_values {}}
if {[is_attribute flow_write_db_args -obj_type root]} {set_db flow_write_db_args {}}
if {[is_attribute flow_write_db_sdc -obj_type root]} {set_db flow_write_db_sdc true}
if {[is_attribute flow_write_db_common -obj_type root]} {set_db flow_write_db_common false}
if {[is_attribute flow_post_db_overwrite -obj_type root]} {set_db flow_post_db_overwrite {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}
if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 5193dc45-e712-445d-a2d4-124f46cbe1e5}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_current_cache -obj_type root]} {set_db flow_current_cache {}}
if {[is_attribute flow_step_order_cache -obj_type root]} {set_db flow_step_order_cache {}}
if {[is_attribute flow_step_results_cache -obj_type root]} {set_db flow_step_results_cache {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_execute_in_global -obj_type root]} {set_db flow_execute_in_global true}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_print_run_information -obj_type root]} {set_db flow_print_run_information false}
if {[is_attribute flow_verbose -obj_type root]} {set_db flow_verbose true}
if {[is_attribute flow_print_run_information_full -obj_type root]} {set_db flow_print_run_information_full false}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_init_header_tcl -obj_type root]} {set_db flow_init_header_tcl {}}
if {[is_attribute flow_init_footer_tcl -obj_type root]} {set_db flow_init_footer_tcl {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_step_last_number -obj_type root]} {set_db flow_step_last_number 0}
if {[is_attribute flow_autoload_applets -obj_type root]} {set_db flow_autoload_applets false}
if {[is_attribute flow_autoload_dir -obj_type root]} {set_db flow_autoload_dir error}
if {[is_attribute flow_skip_auto_db_save -obj_type root]} {set_db flow_skip_auto_db_save true}
if {[is_attribute flow_skip_auto_generate_metrics -obj_type root]} {set_db flow_skip_auto_generate_metrics false}
if {[is_attribute flow_top -obj_type root]} {set_db flow_top {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_yaml_script -obj_type root]} {set_db flow_yaml_script {}}
if {[is_attribute flow_cla_enabled_features -obj_type root]} {set_db flow_cla_enabled_features {}}
if {[is_attribute flow_cla_inject_tcl -obj_type root]} {set_db flow_cla_inject_tcl {}}
if {[is_attribute flow_error_message -obj_type root]} {set_db flow_error_message {}}
if {[is_attribute flow_error_errorinfo -obj_type root]} {set_db flow_error_errorinfo {}}
if {[is_attribute flow_exclude_time_for_init_flow -obj_type root]} {set_db flow_exclude_time_for_init_flow false}
if {[is_attribute flow_error_write_db -obj_type root]} {set_db flow_error_write_db true}
if {[is_attribute flow_advanced_metric_isolation -obj_type root]} {set_db flow_advanced_metric_isolation flow}
if {[is_attribute flow_yaml_root -obj_type root]} {set_db flow_yaml_root {}}
if {[is_attribute flow_yaml_root_dir -obj_type root]} {set_db flow_yaml_root_dir {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}

#############################################################
#####   User Defined Attributes   ###########################

