\hypertarget{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields}{}\section{\+\_\+hw\+\_\+enet\+\_\+racc\+:\+:\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields Struct Reference}
\label{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields}\index{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a5488d2a234f59a4c81dc91e627e033f2}{P\+A\+D\+R\+EM}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a7f08e0e9de2c068d044a901d396303d4}{I\+P\+D\+IS}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a0a340102ef13d4deb3308cc862284d66}{P\+R\+O\+D\+IS}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a8d0ead8ccf858d1e1bed8a86b561f8d5}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 3
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a4b32b136f6c1b0a8917685db71e9c445}{L\+I\+N\+E\+D\+IS}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_af64b439b5aa8010e18d6db3c5e0676bd}{S\+H\+I\+F\+T16}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a262db9e9b9b2d38ac17ebeea43fbdf1a}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 24
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}!I\+P\+D\+IS@{I\+P\+D\+IS}}
\index{I\+P\+D\+IS@{I\+P\+D\+IS}!\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+P\+D\+IS}{IPDIS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields\+::\+I\+P\+D\+IS}\hypertarget{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a7f08e0e9de2c068d044a901d396303d4}{}\label{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a7f08e0e9de2c068d044a901d396303d4}
\mbox{[}1\mbox{]} Enable Discard Of Frames With Wrong I\+Pv4 Header Checksum \index{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}!L\+I\+N\+E\+D\+IS@{L\+I\+N\+E\+D\+IS}}
\index{L\+I\+N\+E\+D\+IS@{L\+I\+N\+E\+D\+IS}!\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+I\+N\+E\+D\+IS}{LINEDIS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields\+::\+L\+I\+N\+E\+D\+IS}\hypertarget{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a4b32b136f6c1b0a8917685db71e9c445}{}\label{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a4b32b136f6c1b0a8917685db71e9c445}
\mbox{[}6\mbox{]} Enable Discard Of Frames With M\+AC Layer Errors \index{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}!P\+A\+D\+R\+EM@{P\+A\+D\+R\+EM}}
\index{P\+A\+D\+R\+EM@{P\+A\+D\+R\+EM}!\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+A\+D\+R\+EM}{PADREM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields\+::\+P\+A\+D\+R\+EM}\hypertarget{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a5488d2a234f59a4c81dc91e627e033f2}{}\label{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a5488d2a234f59a4c81dc91e627e033f2}
\mbox{[}0\mbox{]} Enable Padding Removal For Short IP Frames \index{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}!P\+R\+O\+D\+IS@{P\+R\+O\+D\+IS}}
\index{P\+R\+O\+D\+IS@{P\+R\+O\+D\+IS}!\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+R\+O\+D\+IS}{PRODIS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields\+::\+P\+R\+O\+D\+IS}\hypertarget{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a0a340102ef13d4deb3308cc862284d66}{}\label{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a0a340102ef13d4deb3308cc862284d66}
\mbox{[}2\mbox{]} Enable Discard Of Frames With Wrong Protocol Checksum \index{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a8d0ead8ccf858d1e1bed8a86b561f8d5}{}\label{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a8d0ead8ccf858d1e1bed8a86b561f8d5}
\mbox{[}5\+:3\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a262db9e9b9b2d38ac17ebeea43fbdf1a}{}\label{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_a262db9e9b9b2d38ac17ebeea43fbdf1a}
\mbox{[}31\+:8\mbox{]} \index{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}!S\+H\+I\+F\+T16@{S\+H\+I\+F\+T16}}
\index{S\+H\+I\+F\+T16@{S\+H\+I\+F\+T16}!\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+H\+I\+F\+T16}{SHIFT16}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+racc\+::\+\_\+hw\+\_\+enet\+\_\+racc\+\_\+bitfields\+::\+S\+H\+I\+F\+T16}\hypertarget{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_af64b439b5aa8010e18d6db3c5e0676bd}{}\label{struct__hw__enet__racc_1_1__hw__enet__racc__bitfields_af64b439b5aa8010e18d6db3c5e0676bd}
\mbox{[}7\mbox{]} RX F\+I\+FO Shift-\/16 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
