
mpuExt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009838  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  080099c8  080099c8  0000a9c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ea4  08009ea4  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009ea4  08009ea4  0000aea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009eac  08009eac  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009eac  08009eac  0000aeac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009eb0  08009eb0  0000aeb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009eb4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000378  200001d4  0800a088  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  0800a088  0000b54c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001505b  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e52  00000000  00000000  0002025f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012e8  00000000  00000000  000230b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ec6  00000000  00000000  000243a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002914a  00000000  00000000  00025266  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018103  00000000  00000000  0004e3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f95bd  00000000  00000000  000664b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015fa70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006008  00000000  00000000  0015fab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00165abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080099b0 	.word	0x080099b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080099b0 	.word	0x080099b0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	f107 030c 	add.w	r3, r7, #12
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
 8000f88:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f8a:	4b25      	ldr	r3, [pc, #148]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	4a24      	ldr	r2, [pc, #144]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000f90:	f043 0304 	orr.w	r3, r3, #4
 8000f94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f96:	4b22      	ldr	r3, [pc, #136]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	f003 0304 	and.w	r3, r3, #4
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa2:	4b1f      	ldr	r3, [pc, #124]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fa8:	f043 0301 	orr.w	r3, r3, #1
 8000fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fae:	4b1c      	ldr	r3, [pc, #112]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	607b      	str	r3, [r7, #4]
 8000fb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fba:	4b19      	ldr	r3, [pc, #100]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbe:	4a18      	ldr	r2, [pc, #96]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fc0:	f043 0302 	orr.w	r3, r3, #2
 8000fc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fc6:	4b16      	ldr	r3, [pc, #88]	@ (8001020 <MX_GPIO_Init+0xac>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fca:	f003 0302 	and.w	r3, r3, #2
 8000fce:	603b      	str	r3, [r7, #0]
 8000fd0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led2_GPIO_Port, led2_Pin, GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2120      	movs	r1, #32
 8000fd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fda:	f001 fc3d 	bl	8002858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : button_Pin */
  GPIO_InitStruct.Pin = button_Pin;
 8000fde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fe2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(button_GPIO_Port, &GPIO_InitStruct);
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	480c      	ldr	r0, [pc, #48]	@ (8001024 <MX_GPIO_Init+0xb0>)
 8000ff4:	f001 fa6e 	bl	80024d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : led2_Pin */
  GPIO_InitStruct.Pin = led2_Pin;
 8000ff8:	2320      	movs	r3, #32
 8000ffa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001004:	2300      	movs	r3, #0
 8001006:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(led2_GPIO_Port, &GPIO_InitStruct);
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	4619      	mov	r1, r3
 800100e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001012:	f001 fa5f 	bl	80024d4 <HAL_GPIO_Init>

}
 8001016:	bf00      	nop
 8001018:	3720      	adds	r7, #32
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40021000 	.word	0x40021000
 8001024:	48000800 	.word	0x48000800

08001028 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800102c:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <MX_I2C1_Init+0x74>)
 800102e:	4a1c      	ldr	r2, [pc, #112]	@ (80010a0 <MX_I2C1_Init+0x78>)
 8001030:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001032:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <MX_I2C1_Init+0x74>)
 8001034:	4a1b      	ldr	r2, [pc, #108]	@ (80010a4 <MX_I2C1_Init+0x7c>)
 8001036:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001038:	4b18      	ldr	r3, [pc, #96]	@ (800109c <MX_I2C1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800103e:	4b17      	ldr	r3, [pc, #92]	@ (800109c <MX_I2C1_Init+0x74>)
 8001040:	2201      	movs	r2, #1
 8001042:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001044:	4b15      	ldr	r3, [pc, #84]	@ (800109c <MX_I2C1_Init+0x74>)
 8001046:	2200      	movs	r2, #0
 8001048:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800104a:	4b14      	ldr	r3, [pc, #80]	@ (800109c <MX_I2C1_Init+0x74>)
 800104c:	2200      	movs	r2, #0
 800104e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001050:	4b12      	ldr	r3, [pc, #72]	@ (800109c <MX_I2C1_Init+0x74>)
 8001052:	2200      	movs	r2, #0
 8001054:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001056:	4b11      	ldr	r3, [pc, #68]	@ (800109c <MX_I2C1_Init+0x74>)
 8001058:	2200      	movs	r2, #0
 800105a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800105c:	4b0f      	ldr	r3, [pc, #60]	@ (800109c <MX_I2C1_Init+0x74>)
 800105e:	2200      	movs	r2, #0
 8001060:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001062:	480e      	ldr	r0, [pc, #56]	@ (800109c <MX_I2C1_Init+0x74>)
 8001064:	f001 fc10 	bl	8002888 <HAL_I2C_Init>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800106e:	f000 fb4d 	bl	800170c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001072:	2100      	movs	r1, #0
 8001074:	4809      	ldr	r0, [pc, #36]	@ (800109c <MX_I2C1_Init+0x74>)
 8001076:	f002 f993 	bl	80033a0 <HAL_I2CEx_ConfigAnalogFilter>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001080:	f000 fb44 	bl	800170c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001084:	2100      	movs	r1, #0
 8001086:	4805      	ldr	r0, [pc, #20]	@ (800109c <MX_I2C1_Init+0x74>)
 8001088:	f002 f9d5 	bl	8003436 <HAL_I2CEx_ConfigDigitalFilter>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001092:	f000 fb3b 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	200001f0 	.word	0x200001f0
 80010a0:	40005400 	.word	0x40005400
 80010a4:	10d19ce4 	.word	0x10d19ce4

080010a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b0ac      	sub	sp, #176	@ 0xb0
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	2288      	movs	r2, #136	@ 0x88
 80010c6:	2100      	movs	r1, #0
 80010c8:	4618      	mov	r0, r3
 80010ca:	f006 fbcc 	bl	8007866 <memset>
  if(i2cHandle->Instance==I2C1)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a21      	ldr	r2, [pc, #132]	@ (8001158 <HAL_I2C_MspInit+0xb0>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d13a      	bne.n	800114e <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80010d8:	2340      	movs	r3, #64	@ 0x40
 80010da:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80010dc:	2300      	movs	r3, #0
 80010de:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4618      	mov	r0, r3
 80010e6:	f003 f857 	bl	8004198 <HAL_RCCEx_PeriphCLKConfig>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010f0:	f000 fb0c 	bl	800170c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f4:	4b19      	ldr	r3, [pc, #100]	@ (800115c <HAL_I2C_MspInit+0xb4>)
 80010f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f8:	4a18      	ldr	r2, [pc, #96]	@ (800115c <HAL_I2C_MspInit+0xb4>)
 80010fa:	f043 0302 	orr.w	r3, r3, #2
 80010fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001100:	4b16      	ldr	r3, [pc, #88]	@ (800115c <HAL_I2C_MspInit+0xb4>)
 8001102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001104:	f003 0302 	and.w	r3, r3, #2
 8001108:	613b      	str	r3, [r7, #16]
 800110a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800110c:	23c0      	movs	r3, #192	@ 0xc0
 800110e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001112:	2312      	movs	r3, #18
 8001114:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111e:	2303      	movs	r3, #3
 8001120:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001124:	2304      	movs	r3, #4
 8001126:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800112e:	4619      	mov	r1, r3
 8001130:	480b      	ldr	r0, [pc, #44]	@ (8001160 <HAL_I2C_MspInit+0xb8>)
 8001132:	f001 f9cf 	bl	80024d4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001136:	4b09      	ldr	r3, [pc, #36]	@ (800115c <HAL_I2C_MspInit+0xb4>)
 8001138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800113a:	4a08      	ldr	r2, [pc, #32]	@ (800115c <HAL_I2C_MspInit+0xb4>)
 800113c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001140:	6593      	str	r3, [r2, #88]	@ 0x58
 8001142:	4b06      	ldr	r3, [pc, #24]	@ (800115c <HAL_I2C_MspInit+0xb4>)
 8001144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001146:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800114e:	bf00      	nop
 8001150:	37b0      	adds	r7, #176	@ 0xb0
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40005400 	.word	0x40005400
 800115c:	40021000 	.word	0x40021000
 8001160:	48000400 	.word	0x48000400

08001164 <__io_putchar>:
int16_t encoderValue;
int16_t pwmValue, throttle, lqrOutput;
uint8_t estop = 0;
float eAccum = 0;

int __io_putchar(int ch){
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
	if(ch=='\n'){
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2b0a      	cmp	r3, #10
 8001170:	d102      	bne.n	8001178 <__io_putchar+0x14>
		__io_putchar('\r');
 8001172:	200d      	movs	r0, #13
 8001174:	f7ff fff6 	bl	8001164 <__io_putchar>
	}
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001178:	1d39      	adds	r1, r7, #4
 800117a:	f04f 33ff 	mov.w	r3, #4294967295
 800117e:	2201      	movs	r2, #1
 8001180:	4803      	ldr	r0, [pc, #12]	@ (8001190 <__io_putchar+0x2c>)
 8001182:	f005 f89d 	bl	80062c0 <HAL_UART_Transmit>
	return 1;
 8001186:	2301      	movs	r3, #1
}
 8001188:	4618      	mov	r0, r3
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	20000374 	.word	0x20000374

08001194 <control>:

int16_t control(float setAngle){
 8001194:	b480      	push	{r7}
 8001196:	b08b      	sub	sp, #44	@ 0x2c
 8001198:	af00      	add	r7, sp, #0
 800119a:	ed87 0a01 	vstr	s0, [r7, #4]
	float Kp = 5.0f;
 800119e:	4b3e      	ldr	r3, [pc, #248]	@ (8001298 <control+0x104>)
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
	float Ki = 15.0f;
 80011a2:	4b3e      	ldr	r3, [pc, #248]	@ (800129c <control+0x108>)
 80011a4:	623b      	str	r3, [r7, #32]
	float Kd = 0.5f;
 80011a6:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 80011aa:	61fb      	str	r3, [r7, #28]

	float e = setAngle - angle;
 80011ac:	4b3c      	ldr	r3, [pc, #240]	@ (80012a0 <control+0x10c>)
 80011ae:	edd3 7a00 	vldr	s15, [r3]
 80011b2:	ed97 7a01 	vldr	s14, [r7, #4]
 80011b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011ba:	edc7 7a06 	vstr	s15, [r7, #24]
	eAccum = eAccum + e * DT;
 80011be:	edd7 7a06 	vldr	s15, [r7, #24]
 80011c2:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80012a4 <control+0x110>
 80011c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011ca:	4b37      	ldr	r3, [pc, #220]	@ (80012a8 <control+0x114>)
 80011cc:	edd3 7a00 	vldr	s15, [r3]
 80011d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d4:	4b34      	ldr	r3, [pc, #208]	@ (80012a8 <control+0x114>)
 80011d6:	edc3 7a00 	vstr	s15, [r3]

	//Anty-windup
	if(eAccum > 22.0f){eAccum = 22.0f;}
 80011da:	4b33      	ldr	r3, [pc, #204]	@ (80012a8 <control+0x114>)
 80011dc:	edd3 7a00 	vldr	s15, [r3]
 80011e0:	eeb3 7a06 	vmov.f32	s14, #54	@ 0x41b00000  22.0
 80011e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ec:	dd02      	ble.n	80011f4 <control+0x60>
 80011ee:	4b2e      	ldr	r3, [pc, #184]	@ (80012a8 <control+0x114>)
 80011f0:	4a2e      	ldr	r2, [pc, #184]	@ (80012ac <control+0x118>)
 80011f2:	601a      	str	r2, [r3, #0]
	if(eAccum < 0.0f){eAccum = 0.0f;}
 80011f4:	4b2c      	ldr	r3, [pc, #176]	@ (80012a8 <control+0x114>)
 80011f6:	edd3 7a00 	vldr	s15, [r3]
 80011fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001202:	d503      	bpl.n	800120c <control+0x78>
 8001204:	4b28      	ldr	r3, [pc, #160]	@ (80012a8 <control+0x114>)
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
	if (estop == 1){eAccum = 0.0f;}
 800120c:	4b28      	ldr	r3, [pc, #160]	@ (80012b0 <control+0x11c>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d103      	bne.n	800121c <control+0x88>
 8001214:	4b24      	ldr	r3, [pc, #144]	@ (80012a8 <control+0x114>)
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
	if (encoderValue == 0){eAccum = 0.0f;}
 800121c:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <control+0x120>)
 800121e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d103      	bne.n	800122e <control+0x9a>
 8001226:	4b20      	ldr	r3, [pc, #128]	@ (80012a8 <control+0x114>)
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	601a      	str	r2, [r3, #0]

	float P = Kp * e;
 800122e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001232:	edd7 7a06 	vldr	s15, [r7, #24]
 8001236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800123a:	edc7 7a05 	vstr	s15, [r7, #20]
	float I = Ki * eAccum;
 800123e:	4b1a      	ldr	r3, [pc, #104]	@ (80012a8 <control+0x114>)
 8001240:	edd3 7a00 	vldr	s15, [r3]
 8001244:	ed97 7a08 	vldr	s14, [r7, #32]
 8001248:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124c:	edc7 7a04 	vstr	s15, [r7, #16]
	float D = -1 * Kd * dGyro;
 8001250:	edd7 7a07 	vldr	s15, [r7, #28]
 8001254:	eeb1 7a67 	vneg.f32	s14, s15
 8001258:	4b17      	ldr	r3, [pc, #92]	@ (80012b8 <control+0x124>)
 800125a:	edd3 7a00 	vldr	s15, [r3]
 800125e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001262:	edc7 7a03 	vstr	s15, [r7, #12]

	float u = P+I+D;
 8001266:	ed97 7a05 	vldr	s14, [r7, #20]
 800126a:	edd7 7a04 	vldr	s15, [r7, #16]
 800126e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001272:	ed97 7a03 	vldr	s14, [r7, #12]
 8001276:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127a:	edc7 7a02 	vstr	s15, [r7, #8]
	return (int16_t)u;
 800127e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001282:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001286:	ee17 3a90 	vmov	r3, s15
 800128a:	b21b      	sxth	r3, r3
}
 800128c:	4618      	mov	r0, r3
 800128e:	372c      	adds	r7, #44	@ 0x2c
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	40a00000 	.word	0x40a00000
 800129c:	41700000 	.word	0x41700000
 80012a0:	2000026c 	.word	0x2000026c
 80012a4:	3c23d70a 	.word	0x3c23d70a
 80012a8:	2000027c 	.word	0x2000027c
 80012ac:	41b00000 	.word	0x41b00000
 80012b0:	2000027a 	.word	0x2000027a
 80012b4:	20000272 	.word	0x20000272
 80012b8:	20000268 	.word	0x20000268

080012bc <HAL_TIM_PeriodElapsedCallback>:
	float u2 = -k2 * (dGyro * 0.01745329f);
	float u = u1 + u2 + 238.0f;
	return (int16_t)u;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
	if(htim == &htim6){
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4a53      	ldr	r2, [pc, #332]	@ (8001414 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	f040 809e 	bne.w	800140a <HAL_TIM_PeriodElapsedCallback+0x14e>
		// MPU6050

		//mpu6050_ReadScaledAccelGyro(accel, gyro);
		mpu6050_ReadRoll(roll, &dGyro, accel, gyro);
 80012ce:	4b52      	ldr	r3, [pc, #328]	@ (8001418 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80012d0:	4a52      	ldr	r2, [pc, #328]	@ (800141c <HAL_TIM_PeriodElapsedCallback+0x160>)
 80012d2:	4953      	ldr	r1, [pc, #332]	@ (8001420 <HAL_TIM_PeriodElapsedCallback+0x164>)
 80012d4:	4853      	ldr	r0, [pc, #332]	@ (8001424 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80012d6:	f000 faeb 	bl	80018b0 <mpu6050_ReadRoll>
		angle = roll[2]+90.f;
 80012da:	4b52      	ldr	r3, [pc, #328]	@ (8001424 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80012dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80012e0:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001428 <HAL_TIM_PeriodElapsedCallback+0x16c>
 80012e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012e8:	4b50      	ldr	r3, [pc, #320]	@ (800142c <HAL_TIM_PeriodElapsedCallback+0x170>)
 80012ea:	edc3 7a00 	vstr	s15, [r3]
		//mpu6050_ReadRawBias(accelBias, gyroBias);

		//Encoder value
		encoderValue = __HAL_TIM_GET_COUNTER(&htim2);
 80012ee:	4b50      	ldr	r3, [pc, #320]	@ (8001430 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012f4:	b21a      	sxth	r2, r3
 80012f6:	4b4f      	ldr	r3, [pc, #316]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80012f8:	801a      	strh	r2, [r3, #0]
		if(encoderValue < 0){encoderValue = 0;}
 80012fa:	4b4e      	ldr	r3, [pc, #312]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80012fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001300:	2b00      	cmp	r3, #0
 8001302:	da02      	bge.n	800130a <HAL_TIM_PeriodElapsedCallback+0x4e>
 8001304:	4b4b      	ldr	r3, [pc, #300]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001306:	2200      	movs	r2, #0
 8001308:	801a      	strh	r2, [r3, #0]
		if(encoderValue > 1000){encoderValue = 1000;}
 800130a:	4b4a      	ldr	r3, [pc, #296]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x178>)
 800130c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001310:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001314:	dd03      	ble.n	800131e <HAL_TIM_PeriodElapsedCallback+0x62>
 8001316:	4b47      	ldr	r3, [pc, #284]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001318:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800131c:	801a      	strh	r2, [r3, #0]

		//Regulator
		//pwmValue =

		//Estop reset
		if((HAL_GPIO_ReadPin(button_GPIO_Port, button_Pin) == GPIO_PIN_RESET) && encoderValue == 0 && angle < 30){estop=0;}
 800131e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001322:	4845      	ldr	r0, [pc, #276]	@ (8001438 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001324:	f001 fa80 	bl	8002828 <HAL_GPIO_ReadPin>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d111      	bne.n	8001352 <HAL_TIM_PeriodElapsedCallback+0x96>
 800132e:	4b41      	ldr	r3, [pc, #260]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001330:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d10c      	bne.n	8001352 <HAL_TIM_PeriodElapsedCallback+0x96>
 8001338:	4b3c      	ldr	r3, [pc, #240]	@ (800142c <HAL_TIM_PeriodElapsedCallback+0x170>)
 800133a:	edd3 7a00 	vldr	s15, [r3]
 800133e:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8001342:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800134a:	d502      	bpl.n	8001352 <HAL_TIM_PeriodElapsedCallback+0x96>
 800134c:	4b3b      	ldr	r3, [pc, #236]	@ (800143c <HAL_TIM_PeriodElapsedCallback+0x180>)
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]

		//Estop
		if(angle > 170.0f){estop=1;}
 8001352:	4b36      	ldr	r3, [pc, #216]	@ (800142c <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001354:	edd3 7a00 	vldr	s15, [r3]
 8001358:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001440 <HAL_TIM_PeriodElapsedCallback+0x184>
 800135c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001364:	dd02      	ble.n	800136c <HAL_TIM_PeriodElapsedCallback+0xb0>
 8001366:	4b35      	ldr	r3, [pc, #212]	@ (800143c <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001368:	2201      	movs	r2, #1
 800136a:	701a      	strb	r2, [r3, #0]

		//From regulator

		if(encoderValue > 170){encoderValue = 170;}
 800136c:	4b31      	ldr	r3, [pc, #196]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x178>)
 800136e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001372:	2baa      	cmp	r3, #170	@ 0xaa
 8001374:	dd02      	ble.n	800137c <HAL_TIM_PeriodElapsedCallback+0xc0>
 8001376:	4b2f      	ldr	r3, [pc, #188]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001378:	22aa      	movs	r2, #170	@ 0xaa
 800137a:	801a      	strh	r2, [r3, #0]

		float setAngle = (float)encoderValue;
 800137c:	4b2d      	ldr	r3, [pc, #180]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x178>)
 800137e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001382:	ee07 3a90 	vmov	s15, r3
 8001386:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800138a:	edc7 7a03 	vstr	s15, [r7, #12]

		//
		// PID
		//

		pwmValue = 160 + control(setAngle);
 800138e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001392:	f7ff feff 	bl	8001194 <control>
 8001396:	4603      	mov	r3, r0
 8001398:	b29b      	uxth	r3, r3
 800139a:	33a0      	adds	r3, #160	@ 0xa0
 800139c:	b29b      	uxth	r3, r3
 800139e:	b21a      	sxth	r2, r3
 80013a0:	4b28      	ldr	r3, [pc, #160]	@ (8001444 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80013a2:	801a      	strh	r2, [r3, #0]
		//pwmValue = 160 + lqr();
		//lqrOutput = pwmValue;

		//pwmValue = 160 + encoderValue; - for manual motor control

		if(pwmValue < 160){pwmValue = 160;}
 80013a4:	4b27      	ldr	r3, [pc, #156]	@ (8001444 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80013a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013aa:	2b9f      	cmp	r3, #159	@ 0x9f
 80013ac:	dc02      	bgt.n	80013b4 <HAL_TIM_PeriodElapsedCallback+0xf8>
 80013ae:	4b25      	ldr	r3, [pc, #148]	@ (8001444 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80013b0:	22a0      	movs	r2, #160	@ 0xa0
 80013b2:	801a      	strh	r2, [r3, #0]
		if(pwmValue > 500){pwmValue = 500;}
 80013b4:	4b23      	ldr	r3, [pc, #140]	@ (8001444 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80013b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80013be:	dd03      	ble.n	80013c8 <HAL_TIM_PeriodElapsedCallback+0x10c>
 80013c0:	4b20      	ldr	r3, [pc, #128]	@ (8001444 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80013c2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80013c6:	801a      	strh	r2, [r3, #0]

		if((estop == 0) && encoderValue > 0){throttle = 1000+pwmValue;}
 80013c8:	4b1c      	ldr	r3, [pc, #112]	@ (800143c <HAL_TIM_PeriodElapsedCallback+0x180>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d10f      	bne.n	80013f0 <HAL_TIM_PeriodElapsedCallback+0x134>
 80013d0:	4b18      	ldr	r3, [pc, #96]	@ (8001434 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80013d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	dd0a      	ble.n	80013f0 <HAL_TIM_PeriodElapsedCallback+0x134>
 80013da:	4b1a      	ldr	r3, [pc, #104]	@ (8001444 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80013dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	b21a      	sxth	r2, r3
 80013ea:	4b17      	ldr	r3, [pc, #92]	@ (8001448 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 80013ec:	801a      	strh	r2, [r3, #0]
 80013ee:	e003      	b.n	80013f8 <HAL_TIM_PeriodElapsedCallback+0x13c>
		else{throttle = 1000;}
 80013f0:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 80013f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80013f6:	801a      	strh	r2, [r3, #0]

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, throttle);
 80013f8:	4b13      	ldr	r3, [pc, #76]	@ (8001448 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 80013fa:	f9b3 2000 	ldrsh.w	r2, [r3]
 80013fe:	4b13      	ldr	r3, [pc, #76]	@ (800144c <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	635a      	str	r2, [r3, #52]	@ 0x34


		dataReady = 1;
 8001404:	4b12      	ldr	r3, [pc, #72]	@ (8001450 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001406:	2201      	movs	r2, #1
 8001408:	701a      	strb	r2, [r3, #0]
	}
}
 800140a:	bf00      	nop
 800140c:	3710      	adds	r7, #16
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000328 	.word	0x20000328
 8001418:	20000250 	.word	0x20000250
 800141c:	20000244 	.word	0x20000244
 8001420:	20000268 	.word	0x20000268
 8001424:	2000025c 	.word	0x2000025c
 8001428:	42b40000 	.word	0x42b40000
 800142c:	2000026c 	.word	0x2000026c
 8001430:	20000290 	.word	0x20000290
 8001434:	20000272 	.word	0x20000272
 8001438:	48000800 	.word	0x48000800
 800143c:	2000027a 	.word	0x2000027a
 8001440:	432a0000 	.word	0x432a0000
 8001444:	20000274 	.word	0x20000274
 8001448:	20000276 	.word	0x20000276
 800144c:	200002dc 	.word	0x200002dc
 8001450:	20000270 	.word	0x20000270

08001454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001458:	f000 fe91 	bl	800217e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800145c:	f000 f904 	bl	8001668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001460:	f7ff fd88 	bl	8000f74 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001464:	f7ff fde0 	bl	8001028 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001468:	f000 fdd4 	bl	8002014 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800146c:	f000 fcec 	bl	8001e48 <MX_TIM6_Init>
  MX_TIM2_Init();
 8001470:	f000 fc1e 	bl	8001cb0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001474:	f000 fc70 	bl	8001d58 <MX_TIM3_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // Encoder Init
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001478:	213c      	movs	r1, #60	@ 0x3c
 800147a:	485d      	ldr	r0, [pc, #372]	@ (80015f0 <main+0x19c>)
 800147c:	f003 fe1e 	bl	80050bc <HAL_TIM_Encoder_Start>

  // PWM Output Init
  HAL_TIM_Base_Start_IT(&htim3);
 8001480:	485c      	ldr	r0, [pc, #368]	@ (80015f4 <main+0x1a0>)
 8001482:	f003 fb9d 	bl	8004bc0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001486:	2100      	movs	r1, #0
 8001488:	485a      	ldr	r0, [pc, #360]	@ (80015f4 <main+0x1a0>)
 800148a:	f003 fc6b 	bl	8004d64 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 1000);
 800148e:	4b59      	ldr	r3, [pc, #356]	@ (80015f4 <main+0x1a0>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001496:	635a      	str	r2, [r3, #52]	@ 0x34

  // MPU6050 Init
  HAL_Delay(1000);
 8001498:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800149c:	f000 fee4 	bl	8002268 <HAL_Delay>
  mpu6050_Init();
 80014a0:	f000 faba 	bl	8001a18 <mpu6050_Init>
  HAL_Delay(1000);
 80014a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014a8:	f000 fede 	bl	8002268 <HAL_Delay>

  // Callback Timer
  HAL_TIM_Base_Start_IT(&htim6);
 80014ac:	4852      	ldr	r0, [pc, #328]	@ (80015f8 <main+0x1a4>)
 80014ae:	f003 fb87 	bl	8004bc0 <HAL_TIM_Base_Start_IT>

  //Start LED
  HAL_GPIO_WritePin(led2_GPIO_Port, led2_Pin, GPIO_PIN_SET);
 80014b2:	2201      	movs	r2, #1
 80014b4:	2120      	movs	r1, #32
 80014b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ba:	f001 f9cd 	bl	8002858 <HAL_GPIO_WritePin>

  while (1)
  {
	if(dataReady==1){
 80014be:	4b4f      	ldr	r3, [pc, #316]	@ (80015fc <main+0x1a8>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d1fa      	bne.n	80014be <main+0x6a>
		printf(">GyroX:%f\n", gyro[0]);
 80014c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001600 <main+0x1ac>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff f83b 	bl	8000548 <__aeabi_f2d>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	484b      	ldr	r0, [pc, #300]	@ (8001604 <main+0x1b0>)
 80014d8:	f006 f970 	bl	80077bc <iprintf>
		printf(">GyroY:%f\n", gyro[1]);
 80014dc:	4b48      	ldr	r3, [pc, #288]	@ (8001600 <main+0x1ac>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff f831 	bl	8000548 <__aeabi_f2d>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4847      	ldr	r0, [pc, #284]	@ (8001608 <main+0x1b4>)
 80014ec:	f006 f966 	bl	80077bc <iprintf>
		printf(">GyroZ:%f\n", gyro[2]);
 80014f0:	4b43      	ldr	r3, [pc, #268]	@ (8001600 <main+0x1ac>)
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff f827 	bl	8000548 <__aeabi_f2d>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	4843      	ldr	r0, [pc, #268]	@ (800160c <main+0x1b8>)
 8001500:	f006 f95c 	bl	80077bc <iprintf>

		printf(">AccelX:%f\n", accel[0]);
 8001504:	4b42      	ldr	r3, [pc, #264]	@ (8001610 <main+0x1bc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff f81d 	bl	8000548 <__aeabi_f2d>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4840      	ldr	r0, [pc, #256]	@ (8001614 <main+0x1c0>)
 8001514:	f006 f952 	bl	80077bc <iprintf>
		printf(">AccelY:%f\n", accel[1]);
 8001518:	4b3d      	ldr	r3, [pc, #244]	@ (8001610 <main+0x1bc>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff f813 	bl	8000548 <__aeabi_f2d>
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	483c      	ldr	r0, [pc, #240]	@ (8001618 <main+0x1c4>)
 8001528:	f006 f948 	bl	80077bc <iprintf>
		printf(">AccelZ:%f\n", accel[2]);
 800152c:	4b38      	ldr	r3, [pc, #224]	@ (8001610 <main+0x1bc>)
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff f809 	bl	8000548 <__aeabi_f2d>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4838      	ldr	r0, [pc, #224]	@ (800161c <main+0x1c8>)
 800153c:	f006 f93e 	bl	80077bc <iprintf>

		printf(">RollAcc:%f\n", roll[0]);
 8001540:	4b37      	ldr	r3, [pc, #220]	@ (8001620 <main+0x1cc>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4618      	mov	r0, r3
 8001546:	f7fe ffff 	bl	8000548 <__aeabi_f2d>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4835      	ldr	r0, [pc, #212]	@ (8001624 <main+0x1d0>)
 8001550:	f006 f934 	bl	80077bc <iprintf>
		printf(">RollGyro:%f\n", roll[1]);
 8001554:	4b32      	ldr	r3, [pc, #200]	@ (8001620 <main+0x1cc>)
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	4618      	mov	r0, r3
 800155a:	f7fe fff5 	bl	8000548 <__aeabi_f2d>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	4831      	ldr	r0, [pc, #196]	@ (8001628 <main+0x1d4>)
 8001564:	f006 f92a 	bl	80077bc <iprintf>
		printf(">RollFused:%f\n", roll[2]);
 8001568:	4b2d      	ldr	r3, [pc, #180]	@ (8001620 <main+0x1cc>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	4618      	mov	r0, r3
 800156e:	f7fe ffeb 	bl	8000548 <__aeabi_f2d>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	482d      	ldr	r0, [pc, #180]	@ (800162c <main+0x1d8>)
 8001578:	f006 f920 	bl	80077bc <iprintf>

		printf(">Angle:%f\n", angle);
 800157c:	4b2c      	ldr	r3, [pc, #176]	@ (8001630 <main+0x1dc>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4618      	mov	r0, r3
 8001582:	f7fe ffe1 	bl	8000548 <__aeabi_f2d>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	482a      	ldr	r0, [pc, #168]	@ (8001634 <main+0x1e0>)
 800158c:	f006 f916 	bl	80077bc <iprintf>
		printf(">Encoder:%d\n", encoderValue);
 8001590:	4b29      	ldr	r3, [pc, #164]	@ (8001638 <main+0x1e4>)
 8001592:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001596:	4619      	mov	r1, r3
 8001598:	4828      	ldr	r0, [pc, #160]	@ (800163c <main+0x1e8>)
 800159a:	f006 f90f 	bl	80077bc <iprintf>
		printf(">Estop:%d\n", estop);
 800159e:	4b28      	ldr	r3, [pc, #160]	@ (8001640 <main+0x1ec>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	4619      	mov	r1, r3
 80015a4:	4827      	ldr	r0, [pc, #156]	@ (8001644 <main+0x1f0>)
 80015a6:	f006 f909 	bl	80077bc <iprintf>
		printf(">Pwm:%d\n", pwmValue);
 80015aa:	4b27      	ldr	r3, [pc, #156]	@ (8001648 <main+0x1f4>)
 80015ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015b0:	4619      	mov	r1, r3
 80015b2:	4826      	ldr	r0, [pc, #152]	@ (800164c <main+0x1f8>)
 80015b4:	f006 f902 	bl	80077bc <iprintf>
		printf(">throttle:%d\n", throttle);
 80015b8:	4b25      	ldr	r3, [pc, #148]	@ (8001650 <main+0x1fc>)
 80015ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015be:	4619      	mov	r1, r3
 80015c0:	4824      	ldr	r0, [pc, #144]	@ (8001654 <main+0x200>)
 80015c2:	f006 f8fb 	bl	80077bc <iprintf>
		printf(">eAccum:%f\n", eAccum);
 80015c6:	4b24      	ldr	r3, [pc, #144]	@ (8001658 <main+0x204>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7fe ffbc 	bl	8000548 <__aeabi_f2d>
 80015d0:	4602      	mov	r2, r0
 80015d2:	460b      	mov	r3, r1
 80015d4:	4821      	ldr	r0, [pc, #132]	@ (800165c <main+0x208>)
 80015d6:	f006 f8f1 	bl	80077bc <iprintf>
		printf(">lqrOutput:%d\n", lqrOutput);
 80015da:	4b21      	ldr	r3, [pc, #132]	@ (8001660 <main+0x20c>)
 80015dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e0:	4619      	mov	r1, r3
 80015e2:	4820      	ldr	r0, [pc, #128]	@ (8001664 <main+0x210>)
 80015e4:	f006 f8ea 	bl	80077bc <iprintf>

		dataReady = 0;
 80015e8:	4b04      	ldr	r3, [pc, #16]	@ (80015fc <main+0x1a8>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	701a      	strb	r2, [r3, #0]
	if(dataReady==1){
 80015ee:	e766      	b.n	80014be <main+0x6a>
 80015f0:	20000290 	.word	0x20000290
 80015f4:	200002dc 	.word	0x200002dc
 80015f8:	20000328 	.word	0x20000328
 80015fc:	20000270 	.word	0x20000270
 8001600:	20000250 	.word	0x20000250
 8001604:	080099c8 	.word	0x080099c8
 8001608:	080099d4 	.word	0x080099d4
 800160c:	080099e0 	.word	0x080099e0
 8001610:	20000244 	.word	0x20000244
 8001614:	080099ec 	.word	0x080099ec
 8001618:	080099f8 	.word	0x080099f8
 800161c:	08009a04 	.word	0x08009a04
 8001620:	2000025c 	.word	0x2000025c
 8001624:	08009a10 	.word	0x08009a10
 8001628:	08009a20 	.word	0x08009a20
 800162c:	08009a30 	.word	0x08009a30
 8001630:	2000026c 	.word	0x2000026c
 8001634:	08009a40 	.word	0x08009a40
 8001638:	20000272 	.word	0x20000272
 800163c:	08009a4c 	.word	0x08009a4c
 8001640:	2000027a 	.word	0x2000027a
 8001644:	08009a5c 	.word	0x08009a5c
 8001648:	20000274 	.word	0x20000274
 800164c:	08009a68 	.word	0x08009a68
 8001650:	20000276 	.word	0x20000276
 8001654:	08009a74 	.word	0x08009a74
 8001658:	2000027c 	.word	0x2000027c
 800165c:	08009a84 	.word	0x08009a84
 8001660:	20000278 	.word	0x20000278
 8001664:	08009a90 	.word	0x08009a90

08001668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b096      	sub	sp, #88	@ 0x58
 800166c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	2244      	movs	r2, #68	@ 0x44
 8001674:	2100      	movs	r1, #0
 8001676:	4618      	mov	r0, r3
 8001678:	f006 f8f5 	bl	8007866 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800167c:	463b      	mov	r3, r7
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
 8001682:	605a      	str	r2, [r3, #4]
 8001684:	609a      	str	r2, [r3, #8]
 8001686:	60da      	str	r2, [r3, #12]
 8001688:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800168a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800168e:	f001 ff2d 	bl	80034ec <HAL_PWREx_ControlVoltageScaling>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001698:	f000 f838 	bl	800170c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800169c:	2310      	movs	r3, #16
 800169e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80016a0:	2301      	movs	r3, #1
 80016a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80016a8:	2360      	movs	r3, #96	@ 0x60
 80016aa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ac:	2302      	movs	r3, #2
 80016ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80016b0:	2301      	movs	r3, #1
 80016b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016b4:	2301      	movs	r3, #1
 80016b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80016b8:	2328      	movs	r3, #40	@ 0x28
 80016ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80016bc:	2307      	movs	r3, #7
 80016be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016c0:	2302      	movs	r3, #2
 80016c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016c4:	2302      	movs	r3, #2
 80016c6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	4618      	mov	r0, r3
 80016ce:	f001 ff63 	bl	8003598 <HAL_RCC_OscConfig>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <SystemClock_Config+0x74>
  {
    Error_Handler();
 80016d8:	f000 f818 	bl	800170c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016dc:	230f      	movs	r3, #15
 80016de:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016e0:	2303      	movs	r3, #3
 80016e2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016e4:	2300      	movs	r3, #0
 80016e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ec:	2300      	movs	r3, #0
 80016ee:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80016f0:	463b      	mov	r3, r7
 80016f2:	2104      	movs	r1, #4
 80016f4:	4618      	mov	r0, r3
 80016f6:	f002 fb2b 	bl	8003d50 <HAL_RCC_ClockConfig>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001700:	f000 f804 	bl	800170c <Error_Handler>
  }
}
 8001704:	bf00      	nop
 8001706:	3758      	adds	r7, #88	@ 0x58
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001710:	b672      	cpsid	i
}
 8001712:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <Error_Handler+0x8>

08001718 <mpu6050_WriteReg>:
	uint8_t value = 0;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, reg, 1, &value, 1, 100);
	return value;
}

void mpu6050_WriteReg(uint8_t reg, uint8_t value){
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af04      	add	r7, sp, #16
 800171e:	4603      	mov	r3, r0
 8001720:	460a      	mov	r2, r1
 8001722:	71fb      	strb	r3, [r7, #7]
 8001724:	4613      	mov	r3, r2
 8001726:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, reg, 1, &value, 1, 100);
 8001728:	79fb      	ldrb	r3, [r7, #7]
 800172a:	b29a      	uxth	r2, r3
 800172c:	2364      	movs	r3, #100	@ 0x64
 800172e:	9302      	str	r3, [sp, #8]
 8001730:	2301      	movs	r3, #1
 8001732:	9301      	str	r3, [sp, #4]
 8001734:	1dbb      	adds	r3, r7, #6
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2301      	movs	r3, #1
 800173a:	21d0      	movs	r1, #208	@ 0xd0
 800173c:	4803      	ldr	r0, [pc, #12]	@ (800174c <mpu6050_WriteReg+0x34>)
 800173e:	f001 f93f 	bl	80029c0 <HAL_I2C_Mem_Write>
}
 8001742:	bf00      	nop
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	200001f0 	.word	0x200001f0

08001750 <mpu6050_ReadRawAccelGyro>:

void mpu6050_ReadRawAccelGyro(int16_t *accel, int16_t *gyro){
 8001750:	b580      	push	{r7, lr}
 8001752:	b08a      	sub	sp, #40	@ 0x28
 8001754:	af04      	add	r7, sp, #16
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
	uint8_t buf[14];

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H, 1, buf, 14, 100);
 800175a:	2364      	movs	r3, #100	@ 0x64
 800175c:	9302      	str	r3, [sp, #8]
 800175e:	230e      	movs	r3, #14
 8001760:	9301      	str	r3, [sp, #4]
 8001762:	f107 0308 	add.w	r3, r7, #8
 8001766:	9300      	str	r3, [sp, #0]
 8001768:	2301      	movs	r3, #1
 800176a:	223b      	movs	r2, #59	@ 0x3b
 800176c:	21d0      	movs	r1, #208	@ 0xd0
 800176e:	4823      	ldr	r0, [pc, #140]	@ (80017fc <mpu6050_ReadRawAccelGyro+0xac>)
 8001770:	f001 fa3a 	bl	8002be8 <HAL_I2C_Mem_Read>

	accel[0] = (int16_t)(buf[0] << 8 | buf[1]);
 8001774:	7a3b      	ldrb	r3, [r7, #8]
 8001776:	b21b      	sxth	r3, r3
 8001778:	021b      	lsls	r3, r3, #8
 800177a:	b21a      	sxth	r2, r3
 800177c:	7a7b      	ldrb	r3, [r7, #9]
 800177e:	b21b      	sxth	r3, r3
 8001780:	4313      	orrs	r3, r2
 8001782:	b21a      	sxth	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	801a      	strh	r2, [r3, #0]
	accel[1] = (int16_t)(buf[2] << 8 | buf[3]);
 8001788:	7abb      	ldrb	r3, [r7, #10]
 800178a:	b21b      	sxth	r3, r3
 800178c:	021b      	lsls	r3, r3, #8
 800178e:	b219      	sxth	r1, r3
 8001790:	7afb      	ldrb	r3, [r7, #11]
 8001792:	b21a      	sxth	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	3302      	adds	r3, #2
 8001798:	430a      	orrs	r2, r1
 800179a:	b212      	sxth	r2, r2
 800179c:	801a      	strh	r2, [r3, #0]
	accel[2] = (int16_t)(buf[4] << 8 | buf[5]);
 800179e:	7b3b      	ldrb	r3, [r7, #12]
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	021b      	lsls	r3, r3, #8
 80017a4:	b219      	sxth	r1, r3
 80017a6:	7b7b      	ldrb	r3, [r7, #13]
 80017a8:	b21a      	sxth	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	3304      	adds	r3, #4
 80017ae:	430a      	orrs	r2, r1
 80017b0:	b212      	sxth	r2, r2
 80017b2:	801a      	strh	r2, [r3, #0]

	gyro[0] = (int16_t)(buf[8] << 8 | buf[9]);
 80017b4:	7c3b      	ldrb	r3, [r7, #16]
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	021b      	lsls	r3, r3, #8
 80017ba:	b21a      	sxth	r2, r3
 80017bc:	7c7b      	ldrb	r3, [r7, #17]
 80017be:	b21b      	sxth	r3, r3
 80017c0:	4313      	orrs	r3, r2
 80017c2:	b21a      	sxth	r2, r3
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	801a      	strh	r2, [r3, #0]
	gyro[1] = (int16_t)(buf[10] << 8 | buf[11]);
 80017c8:	7cbb      	ldrb	r3, [r7, #18]
 80017ca:	b21b      	sxth	r3, r3
 80017cc:	021b      	lsls	r3, r3, #8
 80017ce:	b219      	sxth	r1, r3
 80017d0:	7cfb      	ldrb	r3, [r7, #19]
 80017d2:	b21a      	sxth	r2, r3
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	3302      	adds	r3, #2
 80017d8:	430a      	orrs	r2, r1
 80017da:	b212      	sxth	r2, r2
 80017dc:	801a      	strh	r2, [r3, #0]
	gyro[2] = (int16_t)(buf[12] << 8 | buf[13]);
 80017de:	7d3b      	ldrb	r3, [r7, #20]
 80017e0:	b21b      	sxth	r3, r3
 80017e2:	021b      	lsls	r3, r3, #8
 80017e4:	b219      	sxth	r1, r3
 80017e6:	7d7b      	ldrb	r3, [r7, #21]
 80017e8:	b21a      	sxth	r2, r3
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	3304      	adds	r3, #4
 80017ee:	430a      	orrs	r2, r1
 80017f0:	b212      	sxth	r2, r2
 80017f2:	801a      	strh	r2, [r3, #0]
}
 80017f4:	bf00      	nop
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	200001f0 	.word	0x200001f0

08001800 <mpu6050_ReadScaledAccelGyro>:

void mpu6050_ReadScaledAccelGyro(float *accelScaled, float *gyroScaled){
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
	int16_t accel[3], gyro[3];
	mpu6050_ReadRawAccelGyro(accel, gyro);
 800180a:	f107 020c 	add.w	r2, r7, #12
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	4611      	mov	r1, r2
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff ff9b 	bl	8001750 <mpu6050_ReadRawAccelGyro>
//	for(int i=0; i<3; i++){
//		accelScaled[i] = (accel[i] + accelConstBias[i]) / 16384.0f;
//		gyroScaled[i] = (gyro[i] + gyroConstBias[i]) / 131.0f;
//	}

	for(int i=0; i<3; i++){
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
 800181e:	e036      	b.n	800188e <mpu6050_ReadScaledAccelGyro+0x8e>
			accelScaled[i] = (accel[i] + accelConstBias[i]) / 8192.0f;
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	3320      	adds	r3, #32
 8001826:	443b      	add	r3, r7
 8001828:	f933 3c0c 	ldrsh.w	r3, [r3, #-12]
 800182c:	4619      	mov	r1, r3
 800182e:	4a1c      	ldr	r2, [pc, #112]	@ (80018a0 <mpu6050_ReadScaledAccelGyro+0xa0>)
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001836:	440b      	add	r3, r1
 8001838:	ee07 3a90 	vmov	s15, r3
 800183c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	4413      	add	r3, r2
 8001848:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80018a4 <mpu6050_ReadScaledAccelGyro+0xa4>
 800184c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001850:	edc3 7a00 	vstr	s15, [r3]
			gyroScaled[i] = (gyro[i] + gyroConstBias[i]) / 32.8f;
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	005b      	lsls	r3, r3, #1
 8001858:	3320      	adds	r3, #32
 800185a:	443b      	add	r3, r7
 800185c:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8001860:	4619      	mov	r1, r3
 8001862:	4a11      	ldr	r2, [pc, #68]	@ (80018a8 <mpu6050_ReadScaledAccelGyro+0xa8>)
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800186a:	440b      	add	r3, r1
 800186c:	ee07 3a90 	vmov	s15, r3
 8001870:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	4413      	add	r3, r2
 800187c:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80018ac <mpu6050_ReadScaledAccelGyro+0xac>
 8001880:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001884:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0; i<3; i++){
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	3301      	adds	r3, #1
 800188c:	61fb      	str	r3, [r7, #28]
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	2b02      	cmp	r3, #2
 8001892:	ddc5      	ble.n	8001820 <mpu6050_ReadScaledAccelGyro+0x20>
		}
}
 8001894:	bf00      	nop
 8001896:	bf00      	nop
 8001898:	3720      	adds	r7, #32
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	08009aa0 	.word	0x08009aa0
 80018a4:	46000000 	.word	0x46000000
 80018a8:	08009aa8 	.word	0x08009aa8
 80018ac:	42033333 	.word	0x42033333

080018b0 <mpu6050_ReadRoll>:
		printf("Gyro: %d %d %d\n", gyroBias[0], gyroBias[1], gyroBias[2]);
		counter = 0;
	}
}

void mpu6050_ReadRoll(float *retRoll, float *retDGyro, float *accelScaled, float *gyroScaled){
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08e      	sub	sp, #56	@ 0x38
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
 80018bc:	603b      	str	r3, [r7, #0]
	static float rollGyro = 0;
	static float roll = 0;
	static float DGyro = 0;
	float alpha = 0.3f;
 80018be:	4b50      	ldr	r3, [pc, #320]	@ (8001a00 <mpu6050_ReadRoll+0x150>)
 80018c0:	633b      	str	r3, [r7, #48]	@ 0x30

	float accel[3], gyro[3];
	mpu6050_ReadScaledAccelGyro(accel, gyro);
 80018c2:	f107 0214 	add.w	r2, r7, #20
 80018c6:	f107 0320 	add.w	r3, r7, #32
 80018ca:	4611      	mov	r1, r2
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff97 	bl	8001800 <mpu6050_ReadScaledAccelGyro>

	// Accelerometer
	float rollAcc = atan2f(accel[1], accel[2]) * (180.0f / M_PI);
 80018d2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80018d6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80018da:	eef0 0a47 	vmov.f32	s1, s14
 80018de:	eeb0 0a67 	vmov.f32	s0, s15
 80018e2:	f007 fee7 	bl	80096b4 <atan2f>
 80018e6:	ee10 3a10 	vmov	r3, s0
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7fe fe2c 	bl	8000548 <__aeabi_f2d>
 80018f0:	a341      	add	r3, pc, #260	@ (adr r3, 80019f8 <mpu6050_ReadRoll+0x148>)
 80018f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f6:	f7fe fe7f 	bl	80005f8 <__aeabi_dmul>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	4610      	mov	r0, r2
 8001900:	4619      	mov	r1, r3
 8001902:	f7ff f951 	bl	8000ba8 <__aeabi_d2f>
 8001906:	4603      	mov	r3, r0
 8001908:	62fb      	str	r3, [r7, #44]	@ 0x2c
	retRoll[0] = rollAcc;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800190e:	601a      	str	r2, [r3, #0]

	// Gyro
	rollGyro = rollGyro + gyro[0] * 0.01f;
 8001910:	edd7 7a05 	vldr	s15, [r7, #20]
 8001914:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001a04 <mpu6050_ReadRoll+0x154>
 8001918:	ee27 7a87 	vmul.f32	s14, s15, s14
 800191c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a08 <mpu6050_ReadRoll+0x158>)
 800191e:	edd3 7a00 	vldr	s15, [r3]
 8001922:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001926:	4b38      	ldr	r3, [pc, #224]	@ (8001a08 <mpu6050_ReadRoll+0x158>)
 8001928:	edc3 7a00 	vstr	s15, [r3]
	retRoll[1] = rollGyro;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	3304      	adds	r3, #4
 8001930:	4a35      	ldr	r2, [pc, #212]	@ (8001a08 <mpu6050_ReadRoll+0x158>)
 8001932:	6812      	ldr	r2, [r2, #0]
 8001934:	601a      	str	r2, [r3, #0]

	// Sensor fusion
	roll = a*(roll+(gyro[0]*0.01f)) + (1.0f-a)*rollAcc;
 8001936:	edd7 7a05 	vldr	s15, [r7, #20]
 800193a:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001a04 <mpu6050_ReadRoll+0x154>
 800193e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001942:	4b32      	ldr	r3, [pc, #200]	@ (8001a0c <mpu6050_ReadRoll+0x15c>)
 8001944:	edd3 7a00 	vldr	s15, [r3]
 8001948:	ee77 7a27 	vadd.f32	s15, s14, s15
 800194c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001a10 <mpu6050_ReadRoll+0x160>
 8001950:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001954:	eddf 7a2e 	vldr	s15, [pc, #184]	@ 8001a10 <mpu6050_ReadRoll+0x160>
 8001958:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800195c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001960:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001964:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001968:	ee77 7a27 	vadd.f32	s15, s14, s15
 800196c:	4b27      	ldr	r3, [pc, #156]	@ (8001a0c <mpu6050_ReadRoll+0x15c>)
 800196e:	edc3 7a00 	vstr	s15, [r3]
	retRoll[2] = roll;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	3308      	adds	r3, #8
 8001976:	4a25      	ldr	r2, [pc, #148]	@ (8001a0c <mpu6050_ReadRoll+0x15c>)
 8001978:	6812      	ldr	r2, [r2, #0]
 800197a:	601a      	str	r2, [r3, #0]

	// Gyro for D
	DGyro = alpha * DGyro + (1.f-alpha) * gyro[0];
 800197c:	4b25      	ldr	r3, [pc, #148]	@ (8001a14 <mpu6050_ReadRoll+0x164>)
 800197e:	ed93 7a00 	vldr	s14, [r3]
 8001982:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001986:	ee27 7a27 	vmul.f32	s14, s14, s15
 800198a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800198e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001992:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001996:	edd7 7a05 	vldr	s15, [r7, #20]
 800199a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800199e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a14 <mpu6050_ReadRoll+0x164>)
 80019a4:	edc3 7a00 	vstr	s15, [r3]
	*retDGyro = DGyro;
 80019a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a14 <mpu6050_ReadRoll+0x164>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	601a      	str	r2, [r3, #0]

	// Scaled values for debug
	for(int i=0; i<3; i++){
 80019b0:	2300      	movs	r3, #0
 80019b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80019b4:	e018      	b.n	80019e8 <mpu6050_ReadRoll+0x138>
		accelScaled[i] = accel[i];
 80019b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	4413      	add	r3, r2
 80019be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80019c0:	0092      	lsls	r2, r2, #2
 80019c2:	3238      	adds	r2, #56	@ 0x38
 80019c4:	443a      	add	r2, r7
 80019c6:	3a18      	subs	r2, #24
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	601a      	str	r2, [r3, #0]
		gyroScaled[i] = gyro[i];
 80019cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019ce:	009b      	lsls	r3, r3, #2
 80019d0:	683a      	ldr	r2, [r7, #0]
 80019d2:	4413      	add	r3, r2
 80019d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80019d6:	0092      	lsls	r2, r2, #2
 80019d8:	3238      	adds	r2, #56	@ 0x38
 80019da:	443a      	add	r2, r7
 80019dc:	3a24      	subs	r2, #36	@ 0x24
 80019de:	6812      	ldr	r2, [r2, #0]
 80019e0:	601a      	str	r2, [r3, #0]
	for(int i=0; i<3; i++){
 80019e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019e4:	3301      	adds	r3, #1
 80019e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80019e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	dde3      	ble.n	80019b6 <mpu6050_ReadRoll+0x106>
	}
}
 80019ee:	bf00      	nop
 80019f0:	bf00      	nop
 80019f2:	3738      	adds	r7, #56	@ 0x38
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	1a63c1f8 	.word	0x1a63c1f8
 80019fc:	404ca5dc 	.word	0x404ca5dc
 8001a00:	3e99999a 	.word	0x3e99999a
 8001a04:	3c23d70a 	.word	0x3c23d70a
 8001a08:	20000280 	.word	0x20000280
 8001a0c:	20000284 	.word	0x20000284
 8001a10:	3f7ae148 	.word	0x3f7ae148
 8001a14:	20000288 	.word	0x20000288

08001a18 <mpu6050_Init>:

void mpu6050_Init(void){
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
	mpu6050_WriteReg(PWR_MGMT_1, 0x01);
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	206b      	movs	r0, #107	@ 0x6b
 8001a20:	f7ff fe7a 	bl	8001718 <mpu6050_WriteReg>
	HAL_Delay(10);
 8001a24:	200a      	movs	r0, #10
 8001a26:	f000 fc1f 	bl	8002268 <HAL_Delay>

	//Gyro +-1000 dps
	mpu6050_WriteReg(0x1B, 0x10);
 8001a2a:	2110      	movs	r1, #16
 8001a2c:	201b      	movs	r0, #27
 8001a2e:	f7ff fe73 	bl	8001718 <mpu6050_WriteReg>

	//Accel +- 4g
	mpu6050_WriteReg(0x1C, 0x08);
 8001a32:	2108      	movs	r1, #8
 8001a34:	201c      	movs	r0, #28
 8001a36:	f7ff fe6f 	bl	8001718 <mpu6050_WriteReg>

	HAL_Delay(100);
 8001a3a:	2064      	movs	r0, #100	@ 0x64
 8001a3c:	f000 fc14 	bl	8002268 <HAL_Delay>
}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a56:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	607b      	str	r3, [r7, #4]
 8001a60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a66:	4a08      	ldr	r2, [pc, #32]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a6e:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <HAL_MspInit+0x44>)
 8001a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a76:	603b      	str	r3, [r7, #0]
 8001a78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	40021000 	.word	0x40021000

08001a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <NMI_Handler+0x4>

08001a94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <HardFault_Handler+0x4>

08001a9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <MemManage_Handler+0x4>

08001aa4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <BusFault_Handler+0x4>

08001aac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <UsageFault_Handler+0x4>

08001ab4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ae2:	f000 fba1 	bl	8002228 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001af0:	4802      	ldr	r0, [pc, #8]	@ (8001afc <TIM6_DAC_IRQHandler+0x10>)
 8001af2:	f003 fb71 	bl	80051d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000328 	.word	0x20000328

08001b00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return 1;
 8001b04:	2301      	movs	r3, #1
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <_kill>:

int _kill(int pid, int sig)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b1a:	f005 fef7 	bl	800790c <__errno>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2216      	movs	r2, #22
 8001b22:	601a      	str	r2, [r3, #0]
  return -1;
 8001b24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <_exit>:

void _exit (int status)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b38:	f04f 31ff 	mov.w	r1, #4294967295
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff ffe7 	bl	8001b10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b42:	bf00      	nop
 8001b44:	e7fd      	b.n	8001b42 <_exit+0x12>

08001b46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b086      	sub	sp, #24
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	60f8      	str	r0, [r7, #12]
 8001b4e:	60b9      	str	r1, [r7, #8]
 8001b50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]
 8001b56:	e00a      	b.n	8001b6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b58:	f3af 8000 	nop.w
 8001b5c:	4601      	mov	r1, r0
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	1c5a      	adds	r2, r3, #1
 8001b62:	60ba      	str	r2, [r7, #8]
 8001b64:	b2ca      	uxtb	r2, r1
 8001b66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	697a      	ldr	r2, [r7, #20]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	dbf0      	blt.n	8001b58 <_read+0x12>
  }

  return len;
 8001b76:	687b      	ldr	r3, [r7, #4]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3718      	adds	r7, #24
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	e009      	b.n	8001ba6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	1c5a      	adds	r2, r3, #1
 8001b96:	60ba      	str	r2, [r7, #8]
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff fae2 	bl	8001164 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	617b      	str	r3, [r7, #20]
 8001ba6:	697a      	ldr	r2, [r7, #20]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	dbf1      	blt.n	8001b92 <_write+0x12>
  }
  return len;
 8001bae:	687b      	ldr	r3, [r7, #4]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <_close>:

int _close(int file)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001be0:	605a      	str	r2, [r3, #4]
  return 0;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <_isatty>:

int _isatty(int file)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bf8:	2301      	movs	r3, #1
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr

08001c06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c06:	b480      	push	{r7}
 8001c08:	b085      	sub	sp, #20
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	60f8      	str	r0, [r7, #12]
 8001c0e:	60b9      	str	r1, [r7, #8]
 8001c10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3714      	adds	r7, #20
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c28:	4a14      	ldr	r2, [pc, #80]	@ (8001c7c <_sbrk+0x5c>)
 8001c2a:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <_sbrk+0x60>)
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c34:	4b13      	ldr	r3, [pc, #76]	@ (8001c84 <_sbrk+0x64>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d102      	bne.n	8001c42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c3c:	4b11      	ldr	r3, [pc, #68]	@ (8001c84 <_sbrk+0x64>)
 8001c3e:	4a12      	ldr	r2, [pc, #72]	@ (8001c88 <_sbrk+0x68>)
 8001c40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c42:	4b10      	ldr	r3, [pc, #64]	@ (8001c84 <_sbrk+0x64>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4413      	add	r3, r2
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d207      	bcs.n	8001c60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c50:	f005 fe5c 	bl	800790c <__errno>
 8001c54:	4603      	mov	r3, r0
 8001c56:	220c      	movs	r2, #12
 8001c58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5e:	e009      	b.n	8001c74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c60:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <_sbrk+0x64>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c66:	4b07      	ldr	r3, [pc, #28]	@ (8001c84 <_sbrk+0x64>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4a05      	ldr	r2, [pc, #20]	@ (8001c84 <_sbrk+0x64>)
 8001c70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c72:	68fb      	ldr	r3, [r7, #12]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20018000 	.word	0x20018000
 8001c80:	00000400 	.word	0x00000400
 8001c84:	2000028c 	.word	0x2000028c
 8001c88:	20000550 	.word	0x20000550

08001c8c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c90:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <SystemInit+0x20>)
 8001c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c96:	4a05      	ldr	r2, [pc, #20]	@ (8001cac <SystemInit+0x20>)
 8001c98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000ed00 	.word	0xe000ed00

08001cb0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08c      	sub	sp, #48	@ 0x30
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cb6:	f107 030c 	add.w	r3, r7, #12
 8001cba:	2224      	movs	r2, #36	@ 0x24
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f005 fdd1 	bl	8007866 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc4:	463b      	mov	r3, r7
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]
 8001ccc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cce:	4b21      	ldr	r3, [pc, #132]	@ (8001d54 <MX_TIM2_Init+0xa4>)
 8001cd0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cd4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cd6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d54 <MX_TIM2_Init+0xa4>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8001d54 <MX_TIM2_Init+0xa4>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d54 <MX_TIM2_Init+0xa4>)
 8001ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ce8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cea:	4b1a      	ldr	r3, [pc, #104]	@ (8001d54 <MX_TIM2_Init+0xa4>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cf0:	4b18      	ldr	r3, [pc, #96]	@ (8001d54 <MX_TIM2_Init+0xa4>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d02:	2300      	movs	r3, #0
 8001d04:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d12:	2300      	movs	r3, #0
 8001d14:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001d16:	2300      	movs	r3, #0
 8001d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001d1a:	f107 030c 	add.w	r3, r7, #12
 8001d1e:	4619      	mov	r1, r3
 8001d20:	480c      	ldr	r0, [pc, #48]	@ (8001d54 <MX_TIM2_Init+0xa4>)
 8001d22:	f003 f925 	bl	8004f70 <HAL_TIM_Encoder_Init>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001d2c:	f7ff fcee 	bl	800170c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d30:	2300      	movs	r3, #0
 8001d32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d34:	2300      	movs	r3, #0
 8001d36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d38:	463b      	mov	r3, r7
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4805      	ldr	r0, [pc, #20]	@ (8001d54 <MX_TIM2_Init+0xa4>)
 8001d3e:	f004 f9cb 	bl	80060d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001d48:	f7ff fce0 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d4c:	bf00      	nop
 8001d4e:	3730      	adds	r7, #48	@ 0x30
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20000290 	.word	0x20000290

08001d58 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08e      	sub	sp, #56	@ 0x38
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d6c:	f107 031c 	add.w	r3, r7, #28
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d78:	463b      	mov	r3, r7
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	611a      	str	r2, [r3, #16]
 8001d86:	615a      	str	r2, [r3, #20]
 8001d88:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d8a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001d8c:	4a2d      	ldr	r2, [pc, #180]	@ (8001e44 <MX_TIM3_Init+0xec>)
 8001d8e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8001d90:	4b2b      	ldr	r3, [pc, #172]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001d92:	224f      	movs	r2, #79	@ 0x4f
 8001d94:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d96:	4b2a      	ldr	r3, [pc, #168]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8001d9c:	4b28      	ldr	r3, [pc, #160]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001d9e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001da2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001da4:	4b26      	ldr	r3, [pc, #152]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001daa:	4b25      	ldr	r3, [pc, #148]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001db0:	4823      	ldr	r0, [pc, #140]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001db2:	f002 fead 	bl	8004b10 <HAL_TIM_Base_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001dbc:	f7ff fca6 	bl	800170c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001dc6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dca:	4619      	mov	r1, r3
 8001dcc:	481c      	ldr	r0, [pc, #112]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001dce:	f003 fc1f 	bl	8005610 <HAL_TIM_ConfigClockSource>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001dd8:	f7ff fc98 	bl	800170c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ddc:	4818      	ldr	r0, [pc, #96]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001dde:	f002 ff5f 	bl	8004ca0 <HAL_TIM_PWM_Init>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001de8:	f7ff fc90 	bl	800170c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dec:	2300      	movs	r3, #0
 8001dee:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df0:	2300      	movs	r3, #0
 8001df2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001df4:	f107 031c 	add.w	r3, r7, #28
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4811      	ldr	r0, [pc, #68]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001dfc:	f004 f96c 	bl	80060d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001e06:	f7ff fc81 	bl	800170c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e0a:	2360      	movs	r3, #96	@ 0x60
 8001e0c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e12:	2300      	movs	r3, #0
 8001e14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e16:	2300      	movs	r3, #0
 8001e18:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e1a:	463b      	mov	r3, r7
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4807      	ldr	r0, [pc, #28]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001e22:	f003 fae1 	bl	80053e8 <HAL_TIM_PWM_ConfigChannel>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001e2c:	f7ff fc6e 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e30:	4803      	ldr	r0, [pc, #12]	@ (8001e40 <MX_TIM3_Init+0xe8>)
 8001e32:	f000 f8b9 	bl	8001fa8 <HAL_TIM_MspPostInit>

}
 8001e36:	bf00      	nop
 8001e38:	3738      	adds	r7, #56	@ 0x38
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	200002dc 	.word	0x200002dc
 8001e44:	40000400 	.word	0x40000400

08001e48 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e4e:	1d3b      	adds	r3, r7, #4
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	605a      	str	r2, [r3, #4]
 8001e56:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001e58:	4b14      	ldr	r3, [pc, #80]	@ (8001eac <MX_TIM6_Init+0x64>)
 8001e5a:	4a15      	ldr	r2, [pc, #84]	@ (8001eb0 <MX_TIM6_Init+0x68>)
 8001e5c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000-1;
 8001e5e:	4b13      	ldr	r3, [pc, #76]	@ (8001eac <MX_TIM6_Init+0x64>)
 8001e60:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001e64:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e66:	4b11      	ldr	r3, [pc, #68]	@ (8001eac <MX_TIM6_Init+0x64>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100-1;
 8001e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001eac <MX_TIM6_Init+0x64>)
 8001e6e:	2263      	movs	r2, #99	@ 0x63
 8001e70:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e72:	4b0e      	ldr	r3, [pc, #56]	@ (8001eac <MX_TIM6_Init+0x64>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e78:	480c      	ldr	r0, [pc, #48]	@ (8001eac <MX_TIM6_Init+0x64>)
 8001e7a:	f002 fe49 	bl	8004b10 <HAL_TIM_Base_Init>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001e84:	f7ff fc42 	bl	800170c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e90:	1d3b      	adds	r3, r7, #4
 8001e92:	4619      	mov	r1, r3
 8001e94:	4805      	ldr	r0, [pc, #20]	@ (8001eac <MX_TIM6_Init+0x64>)
 8001e96:	f004 f91f 	bl	80060d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001ea0:	f7ff fc34 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001ea4:	bf00      	nop
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	20000328 	.word	0x20000328
 8001eb0:	40001000 	.word	0x40001000

08001eb4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	@ 0x28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
 8001eca:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ed4:	d128      	bne.n	8001f28 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ed6:	4b16      	ldr	r3, [pc, #88]	@ (8001f30 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eda:	4a15      	ldr	r2, [pc, #84]	@ (8001f30 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ee2:	4b13      	ldr	r3, [pc, #76]	@ (8001f30 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eee:	4b10      	ldr	r3, [pc, #64]	@ (8001f30 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef2:	4a0f      	ldr	r2, [pc, #60]	@ (8001f30 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ef4:	f043 0301 	orr.w	r3, r3, #1
 8001ef8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001efa:	4b0d      	ldr	r3, [pc, #52]	@ (8001f30 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f06:	2303      	movs	r3, #3
 8001f08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f12:	2300      	movs	r3, #0
 8001f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f16:	2301      	movs	r3, #1
 8001f18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1a:	f107 0314 	add.w	r3, r7, #20
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f24:	f000 fad6 	bl	80024d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001f28:	bf00      	nop
 8001f2a:	3728      	adds	r7, #40	@ 0x28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40021000 	.word	0x40021000

08001f34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a16      	ldr	r2, [pc, #88]	@ (8001f9c <HAL_TIM_Base_MspInit+0x68>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d10c      	bne.n	8001f60 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f46:	4b16      	ldr	r3, [pc, #88]	@ (8001fa0 <HAL_TIM_Base_MspInit+0x6c>)
 8001f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f4a:	4a15      	ldr	r2, [pc, #84]	@ (8001fa0 <HAL_TIM_Base_MspInit+0x6c>)
 8001f4c:	f043 0302 	orr.w	r3, r3, #2
 8001f50:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f52:	4b13      	ldr	r3, [pc, #76]	@ (8001fa0 <HAL_TIM_Base_MspInit+0x6c>)
 8001f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001f5e:	e018      	b.n	8001f92 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM6)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa4 <HAL_TIM_Base_MspInit+0x70>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d113      	bne.n	8001f92 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa0 <HAL_TIM_Base_MspInit+0x6c>)
 8001f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6e:	4a0c      	ldr	r2, [pc, #48]	@ (8001fa0 <HAL_TIM_Base_MspInit+0x6c>)
 8001f70:	f043 0310 	orr.w	r3, r3, #16
 8001f74:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f76:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa0 <HAL_TIM_Base_MspInit+0x6c>)
 8001f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7a:	f003 0310 	and.w	r3, r3, #16
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 10, 0);
 8001f82:	2200      	movs	r2, #0
 8001f84:	210a      	movs	r1, #10
 8001f86:	2036      	movs	r0, #54	@ 0x36
 8001f88:	f000 fa6d 	bl	8002466 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f8c:	2036      	movs	r0, #54	@ 0x36
 8001f8e:	f000 fa86 	bl	800249e <HAL_NVIC_EnableIRQ>
}
 8001f92:	bf00      	nop
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40000400 	.word	0x40000400
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	40001000 	.word	0x40001000

08001fa8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b088      	sub	sp, #32
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb0:	f107 030c 	add.w	r3, r7, #12
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	609a      	str	r2, [r3, #8]
 8001fbc:	60da      	str	r2, [r3, #12]
 8001fbe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a11      	ldr	r2, [pc, #68]	@ (800200c <HAL_TIM_MspPostInit+0x64>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d11c      	bne.n	8002004 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fca:	4b11      	ldr	r3, [pc, #68]	@ (8002010 <HAL_TIM_MspPostInit+0x68>)
 8001fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fce:	4a10      	ldr	r2, [pc, #64]	@ (8002010 <HAL_TIM_MspPostInit+0x68>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <HAL_TIM_MspPostInit+0x68>)
 8001fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fe2:	2340      	movs	r3, #64	@ 0x40
 8001fe4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff6:	f107 030c 	add.w	r3, r7, #12
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002000:	f000 fa68 	bl	80024d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002004:	bf00      	nop
 8002006:	3720      	adds	r7, #32
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40000400 	.word	0x40000400
 8002010:	40021000 	.word	0x40021000

08002014 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002018:	4b14      	ldr	r3, [pc, #80]	@ (800206c <MX_USART2_UART_Init+0x58>)
 800201a:	4a15      	ldr	r2, [pc, #84]	@ (8002070 <MX_USART2_UART_Init+0x5c>)
 800201c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800201e:	4b13      	ldr	r3, [pc, #76]	@ (800206c <MX_USART2_UART_Init+0x58>)
 8002020:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002024:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002026:	4b11      	ldr	r3, [pc, #68]	@ (800206c <MX_USART2_UART_Init+0x58>)
 8002028:	2200      	movs	r2, #0
 800202a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800202c:	4b0f      	ldr	r3, [pc, #60]	@ (800206c <MX_USART2_UART_Init+0x58>)
 800202e:	2200      	movs	r2, #0
 8002030:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002032:	4b0e      	ldr	r3, [pc, #56]	@ (800206c <MX_USART2_UART_Init+0x58>)
 8002034:	2200      	movs	r2, #0
 8002036:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002038:	4b0c      	ldr	r3, [pc, #48]	@ (800206c <MX_USART2_UART_Init+0x58>)
 800203a:	220c      	movs	r2, #12
 800203c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800203e:	4b0b      	ldr	r3, [pc, #44]	@ (800206c <MX_USART2_UART_Init+0x58>)
 8002040:	2200      	movs	r2, #0
 8002042:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002044:	4b09      	ldr	r3, [pc, #36]	@ (800206c <MX_USART2_UART_Init+0x58>)
 8002046:	2200      	movs	r2, #0
 8002048:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800204a:	4b08      	ldr	r3, [pc, #32]	@ (800206c <MX_USART2_UART_Init+0x58>)
 800204c:	2200      	movs	r2, #0
 800204e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002050:	4b06      	ldr	r3, [pc, #24]	@ (800206c <MX_USART2_UART_Init+0x58>)
 8002052:	2200      	movs	r2, #0
 8002054:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002056:	4805      	ldr	r0, [pc, #20]	@ (800206c <MX_USART2_UART_Init+0x58>)
 8002058:	f004 f8e4 	bl	8006224 <HAL_UART_Init>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002062:	f7ff fb53 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000374 	.word	0x20000374
 8002070:	40004400 	.word	0x40004400

08002074 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b0ac      	sub	sp, #176	@ 0xb0
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	2288      	movs	r2, #136	@ 0x88
 8002092:	2100      	movs	r1, #0
 8002094:	4618      	mov	r0, r3
 8002096:	f005 fbe6 	bl	8007866 <memset>
  if(uartHandle->Instance==USART2)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a21      	ldr	r2, [pc, #132]	@ (8002124 <HAL_UART_MspInit+0xb0>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d13b      	bne.n	800211c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80020a4:	2302      	movs	r3, #2
 80020a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80020a8:	2300      	movs	r3, #0
 80020aa:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	4618      	mov	r0, r3
 80020b2:	f002 f871 	bl	8004198 <HAL_RCCEx_PeriphCLKConfig>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020bc:	f7ff fb26 	bl	800170c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020c0:	4b19      	ldr	r3, [pc, #100]	@ (8002128 <HAL_UART_MspInit+0xb4>)
 80020c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c4:	4a18      	ldr	r2, [pc, #96]	@ (8002128 <HAL_UART_MspInit+0xb4>)
 80020c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80020cc:	4b16      	ldr	r3, [pc, #88]	@ (8002128 <HAL_UART_MspInit+0xb4>)
 80020ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d8:	4b13      	ldr	r3, [pc, #76]	@ (8002128 <HAL_UART_MspInit+0xb4>)
 80020da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020dc:	4a12      	ldr	r2, [pc, #72]	@ (8002128 <HAL_UART_MspInit+0xb4>)
 80020de:	f043 0301 	orr.w	r3, r3, #1
 80020e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020e4:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <HAL_UART_MspInit+0xb4>)
 80020e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	60fb      	str	r3, [r7, #12]
 80020ee:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020f0:	230c      	movs	r3, #12
 80020f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f6:	2302      	movs	r3, #2
 80020f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002102:	2303      	movs	r3, #3
 8002104:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002108:	2307      	movs	r3, #7
 800210a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002112:	4619      	mov	r1, r3
 8002114:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002118:	f000 f9dc 	bl	80024d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800211c:	bf00      	nop
 800211e:	37b0      	adds	r7, #176	@ 0xb0
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40004400 	.word	0x40004400
 8002128:	40021000 	.word	0x40021000

0800212c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800212c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002164 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002130:	f7ff fdac 	bl	8001c8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002134:	480c      	ldr	r0, [pc, #48]	@ (8002168 <LoopForever+0x6>)
  ldr r1, =_edata
 8002136:	490d      	ldr	r1, [pc, #52]	@ (800216c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002138:	4a0d      	ldr	r2, [pc, #52]	@ (8002170 <LoopForever+0xe>)
  movs r3, #0
 800213a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800213c:	e002      	b.n	8002144 <LoopCopyDataInit>

0800213e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800213e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002140:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002142:	3304      	adds	r3, #4

08002144 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002144:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002146:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002148:	d3f9      	bcc.n	800213e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800214a:	4a0a      	ldr	r2, [pc, #40]	@ (8002174 <LoopForever+0x12>)
  ldr r4, =_ebss
 800214c:	4c0a      	ldr	r4, [pc, #40]	@ (8002178 <LoopForever+0x16>)
  movs r3, #0
 800214e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002150:	e001      	b.n	8002156 <LoopFillZerobss>

08002152 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002152:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002154:	3204      	adds	r2, #4

08002156 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002156:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002158:	d3fb      	bcc.n	8002152 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800215a:	f005 fbdd 	bl	8007918 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800215e:	f7ff f979 	bl	8001454 <main>

08002162 <LoopForever>:

LoopForever:
    b LoopForever
 8002162:	e7fe      	b.n	8002162 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002164:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002168:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800216c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002170:	08009eb4 	.word	0x08009eb4
  ldr r2, =_sbss
 8002174:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002178:	2000054c 	.word	0x2000054c

0800217c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800217c:	e7fe      	b.n	800217c <ADC1_2_IRQHandler>

0800217e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b082      	sub	sp, #8
 8002182:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002184:	2300      	movs	r3, #0
 8002186:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002188:	2003      	movs	r0, #3
 800218a:	f000 f961 	bl	8002450 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800218e:	2001      	movs	r0, #1
 8002190:	f000 f80e 	bl	80021b0 <HAL_InitTick>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d002      	beq.n	80021a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	71fb      	strb	r3, [r7, #7]
 800219e:	e001      	b.n	80021a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021a0:	f7ff fc50 	bl	8001a44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021a4:	79fb      	ldrb	r3, [r7, #7]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3708      	adds	r7, #8
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
	...

080021b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021b8:	2300      	movs	r3, #0
 80021ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021bc:	4b17      	ldr	r3, [pc, #92]	@ (800221c <HAL_InitTick+0x6c>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d023      	beq.n	800220c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021c4:	4b16      	ldr	r3, [pc, #88]	@ (8002220 <HAL_InitTick+0x70>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	4b14      	ldr	r3, [pc, #80]	@ (800221c <HAL_InitTick+0x6c>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	4619      	mov	r1, r3
 80021ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021da:	4618      	mov	r0, r3
 80021dc:	f000 f96d 	bl	80024ba <HAL_SYSTICK_Config>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d10f      	bne.n	8002206 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b0f      	cmp	r3, #15
 80021ea:	d809      	bhi.n	8002200 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021ec:	2200      	movs	r2, #0
 80021ee:	6879      	ldr	r1, [r7, #4]
 80021f0:	f04f 30ff 	mov.w	r0, #4294967295
 80021f4:	f000 f937 	bl	8002466 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002224 <HAL_InitTick+0x74>)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	e007      	b.n	8002210 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	73fb      	strb	r3, [r7, #15]
 8002204:	e004      	b.n	8002210 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002206:	2301      	movs	r3, #1
 8002208:	73fb      	strb	r3, [r7, #15]
 800220a:	e001      	b.n	8002210 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002210:	7bfb      	ldrb	r3, [r7, #15]
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000008 	.word	0x20000008
 8002220:	20000000 	.word	0x20000000
 8002224:	20000004 	.word	0x20000004

08002228 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800222c:	4b06      	ldr	r3, [pc, #24]	@ (8002248 <HAL_IncTick+0x20>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	461a      	mov	r2, r3
 8002232:	4b06      	ldr	r3, [pc, #24]	@ (800224c <HAL_IncTick+0x24>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4413      	add	r3, r2
 8002238:	4a04      	ldr	r2, [pc, #16]	@ (800224c <HAL_IncTick+0x24>)
 800223a:	6013      	str	r3, [r2, #0]
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	20000008 	.word	0x20000008
 800224c:	200003fc 	.word	0x200003fc

08002250 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  return uwTick;
 8002254:	4b03      	ldr	r3, [pc, #12]	@ (8002264 <HAL_GetTick+0x14>)
 8002256:	681b      	ldr	r3, [r3, #0]
}
 8002258:	4618      	mov	r0, r3
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	200003fc 	.word	0x200003fc

08002268 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002270:	f7ff ffee 	bl	8002250 <HAL_GetTick>
 8002274:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002280:	d005      	beq.n	800228e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002282:	4b0a      	ldr	r3, [pc, #40]	@ (80022ac <HAL_Delay+0x44>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	461a      	mov	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	4413      	add	r3, r2
 800228c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800228e:	bf00      	nop
 8002290:	f7ff ffde 	bl	8002250 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	68fa      	ldr	r2, [r7, #12]
 800229c:	429a      	cmp	r2, r3
 800229e:	d8f7      	bhi.n	8002290 <HAL_Delay+0x28>
  {
  }
}
 80022a0:	bf00      	nop
 80022a2:	bf00      	nop
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20000008 	.word	0x20000008

080022b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b085      	sub	sp, #20
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f003 0307 	and.w	r3, r3, #7
 80022be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022c0:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <__NVIC_SetPriorityGrouping+0x44>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022cc:	4013      	ands	r3, r2
 80022ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022e2:	4a04      	ldr	r2, [pc, #16]	@ (80022f4 <__NVIC_SetPriorityGrouping+0x44>)
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	60d3      	str	r3, [r2, #12]
}
 80022e8:	bf00      	nop
 80022ea:	3714      	adds	r7, #20
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr
 80022f4:	e000ed00 	.word	0xe000ed00

080022f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022fc:	4b04      	ldr	r3, [pc, #16]	@ (8002310 <__NVIC_GetPriorityGrouping+0x18>)
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	0a1b      	lsrs	r3, r3, #8
 8002302:	f003 0307 	and.w	r3, r3, #7
}
 8002306:	4618      	mov	r0, r3
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	e000ed00 	.word	0xe000ed00

08002314 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	2b00      	cmp	r3, #0
 8002324:	db0b      	blt.n	800233e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002326:	79fb      	ldrb	r3, [r7, #7]
 8002328:	f003 021f 	and.w	r2, r3, #31
 800232c:	4907      	ldr	r1, [pc, #28]	@ (800234c <__NVIC_EnableIRQ+0x38>)
 800232e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002332:	095b      	lsrs	r3, r3, #5
 8002334:	2001      	movs	r0, #1
 8002336:	fa00 f202 	lsl.w	r2, r0, r2
 800233a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	e000e100 	.word	0xe000e100

08002350 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	4603      	mov	r3, r0
 8002358:	6039      	str	r1, [r7, #0]
 800235a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800235c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002360:	2b00      	cmp	r3, #0
 8002362:	db0a      	blt.n	800237a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	b2da      	uxtb	r2, r3
 8002368:	490c      	ldr	r1, [pc, #48]	@ (800239c <__NVIC_SetPriority+0x4c>)
 800236a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800236e:	0112      	lsls	r2, r2, #4
 8002370:	b2d2      	uxtb	r2, r2
 8002372:	440b      	add	r3, r1
 8002374:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002378:	e00a      	b.n	8002390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	b2da      	uxtb	r2, r3
 800237e:	4908      	ldr	r1, [pc, #32]	@ (80023a0 <__NVIC_SetPriority+0x50>)
 8002380:	79fb      	ldrb	r3, [r7, #7]
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	3b04      	subs	r3, #4
 8002388:	0112      	lsls	r2, r2, #4
 800238a:	b2d2      	uxtb	r2, r2
 800238c:	440b      	add	r3, r1
 800238e:	761a      	strb	r2, [r3, #24]
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	e000e100 	.word	0xe000e100
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b089      	sub	sp, #36	@ 0x24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f003 0307 	and.w	r3, r3, #7
 80023b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	f1c3 0307 	rsb	r3, r3, #7
 80023be:	2b04      	cmp	r3, #4
 80023c0:	bf28      	it	cs
 80023c2:	2304      	movcs	r3, #4
 80023c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	3304      	adds	r3, #4
 80023ca:	2b06      	cmp	r3, #6
 80023cc:	d902      	bls.n	80023d4 <NVIC_EncodePriority+0x30>
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	3b03      	subs	r3, #3
 80023d2:	e000      	b.n	80023d6 <NVIC_EncodePriority+0x32>
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d8:	f04f 32ff 	mov.w	r2, #4294967295
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	fa02 f303 	lsl.w	r3, r2, r3
 80023e2:	43da      	mvns	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	401a      	ands	r2, r3
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023ec:	f04f 31ff 	mov.w	r1, #4294967295
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	fa01 f303 	lsl.w	r3, r1, r3
 80023f6:	43d9      	mvns	r1, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023fc:	4313      	orrs	r3, r2
         );
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3724      	adds	r7, #36	@ 0x24
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
	...

0800240c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3b01      	subs	r3, #1
 8002418:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800241c:	d301      	bcc.n	8002422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800241e:	2301      	movs	r3, #1
 8002420:	e00f      	b.n	8002442 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002422:	4a0a      	ldr	r2, [pc, #40]	@ (800244c <SysTick_Config+0x40>)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3b01      	subs	r3, #1
 8002428:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800242a:	210f      	movs	r1, #15
 800242c:	f04f 30ff 	mov.w	r0, #4294967295
 8002430:	f7ff ff8e 	bl	8002350 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002434:	4b05      	ldr	r3, [pc, #20]	@ (800244c <SysTick_Config+0x40>)
 8002436:	2200      	movs	r2, #0
 8002438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800243a:	4b04      	ldr	r3, [pc, #16]	@ (800244c <SysTick_Config+0x40>)
 800243c:	2207      	movs	r2, #7
 800243e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	e000e010 	.word	0xe000e010

08002450 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ff29 	bl	80022b0 <__NVIC_SetPriorityGrouping>
}
 800245e:	bf00      	nop
 8002460:	3708      	adds	r7, #8
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	b086      	sub	sp, #24
 800246a:	af00      	add	r7, sp, #0
 800246c:	4603      	mov	r3, r0
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	607a      	str	r2, [r7, #4]
 8002472:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002474:	2300      	movs	r3, #0
 8002476:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002478:	f7ff ff3e 	bl	80022f8 <__NVIC_GetPriorityGrouping>
 800247c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	68b9      	ldr	r1, [r7, #8]
 8002482:	6978      	ldr	r0, [r7, #20]
 8002484:	f7ff ff8e 	bl	80023a4 <NVIC_EncodePriority>
 8002488:	4602      	mov	r2, r0
 800248a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800248e:	4611      	mov	r1, r2
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff ff5d 	bl	8002350 <__NVIC_SetPriority>
}
 8002496:	bf00      	nop
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b082      	sub	sp, #8
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	4603      	mov	r3, r0
 80024a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff ff31 	bl	8002314 <__NVIC_EnableIRQ>
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b082      	sub	sp, #8
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f7ff ffa2 	bl	800240c <SysTick_Config>
 80024c8:	4603      	mov	r3, r0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
	...

080024d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b087      	sub	sp, #28
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024e2:	e17f      	b.n	80027e4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	2101      	movs	r1, #1
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	fa01 f303 	lsl.w	r3, r1, r3
 80024f0:	4013      	ands	r3, r2
 80024f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	f000 8171 	beq.w	80027de <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f003 0303 	and.w	r3, r3, #3
 8002504:	2b01      	cmp	r3, #1
 8002506:	d005      	beq.n	8002514 <HAL_GPIO_Init+0x40>
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f003 0303 	and.w	r3, r3, #3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d130      	bne.n	8002576 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	2203      	movs	r2, #3
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	43db      	mvns	r3, r3
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4013      	ands	r3, r2
 800252a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	68da      	ldr	r2, [r3, #12]
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	4313      	orrs	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800254a:	2201      	movs	r2, #1
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43db      	mvns	r3, r3
 8002554:	693a      	ldr	r2, [r7, #16]
 8002556:	4013      	ands	r3, r2
 8002558:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	091b      	lsrs	r3, r3, #4
 8002560:	f003 0201 	and.w	r2, r3, #1
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	4313      	orrs	r3, r2
 800256e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f003 0303 	and.w	r3, r3, #3
 800257e:	2b03      	cmp	r3, #3
 8002580:	d118      	bne.n	80025b4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002586:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002588:	2201      	movs	r2, #1
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	08db      	lsrs	r3, r3, #3
 800259e:	f003 0201 	and.w	r2, r3, #1
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f003 0303 	and.w	r3, r3, #3
 80025bc:	2b03      	cmp	r3, #3
 80025be:	d017      	beq.n	80025f0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	2203      	movs	r2, #3
 80025cc:	fa02 f303 	lsl.w	r3, r2, r3
 80025d0:	43db      	mvns	r3, r3
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4013      	ands	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d123      	bne.n	8002644 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	08da      	lsrs	r2, r3, #3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	3208      	adds	r2, #8
 8002604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002608:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f003 0307 	and.w	r3, r3, #7
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	220f      	movs	r2, #15
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4013      	ands	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	691a      	ldr	r2, [r3, #16]
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	f003 0307 	and.w	r3, r3, #7
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	4313      	orrs	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	08da      	lsrs	r2, r3, #3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	3208      	adds	r2, #8
 800263e:	6939      	ldr	r1, [r7, #16]
 8002640:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	2203      	movs	r2, #3
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	4013      	ands	r3, r2
 800265a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f003 0203 	and.w	r2, r3, #3
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002680:	2b00      	cmp	r3, #0
 8002682:	f000 80ac 	beq.w	80027de <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002686:	4b5f      	ldr	r3, [pc, #380]	@ (8002804 <HAL_GPIO_Init+0x330>)
 8002688:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800268a:	4a5e      	ldr	r2, [pc, #376]	@ (8002804 <HAL_GPIO_Init+0x330>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6613      	str	r3, [r2, #96]	@ 0x60
 8002692:	4b5c      	ldr	r3, [pc, #368]	@ (8002804 <HAL_GPIO_Init+0x330>)
 8002694:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800269e:	4a5a      	ldr	r2, [pc, #360]	@ (8002808 <HAL_GPIO_Init+0x334>)
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	089b      	lsrs	r3, r3, #2
 80026a4:	3302      	adds	r3, #2
 80026a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	f003 0303 	and.w	r3, r3, #3
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	220f      	movs	r2, #15
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	43db      	mvns	r3, r3
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	4013      	ands	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80026c8:	d025      	beq.n	8002716 <HAL_GPIO_Init+0x242>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a4f      	ldr	r2, [pc, #316]	@ (800280c <HAL_GPIO_Init+0x338>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d01f      	beq.n	8002712 <HAL_GPIO_Init+0x23e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a4e      	ldr	r2, [pc, #312]	@ (8002810 <HAL_GPIO_Init+0x33c>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d019      	beq.n	800270e <HAL_GPIO_Init+0x23a>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a4d      	ldr	r2, [pc, #308]	@ (8002814 <HAL_GPIO_Init+0x340>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d013      	beq.n	800270a <HAL_GPIO_Init+0x236>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a4c      	ldr	r2, [pc, #304]	@ (8002818 <HAL_GPIO_Init+0x344>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d00d      	beq.n	8002706 <HAL_GPIO_Init+0x232>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a4b      	ldr	r2, [pc, #300]	@ (800281c <HAL_GPIO_Init+0x348>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d007      	beq.n	8002702 <HAL_GPIO_Init+0x22e>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a4a      	ldr	r2, [pc, #296]	@ (8002820 <HAL_GPIO_Init+0x34c>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d101      	bne.n	80026fe <HAL_GPIO_Init+0x22a>
 80026fa:	2306      	movs	r3, #6
 80026fc:	e00c      	b.n	8002718 <HAL_GPIO_Init+0x244>
 80026fe:	2307      	movs	r3, #7
 8002700:	e00a      	b.n	8002718 <HAL_GPIO_Init+0x244>
 8002702:	2305      	movs	r3, #5
 8002704:	e008      	b.n	8002718 <HAL_GPIO_Init+0x244>
 8002706:	2304      	movs	r3, #4
 8002708:	e006      	b.n	8002718 <HAL_GPIO_Init+0x244>
 800270a:	2303      	movs	r3, #3
 800270c:	e004      	b.n	8002718 <HAL_GPIO_Init+0x244>
 800270e:	2302      	movs	r3, #2
 8002710:	e002      	b.n	8002718 <HAL_GPIO_Init+0x244>
 8002712:	2301      	movs	r3, #1
 8002714:	e000      	b.n	8002718 <HAL_GPIO_Init+0x244>
 8002716:	2300      	movs	r3, #0
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	f002 0203 	and.w	r2, r2, #3
 800271e:	0092      	lsls	r2, r2, #2
 8002720:	4093      	lsls	r3, r2
 8002722:	693a      	ldr	r2, [r7, #16]
 8002724:	4313      	orrs	r3, r2
 8002726:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002728:	4937      	ldr	r1, [pc, #220]	@ (8002808 <HAL_GPIO_Init+0x334>)
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	089b      	lsrs	r3, r3, #2
 800272e:	3302      	adds	r3, #2
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002736:	4b3b      	ldr	r3, [pc, #236]	@ (8002824 <HAL_GPIO_Init+0x350>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	43db      	mvns	r3, r3
 8002740:	693a      	ldr	r2, [r7, #16]
 8002742:	4013      	ands	r3, r2
 8002744:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002752:	693a      	ldr	r2, [r7, #16]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4313      	orrs	r3, r2
 8002758:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800275a:	4a32      	ldr	r2, [pc, #200]	@ (8002824 <HAL_GPIO_Init+0x350>)
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002760:	4b30      	ldr	r3, [pc, #192]	@ (8002824 <HAL_GPIO_Init+0x350>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	43db      	mvns	r3, r3
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	4013      	ands	r3, r2
 800276e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d003      	beq.n	8002784 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800277c:	693a      	ldr	r2, [r7, #16]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	4313      	orrs	r3, r2
 8002782:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002784:	4a27      	ldr	r2, [pc, #156]	@ (8002824 <HAL_GPIO_Init+0x350>)
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800278a:	4b26      	ldr	r3, [pc, #152]	@ (8002824 <HAL_GPIO_Init+0x350>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	43db      	mvns	r3, r3
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	4013      	ands	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d003      	beq.n	80027ae <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80027a6:	693a      	ldr	r2, [r7, #16]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80027ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002824 <HAL_GPIO_Init+0x350>)
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80027b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002824 <HAL_GPIO_Init+0x350>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	43db      	mvns	r3, r3
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4013      	ands	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d003      	beq.n	80027d8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80027d0:	693a      	ldr	r2, [r7, #16]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027d8:	4a12      	ldr	r2, [pc, #72]	@ (8002824 <HAL_GPIO_Init+0x350>)
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	3301      	adds	r3, #1
 80027e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	fa22 f303 	lsr.w	r3, r2, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	f47f ae78 	bne.w	80024e4 <HAL_GPIO_Init+0x10>
  }
}
 80027f4:	bf00      	nop
 80027f6:	bf00      	nop
 80027f8:	371c      	adds	r7, #28
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	40021000 	.word	0x40021000
 8002808:	40010000 	.word	0x40010000
 800280c:	48000400 	.word	0x48000400
 8002810:	48000800 	.word	0x48000800
 8002814:	48000c00 	.word	0x48000c00
 8002818:	48001000 	.word	0x48001000
 800281c:	48001400 	.word	0x48001400
 8002820:	48001800 	.word	0x48001800
 8002824:	40010400 	.word	0x40010400

08002828 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	460b      	mov	r3, r1
 8002832:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691a      	ldr	r2, [r3, #16]
 8002838:	887b      	ldrh	r3, [r7, #2]
 800283a:	4013      	ands	r3, r2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d002      	beq.n	8002846 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002840:	2301      	movs	r3, #1
 8002842:	73fb      	strb	r3, [r7, #15]
 8002844:	e001      	b.n	800284a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002846:	2300      	movs	r3, #0
 8002848:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800284a:	7bfb      	ldrb	r3, [r7, #15]
}
 800284c:	4618      	mov	r0, r3
 800284e:	3714      	adds	r7, #20
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	460b      	mov	r3, r1
 8002862:	807b      	strh	r3, [r7, #2]
 8002864:	4613      	mov	r3, r2
 8002866:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002868:	787b      	ldrb	r3, [r7, #1]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d003      	beq.n	8002876 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800286e:	887a      	ldrh	r2, [r7, #2]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002874:	e002      	b.n	800287c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002876:	887a      	ldrh	r2, [r7, #2]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e08d      	b.n	80029b6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d106      	bne.n	80028b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f7fe fbfa 	bl	80010a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2224      	movs	r2, #36	@ 0x24
 80028b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0201 	bic.w	r2, r2, #1
 80028ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80028e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d107      	bne.n	8002902 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	e006      	b.n	8002910 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	689a      	ldr	r2, [r3, #8]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800290e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	2b02      	cmp	r3, #2
 8002916:	d108      	bne.n	800292a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002926:	605a      	str	r2, [r3, #4]
 8002928:	e007      	b.n	800293a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	685a      	ldr	r2, [r3, #4]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002938:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	6812      	ldr	r2, [r2, #0]
 8002944:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002948:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800294c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68da      	ldr	r2, [r3, #12]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800295c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	691a      	ldr	r2, [r3, #16]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	699b      	ldr	r3, [r3, #24]
 800296e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	430a      	orrs	r2, r1
 8002976:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	69d9      	ldr	r1, [r3, #28]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a1a      	ldr	r2, [r3, #32]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	430a      	orrs	r2, r1
 8002986:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f042 0201 	orr.w	r2, r2, #1
 8002996:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2220      	movs	r2, #32
 80029a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
	...

080029c0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b088      	sub	sp, #32
 80029c4:	af02      	add	r7, sp, #8
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	4608      	mov	r0, r1
 80029ca:	4611      	mov	r1, r2
 80029cc:	461a      	mov	r2, r3
 80029ce:	4603      	mov	r3, r0
 80029d0:	817b      	strh	r3, [r7, #10]
 80029d2:	460b      	mov	r3, r1
 80029d4:	813b      	strh	r3, [r7, #8]
 80029d6:	4613      	mov	r3, r2
 80029d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b20      	cmp	r3, #32
 80029e4:	f040 80f9 	bne.w	8002bda <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80029e8:	6a3b      	ldr	r3, [r7, #32]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d002      	beq.n	80029f4 <HAL_I2C_Mem_Write+0x34>
 80029ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d105      	bne.n	8002a00 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e0ed      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d101      	bne.n	8002a0e <HAL_I2C_Mem_Write+0x4e>
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	e0e6      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a16:	f7ff fc1b 	bl	8002250 <HAL_GetTick>
 8002a1a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	2319      	movs	r3, #25
 8002a22:	2201      	movs	r2, #1
 8002a24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002a28:	68f8      	ldr	r0, [r7, #12]
 8002a2a:	f000 fac3 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d001      	beq.n	8002a38 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e0d1      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2221      	movs	r2, #33	@ 0x21
 8002a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2240      	movs	r2, #64	@ 0x40
 8002a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	6a3a      	ldr	r2, [r7, #32]
 8002a52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a60:	88f8      	ldrh	r0, [r7, #6]
 8002a62:	893a      	ldrh	r2, [r7, #8]
 8002a64:	8979      	ldrh	r1, [r7, #10]
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	9301      	str	r3, [sp, #4]
 8002a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6c:	9300      	str	r3, [sp, #0]
 8002a6e:	4603      	mov	r3, r0
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 f9d3 	bl	8002e1c <I2C_RequestMemoryWrite>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e0a9      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	2bff      	cmp	r3, #255	@ 0xff
 8002a90:	d90e      	bls.n	8002ab0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	22ff      	movs	r2, #255	@ 0xff
 8002a96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	8979      	ldrh	r1, [r7, #10]
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 fc47 	bl	800333c <I2C_TransferConfig>
 8002aae:	e00f      	b.n	8002ad0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002abe:	b2da      	uxtb	r2, r3
 8002ac0:	8979      	ldrh	r1, [r7, #10]
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	9300      	str	r3, [sp, #0]
 8002ac6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f000 fc36 	bl	800333c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ad4:	68f8      	ldr	r0, [r7, #12]
 8002ad6:	f000 fac6 	bl	8003066 <I2C_WaitOnTXISFlagUntilTimeout>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d001      	beq.n	8002ae4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e07b      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ae8:	781a      	ldrb	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af4:	1c5a      	adds	r2, r3, #1
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	3b01      	subs	r3, #1
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b0c:	3b01      	subs	r3, #1
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d034      	beq.n	8002b88 <HAL_I2C_Mem_Write+0x1c8>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d130      	bne.n	8002b88 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	2180      	movs	r1, #128	@ 0x80
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f000 fa3f 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e04d      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b44:	b29b      	uxth	r3, r3
 8002b46:	2bff      	cmp	r3, #255	@ 0xff
 8002b48:	d90e      	bls.n	8002b68 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	22ff      	movs	r2, #255	@ 0xff
 8002b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b54:	b2da      	uxtb	r2, r3
 8002b56:	8979      	ldrh	r1, [r7, #10]
 8002b58:	2300      	movs	r3, #0
 8002b5a:	9300      	str	r3, [sp, #0]
 8002b5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b60:	68f8      	ldr	r0, [r7, #12]
 8002b62:	f000 fbeb 	bl	800333c <I2C_TransferConfig>
 8002b66:	e00f      	b.n	8002b88 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b6c:	b29a      	uxth	r2, r3
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b76:	b2da      	uxtb	r2, r3
 8002b78:	8979      	ldrh	r1, [r7, #10]
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	9300      	str	r3, [sp, #0]
 8002b7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b82:	68f8      	ldr	r0, [r7, #12]
 8002b84:	f000 fbda 	bl	800333c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b8c:	b29b      	uxth	r3, r3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d19e      	bne.n	8002ad0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b96:	68f8      	ldr	r0, [r7, #12]
 8002b98:	f000 faac 	bl	80030f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e01a      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2220      	movs	r2, #32
 8002bac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6859      	ldr	r1, [r3, #4]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002be4 <HAL_I2C_Mem_Write+0x224>)
 8002bba:	400b      	ands	r3, r1
 8002bbc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	e000      	b.n	8002bdc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002bda:	2302      	movs	r3, #2
  }
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3718      	adds	r7, #24
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	fe00e800 	.word	0xfe00e800

08002be8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b088      	sub	sp, #32
 8002bec:	af02      	add	r7, sp, #8
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	4608      	mov	r0, r1
 8002bf2:	4611      	mov	r1, r2
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	817b      	strh	r3, [r7, #10]
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	813b      	strh	r3, [r7, #8]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b20      	cmp	r3, #32
 8002c0c:	f040 80fd 	bne.w	8002e0a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d002      	beq.n	8002c1c <HAL_I2C_Mem_Read+0x34>
 8002c16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d105      	bne.n	8002c28 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c22:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e0f1      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <HAL_I2C_Mem_Read+0x4e>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e0ea      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2201      	movs	r2, #1
 8002c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002c3e:	f7ff fb07 	bl	8002250 <HAL_GetTick>
 8002c42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	9300      	str	r3, [sp, #0]
 8002c48:	2319      	movs	r3, #25
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 f9af 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e0d5      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2222      	movs	r2, #34	@ 0x22
 8002c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2240      	movs	r2, #64	@ 0x40
 8002c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6a3a      	ldr	r2, [r7, #32]
 8002c7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2200      	movs	r2, #0
 8002c86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c88:	88f8      	ldrh	r0, [r7, #6]
 8002c8a:	893a      	ldrh	r2, [r7, #8]
 8002c8c:	8979      	ldrh	r1, [r7, #10]
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	9301      	str	r3, [sp, #4]
 8002c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	4603      	mov	r3, r0
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	f000 f913 	bl	8002ec4 <I2C_RequestMemoryRead>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d005      	beq.n	8002cb0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e0ad      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	2bff      	cmp	r3, #255	@ 0xff
 8002cb8:	d90e      	bls.n	8002cd8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	8979      	ldrh	r1, [r7, #10]
 8002cc8:	4b52      	ldr	r3, [pc, #328]	@ (8002e14 <HAL_I2C_Mem_Read+0x22c>)
 8002cca:	9300      	str	r3, [sp, #0]
 8002ccc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f000 fb33 	bl	800333c <I2C_TransferConfig>
 8002cd6:	e00f      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce6:	b2da      	uxtb	r2, r3
 8002ce8:	8979      	ldrh	r1, [r7, #10]
 8002cea:	4b4a      	ldr	r3, [pc, #296]	@ (8002e14 <HAL_I2C_Mem_Read+0x22c>)
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 fb22 	bl	800333c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	9300      	str	r3, [sp, #0]
 8002cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2104      	movs	r1, #4
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f000 f956 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e07c      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d24:	1c5a      	adds	r2, r3, #1
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d48:	b29b      	uxth	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d034      	beq.n	8002db8 <HAL_I2C_Mem_Read+0x1d0>
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d130      	bne.n	8002db8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	9300      	str	r3, [sp, #0]
 8002d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	2180      	movs	r1, #128	@ 0x80
 8002d60:	68f8      	ldr	r0, [r7, #12]
 8002d62:	f000 f927 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e04d      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	2bff      	cmp	r3, #255	@ 0xff
 8002d78:	d90e      	bls.n	8002d98 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	8979      	ldrh	r1, [r7, #10]
 8002d88:	2300      	movs	r3, #0
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d90:	68f8      	ldr	r0, [r7, #12]
 8002d92:	f000 fad3 	bl	800333c <I2C_TransferConfig>
 8002d96:	e00f      	b.n	8002db8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da6:	b2da      	uxtb	r2, r3
 8002da8:	8979      	ldrh	r1, [r7, #10]
 8002daa:	2300      	movs	r3, #0
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002db2:	68f8      	ldr	r0, [r7, #12]
 8002db4:	f000 fac2 	bl	800333c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d19a      	bne.n	8002cf8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f000 f994 	bl	80030f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e01a      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6859      	ldr	r1, [r3, #4]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e18 <HAL_I2C_Mem_Read+0x230>)
 8002dea:	400b      	ands	r3, r1
 8002dec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2220      	movs	r2, #32
 8002df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e06:	2300      	movs	r3, #0
 8002e08:	e000      	b.n	8002e0c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002e0a:	2302      	movs	r3, #2
  }
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	80002400 	.word	0x80002400
 8002e18:	fe00e800 	.word	0xfe00e800

08002e1c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	4608      	mov	r0, r1
 8002e26:	4611      	mov	r1, r2
 8002e28:	461a      	mov	r2, r3
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	817b      	strh	r3, [r7, #10]
 8002e2e:	460b      	mov	r3, r1
 8002e30:	813b      	strh	r3, [r7, #8]
 8002e32:	4613      	mov	r3, r2
 8002e34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002e36:	88fb      	ldrh	r3, [r7, #6]
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	8979      	ldrh	r1, [r7, #10]
 8002e3c:	4b20      	ldr	r3, [pc, #128]	@ (8002ec0 <I2C_RequestMemoryWrite+0xa4>)
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e44:	68f8      	ldr	r0, [r7, #12]
 8002e46:	f000 fa79 	bl	800333c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e4a:	69fa      	ldr	r2, [r7, #28]
 8002e4c:	69b9      	ldr	r1, [r7, #24]
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f909 	bl	8003066 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e02c      	b.n	8002eb8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d105      	bne.n	8002e70 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e64:	893b      	ldrh	r3, [r7, #8]
 8002e66:	b2da      	uxtb	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e6e:	e015      	b.n	8002e9c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e70:	893b      	ldrh	r3, [r7, #8]
 8002e72:	0a1b      	lsrs	r3, r3, #8
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e7e:	69fa      	ldr	r2, [r7, #28]
 8002e80:	69b9      	ldr	r1, [r7, #24]
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 f8ef 	bl	8003066 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e012      	b.n	8002eb8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e92:	893b      	ldrh	r3, [r7, #8]
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002e9c:	69fb      	ldr	r3, [r7, #28]
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	2180      	movs	r1, #128	@ 0x80
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f000 f884 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3710      	adds	r7, #16
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	80002000 	.word	0x80002000

08002ec4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af02      	add	r7, sp, #8
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	4608      	mov	r0, r1
 8002ece:	4611      	mov	r1, r2
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	817b      	strh	r3, [r7, #10]
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	813b      	strh	r3, [r7, #8]
 8002eda:	4613      	mov	r3, r2
 8002edc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002ede:	88fb      	ldrh	r3, [r7, #6]
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	8979      	ldrh	r1, [r7, #10]
 8002ee4:	4b20      	ldr	r3, [pc, #128]	@ (8002f68 <I2C_RequestMemoryRead+0xa4>)
 8002ee6:	9300      	str	r3, [sp, #0]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	68f8      	ldr	r0, [r7, #12]
 8002eec:	f000 fa26 	bl	800333c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ef0:	69fa      	ldr	r2, [r7, #28]
 8002ef2:	69b9      	ldr	r1, [r7, #24]
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f8b6 	bl	8003066 <I2C_WaitOnTXISFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e02c      	b.n	8002f5e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f04:	88fb      	ldrh	r3, [r7, #6]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d105      	bne.n	8002f16 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f0a:	893b      	ldrh	r3, [r7, #8]
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f14:	e015      	b.n	8002f42 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f16:	893b      	ldrh	r3, [r7, #8]
 8002f18:	0a1b      	lsrs	r3, r3, #8
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f24:	69fa      	ldr	r2, [r7, #28]
 8002f26:	69b9      	ldr	r1, [r7, #24]
 8002f28:	68f8      	ldr	r0, [r7, #12]
 8002f2a:	f000 f89c 	bl	8003066 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d001      	beq.n	8002f38 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e012      	b.n	8002f5e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f38:	893b      	ldrh	r3, [r7, #8]
 8002f3a:	b2da      	uxtb	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	2140      	movs	r1, #64	@ 0x40
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f000 f831 	bl	8002fb4 <I2C_WaitOnFlagUntilTimeout>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d001      	beq.n	8002f5c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3710      	adds	r7, #16
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	80002000 	.word	0x80002000

08002f6c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	699b      	ldr	r3, [r3, #24]
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d103      	bne.n	8002f8a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2200      	movs	r2, #0
 8002f88:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b01      	cmp	r3, #1
 8002f96:	d007      	beq.n	8002fa8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	699a      	ldr	r2, [r3, #24]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f042 0201 	orr.w	r2, r2, #1
 8002fa6:	619a      	str	r2, [r3, #24]
  }
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	603b      	str	r3, [r7, #0]
 8002fc0:	4613      	mov	r3, r2
 8002fc2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fc4:	e03b      	b.n	800303e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fc6:	69ba      	ldr	r2, [r7, #24]
 8002fc8:	6839      	ldr	r1, [r7, #0]
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f000 f8d6 	bl	800317c <I2C_IsErrorOccurred>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e041      	b.n	800305e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe0:	d02d      	beq.n	800303e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fe2:	f7ff f935 	bl	8002250 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d302      	bcc.n	8002ff8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d122      	bne.n	800303e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	699a      	ldr	r2, [r3, #24]
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	4013      	ands	r3, r2
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	429a      	cmp	r2, r3
 8003006:	bf0c      	ite	eq
 8003008:	2301      	moveq	r3, #1
 800300a:	2300      	movne	r3, #0
 800300c:	b2db      	uxtb	r3, r3
 800300e:	461a      	mov	r2, r3
 8003010:	79fb      	ldrb	r3, [r7, #7]
 8003012:	429a      	cmp	r2, r3
 8003014:	d113      	bne.n	800303e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301a:	f043 0220 	orr.w	r2, r3, #32
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e00f      	b.n	800305e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	699a      	ldr	r2, [r3, #24]
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	4013      	ands	r3, r2
 8003048:	68ba      	ldr	r2, [r7, #8]
 800304a:	429a      	cmp	r2, r3
 800304c:	bf0c      	ite	eq
 800304e:	2301      	moveq	r3, #1
 8003050:	2300      	movne	r3, #0
 8003052:	b2db      	uxtb	r3, r3
 8003054:	461a      	mov	r2, r3
 8003056:	79fb      	ldrb	r3, [r7, #7]
 8003058:	429a      	cmp	r2, r3
 800305a:	d0b4      	beq.n	8002fc6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}

08003066 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003066:	b580      	push	{r7, lr}
 8003068:	b084      	sub	sp, #16
 800306a:	af00      	add	r7, sp, #0
 800306c:	60f8      	str	r0, [r7, #12]
 800306e:	60b9      	str	r1, [r7, #8]
 8003070:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003072:	e033      	b.n	80030dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	68b9      	ldr	r1, [r7, #8]
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f000 f87f 	bl	800317c <I2C_IsErrorOccurred>
 800307e:	4603      	mov	r3, r0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d001      	beq.n	8003088 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e031      	b.n	80030ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800308e:	d025      	beq.n	80030dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003090:	f7ff f8de 	bl	8002250 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	429a      	cmp	r2, r3
 800309e:	d302      	bcc.n	80030a6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d11a      	bne.n	80030dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	f003 0302 	and.w	r3, r3, #2
 80030b0:	2b02      	cmp	r3, #2
 80030b2:	d013      	beq.n	80030dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b8:	f043 0220 	orr.w	r2, r3, #32
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e007      	b.n	80030ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d1c4      	bne.n	8003074 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003100:	e02f      	b.n	8003162 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	68b9      	ldr	r1, [r7, #8]
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	f000 f838 	bl	800317c <I2C_IsErrorOccurred>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d001      	beq.n	8003116 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e02d      	b.n	8003172 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003116:	f7ff f89b 	bl	8002250 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	68ba      	ldr	r2, [r7, #8]
 8003122:	429a      	cmp	r2, r3
 8003124:	d302      	bcc.n	800312c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d11a      	bne.n	8003162 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	f003 0320 	and.w	r3, r3, #32
 8003136:	2b20      	cmp	r3, #32
 8003138:	d013      	beq.n	8003162 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313e:	f043 0220 	orr.w	r2, r3, #32
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2220      	movs	r2, #32
 800314a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e007      	b.n	8003172 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	f003 0320 	and.w	r3, r3, #32
 800316c:	2b20      	cmp	r3, #32
 800316e:	d1c8      	bne.n	8003102 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
	...

0800317c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b08a      	sub	sp, #40	@ 0x28
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003188:	2300      	movs	r3, #0
 800318a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003196:	2300      	movs	r3, #0
 8003198:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	f003 0310 	and.w	r3, r3, #16
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d068      	beq.n	800327a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2210      	movs	r2, #16
 80031ae:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80031b0:	e049      	b.n	8003246 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b8:	d045      	beq.n	8003246 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80031ba:	f7ff f849 	bl	8002250 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d302      	bcc.n	80031d0 <I2C_IsErrorOccurred+0x54>
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d13a      	bne.n	8003246 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031da:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80031e2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	699b      	ldr	r3, [r3, #24]
 80031ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031f2:	d121      	bne.n	8003238 <I2C_IsErrorOccurred+0xbc>
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80031fa:	d01d      	beq.n	8003238 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80031fc:	7cfb      	ldrb	r3, [r7, #19]
 80031fe:	2b20      	cmp	r3, #32
 8003200:	d01a      	beq.n	8003238 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003210:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003212:	f7ff f81d 	bl	8002250 <HAL_GetTick>
 8003216:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003218:	e00e      	b.n	8003238 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800321a:	f7ff f819 	bl	8002250 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b19      	cmp	r3, #25
 8003226:	d907      	bls.n	8003238 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	f043 0320 	orr.w	r3, r3, #32
 800322e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003236:	e006      	b.n	8003246 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	f003 0320 	and.w	r3, r3, #32
 8003242:	2b20      	cmp	r3, #32
 8003244:	d1e9      	bne.n	800321a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	f003 0320 	and.w	r3, r3, #32
 8003250:	2b20      	cmp	r3, #32
 8003252:	d003      	beq.n	800325c <I2C_IsErrorOccurred+0xe0>
 8003254:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0aa      	beq.n	80031b2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800325c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003260:	2b00      	cmp	r3, #0
 8003262:	d103      	bne.n	800326c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2220      	movs	r2, #32
 800326a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	f043 0304 	orr.w	r3, r3, #4
 8003272:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003282:	69bb      	ldr	r3, [r7, #24]
 8003284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00b      	beq.n	80032a4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	f043 0301 	orr.w	r3, r3, #1
 8003292:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800329c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00b      	beq.n	80032c6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80032ae:	6a3b      	ldr	r3, [r7, #32]
 80032b0:	f043 0308 	orr.w	r3, r3, #8
 80032b4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80032be:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00b      	beq.n	80032e8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80032d0:	6a3b      	ldr	r3, [r7, #32]
 80032d2:	f043 0302 	orr.w	r3, r3, #2
 80032d6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80032e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d01c      	beq.n	800332a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f7ff fe3b 	bl	8002f6c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6859      	ldr	r1, [r3, #4]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	4b0d      	ldr	r3, [pc, #52]	@ (8003338 <I2C_IsErrorOccurred+0x1bc>)
 8003302:	400b      	ands	r3, r1
 8003304:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	431a      	orrs	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2220      	movs	r2, #32
 8003316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800332a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800332e:	4618      	mov	r0, r3
 8003330:	3728      	adds	r7, #40	@ 0x28
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	fe00e800 	.word	0xfe00e800

0800333c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800333c:	b480      	push	{r7}
 800333e:	b087      	sub	sp, #28
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	607b      	str	r3, [r7, #4]
 8003346:	460b      	mov	r3, r1
 8003348:	817b      	strh	r3, [r7, #10]
 800334a:	4613      	mov	r3, r2
 800334c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800334e:	897b      	ldrh	r3, [r7, #10]
 8003350:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003354:	7a7b      	ldrb	r3, [r7, #9]
 8003356:	041b      	lsls	r3, r3, #16
 8003358:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800335c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003362:	6a3b      	ldr	r3, [r7, #32]
 8003364:	4313      	orrs	r3, r2
 8003366:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800336a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	6a3b      	ldr	r3, [r7, #32]
 8003374:	0d5b      	lsrs	r3, r3, #21
 8003376:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800337a:	4b08      	ldr	r3, [pc, #32]	@ (800339c <I2C_TransferConfig+0x60>)
 800337c:	430b      	orrs	r3, r1
 800337e:	43db      	mvns	r3, r3
 8003380:	ea02 0103 	and.w	r1, r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	697a      	ldr	r2, [r7, #20]
 800338a:	430a      	orrs	r2, r1
 800338c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800338e:	bf00      	nop
 8003390:	371c      	adds	r7, #28
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	03ff63ff 	.word	0x03ff63ff

080033a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b20      	cmp	r3, #32
 80033b4:	d138      	bne.n	8003428 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d101      	bne.n	80033c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80033c0:	2302      	movs	r3, #2
 80033c2:	e032      	b.n	800342a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2224      	movs	r2, #36	@ 0x24
 80033d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0201 	bic.w	r2, r2, #1
 80033e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80033f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6819      	ldr	r1, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	683a      	ldr	r2, [r7, #0]
 8003400:	430a      	orrs	r2, r1
 8003402:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f042 0201 	orr.w	r2, r2, #1
 8003412:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2220      	movs	r2, #32
 8003418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	e000      	b.n	800342a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003428:	2302      	movs	r3, #2
  }
}
 800342a:	4618      	mov	r0, r3
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr

08003436 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003436:	b480      	push	{r7}
 8003438:	b085      	sub	sp, #20
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
 800343e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b20      	cmp	r3, #32
 800344a:	d139      	bne.n	80034c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003452:	2b01      	cmp	r3, #1
 8003454:	d101      	bne.n	800345a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003456:	2302      	movs	r3, #2
 8003458:	e033      	b.n	80034c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2224      	movs	r2, #36	@ 0x24
 8003466:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 0201 	bic.w	r2, r2, #1
 8003478:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003488:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	021b      	lsls	r3, r3, #8
 800348e:	68fa      	ldr	r2, [r7, #12]
 8003490:	4313      	orrs	r3, r2
 8003492:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f042 0201 	orr.w	r2, r2, #1
 80034aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2220      	movs	r2, #32
 80034b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034bc:	2300      	movs	r3, #0
 80034be:	e000      	b.n	80034c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80034c0:	2302      	movs	r3, #2
  }
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3714      	adds	r7, #20
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
	...

080034d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80034d4:	4b04      	ldr	r3, [pc, #16]	@ (80034e8 <HAL_PWREx_GetVoltageRange+0x18>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80034dc:	4618      	mov	r0, r3
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	40007000 	.word	0x40007000

080034ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80034fa:	d130      	bne.n	800355e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80034fc:	4b23      	ldr	r3, [pc, #140]	@ (800358c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003508:	d038      	beq.n	800357c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800350a:	4b20      	ldr	r3, [pc, #128]	@ (800358c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003512:	4a1e      	ldr	r2, [pc, #120]	@ (800358c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003514:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003518:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800351a:	4b1d      	ldr	r3, [pc, #116]	@ (8003590 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	2232      	movs	r2, #50	@ 0x32
 8003520:	fb02 f303 	mul.w	r3, r2, r3
 8003524:	4a1b      	ldr	r2, [pc, #108]	@ (8003594 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003526:	fba2 2303 	umull	r2, r3, r2, r3
 800352a:	0c9b      	lsrs	r3, r3, #18
 800352c:	3301      	adds	r3, #1
 800352e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003530:	e002      	b.n	8003538 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	3b01      	subs	r3, #1
 8003536:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003538:	4b14      	ldr	r3, [pc, #80]	@ (800358c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800353a:	695b      	ldr	r3, [r3, #20]
 800353c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003540:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003544:	d102      	bne.n	800354c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1f2      	bne.n	8003532 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800354c:	4b0f      	ldr	r3, [pc, #60]	@ (800358c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003554:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003558:	d110      	bne.n	800357c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e00f      	b.n	800357e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800355e:	4b0b      	ldr	r3, [pc, #44]	@ (800358c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003566:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800356a:	d007      	beq.n	800357c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800356c:	4b07      	ldr	r3, [pc, #28]	@ (800358c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003574:	4a05      	ldr	r2, [pc, #20]	@ (800358c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003576:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800357a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3714      	adds	r7, #20
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	40007000 	.word	0x40007000
 8003590:	20000000 	.word	0x20000000
 8003594:	431bde83 	.word	0x431bde83

08003598 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b088      	sub	sp, #32
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e3ca      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035aa:	4b97      	ldr	r3, [pc, #604]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 030c 	and.w	r3, r3, #12
 80035b2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035b4:	4b94      	ldr	r3, [pc, #592]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	f003 0303 	and.w	r3, r3, #3
 80035bc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0310 	and.w	r3, r3, #16
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 80e4 	beq.w	8003794 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d007      	beq.n	80035e2 <HAL_RCC_OscConfig+0x4a>
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	2b0c      	cmp	r3, #12
 80035d6:	f040 808b 	bne.w	80036f0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	f040 8087 	bne.w	80036f0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035e2:	4b89      	ldr	r3, [pc, #548]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d005      	beq.n	80035fa <HAL_RCC_OscConfig+0x62>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e3a2      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a1a      	ldr	r2, [r3, #32]
 80035fe:	4b82      	ldr	r3, [pc, #520]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	2b00      	cmp	r3, #0
 8003608:	d004      	beq.n	8003614 <HAL_RCC_OscConfig+0x7c>
 800360a:	4b7f      	ldr	r3, [pc, #508]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003612:	e005      	b.n	8003620 <HAL_RCC_OscConfig+0x88>
 8003614:	4b7c      	ldr	r3, [pc, #496]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003616:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800361a:	091b      	lsrs	r3, r3, #4
 800361c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003620:	4293      	cmp	r3, r2
 8003622:	d223      	bcs.n	800366c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	4618      	mov	r0, r3
 800362a:	f000 fd55 	bl	80040d8 <RCC_SetFlashLatencyFromMSIRange>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e383      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003638:	4b73      	ldr	r3, [pc, #460]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a72      	ldr	r2, [pc, #456]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800363e:	f043 0308 	orr.w	r3, r3, #8
 8003642:	6013      	str	r3, [r2, #0]
 8003644:	4b70      	ldr	r3, [pc, #448]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	496d      	ldr	r1, [pc, #436]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003652:	4313      	orrs	r3, r2
 8003654:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003656:	4b6c      	ldr	r3, [pc, #432]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	69db      	ldr	r3, [r3, #28]
 8003662:	021b      	lsls	r3, r3, #8
 8003664:	4968      	ldr	r1, [pc, #416]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003666:	4313      	orrs	r3, r2
 8003668:	604b      	str	r3, [r1, #4]
 800366a:	e025      	b.n	80036b8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800366c:	4b66      	ldr	r3, [pc, #408]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a65      	ldr	r2, [pc, #404]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003672:	f043 0308 	orr.w	r3, r3, #8
 8003676:	6013      	str	r3, [r2, #0]
 8003678:	4b63      	ldr	r3, [pc, #396]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a1b      	ldr	r3, [r3, #32]
 8003684:	4960      	ldr	r1, [pc, #384]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003686:	4313      	orrs	r3, r2
 8003688:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800368a:	4b5f      	ldr	r3, [pc, #380]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	021b      	lsls	r3, r3, #8
 8003698:	495b      	ldr	r1, [pc, #364]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800369a:	4313      	orrs	r3, r2
 800369c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800369e:	69bb      	ldr	r3, [r7, #24]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d109      	bne.n	80036b8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	4618      	mov	r0, r3
 80036aa:	f000 fd15 	bl	80040d8 <RCC_SetFlashLatencyFromMSIRange>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d001      	beq.n	80036b8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e343      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036b8:	f000 fc4a 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 80036bc:	4602      	mov	r2, r0
 80036be:	4b52      	ldr	r3, [pc, #328]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	091b      	lsrs	r3, r3, #4
 80036c4:	f003 030f 	and.w	r3, r3, #15
 80036c8:	4950      	ldr	r1, [pc, #320]	@ (800380c <HAL_RCC_OscConfig+0x274>)
 80036ca:	5ccb      	ldrb	r3, [r1, r3]
 80036cc:	f003 031f 	and.w	r3, r3, #31
 80036d0:	fa22 f303 	lsr.w	r3, r2, r3
 80036d4:	4a4e      	ldr	r2, [pc, #312]	@ (8003810 <HAL_RCC_OscConfig+0x278>)
 80036d6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80036d8:	4b4e      	ldr	r3, [pc, #312]	@ (8003814 <HAL_RCC_OscConfig+0x27c>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7fe fd67 	bl	80021b0 <HAL_InitTick>
 80036e2:	4603      	mov	r3, r0
 80036e4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80036e6:	7bfb      	ldrb	r3, [r7, #15]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d052      	beq.n	8003792 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80036ec:	7bfb      	ldrb	r3, [r7, #15]
 80036ee:	e327      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d032      	beq.n	800375e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80036f8:	4b43      	ldr	r3, [pc, #268]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a42      	ldr	r2, [pc, #264]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003704:	f7fe fda4 	bl	8002250 <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800370c:	f7fe fda0 	bl	8002250 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e310      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800371e:	4b3a      	ldr	r3, [pc, #232]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0f0      	beq.n	800370c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800372a:	4b37      	ldr	r3, [pc, #220]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a36      	ldr	r2, [pc, #216]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003730:	f043 0308 	orr.w	r3, r3, #8
 8003734:	6013      	str	r3, [r2, #0]
 8003736:	4b34      	ldr	r3, [pc, #208]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	4931      	ldr	r1, [pc, #196]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003744:	4313      	orrs	r3, r2
 8003746:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003748:	4b2f      	ldr	r3, [pc, #188]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	69db      	ldr	r3, [r3, #28]
 8003754:	021b      	lsls	r3, r3, #8
 8003756:	492c      	ldr	r1, [pc, #176]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003758:	4313      	orrs	r3, r2
 800375a:	604b      	str	r3, [r1, #4]
 800375c:	e01a      	b.n	8003794 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800375e:	4b2a      	ldr	r3, [pc, #168]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a29      	ldr	r2, [pc, #164]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003764:	f023 0301 	bic.w	r3, r3, #1
 8003768:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800376a:	f7fe fd71 	bl	8002250 <HAL_GetTick>
 800376e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003770:	e008      	b.n	8003784 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003772:	f7fe fd6d 	bl	8002250 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e2dd      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003784:	4b20      	ldr	r3, [pc, #128]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1f0      	bne.n	8003772 <HAL_RCC_OscConfig+0x1da>
 8003790:	e000      	b.n	8003794 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003792:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0301 	and.w	r3, r3, #1
 800379c:	2b00      	cmp	r3, #0
 800379e:	d074      	beq.n	800388a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	2b08      	cmp	r3, #8
 80037a4:	d005      	beq.n	80037b2 <HAL_RCC_OscConfig+0x21a>
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	2b0c      	cmp	r3, #12
 80037aa:	d10e      	bne.n	80037ca <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	2b03      	cmp	r3, #3
 80037b0:	d10b      	bne.n	80037ca <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037b2:	4b15      	ldr	r3, [pc, #84]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d064      	beq.n	8003888 <HAL_RCC_OscConfig+0x2f0>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d160      	bne.n	8003888 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e2ba      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037d2:	d106      	bne.n	80037e2 <HAL_RCC_OscConfig+0x24a>
 80037d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a0b      	ldr	r2, [pc, #44]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80037da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037de:	6013      	str	r3, [r2, #0]
 80037e0:	e026      	b.n	8003830 <HAL_RCC_OscConfig+0x298>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80037ea:	d115      	bne.n	8003818 <HAL_RCC_OscConfig+0x280>
 80037ec:	4b06      	ldr	r3, [pc, #24]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a05      	ldr	r2, [pc, #20]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80037f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037f6:	6013      	str	r3, [r2, #0]
 80037f8:	4b03      	ldr	r3, [pc, #12]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a02      	ldr	r2, [pc, #8]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 80037fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003802:	6013      	str	r3, [r2, #0]
 8003804:	e014      	b.n	8003830 <HAL_RCC_OscConfig+0x298>
 8003806:	bf00      	nop
 8003808:	40021000 	.word	0x40021000
 800380c:	08009ab0 	.word	0x08009ab0
 8003810:	20000000 	.word	0x20000000
 8003814:	20000004 	.word	0x20000004
 8003818:	4ba0      	ldr	r3, [pc, #640]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a9f      	ldr	r2, [pc, #636]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 800381e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003822:	6013      	str	r3, [r2, #0]
 8003824:	4b9d      	ldr	r3, [pc, #628]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a9c      	ldr	r2, [pc, #624]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 800382a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800382e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d013      	beq.n	8003860 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003838:	f7fe fd0a 	bl	8002250 <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800383e:	e008      	b.n	8003852 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003840:	f7fe fd06 	bl	8002250 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	2b64      	cmp	r3, #100	@ 0x64
 800384c:	d901      	bls.n	8003852 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800384e:	2303      	movs	r3, #3
 8003850:	e276      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003852:	4b92      	ldr	r3, [pc, #584]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0f0      	beq.n	8003840 <HAL_RCC_OscConfig+0x2a8>
 800385e:	e014      	b.n	800388a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003860:	f7fe fcf6 	bl	8002250 <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003866:	e008      	b.n	800387a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003868:	f7fe fcf2 	bl	8002250 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b64      	cmp	r3, #100	@ 0x64
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e262      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800387a:	4b88      	ldr	r3, [pc, #544]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d1f0      	bne.n	8003868 <HAL_RCC_OscConfig+0x2d0>
 8003886:	e000      	b.n	800388a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0302 	and.w	r3, r3, #2
 8003892:	2b00      	cmp	r3, #0
 8003894:	d060      	beq.n	8003958 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	2b04      	cmp	r3, #4
 800389a:	d005      	beq.n	80038a8 <HAL_RCC_OscConfig+0x310>
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	2b0c      	cmp	r3, #12
 80038a0:	d119      	bne.n	80038d6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	2b02      	cmp	r3, #2
 80038a6:	d116      	bne.n	80038d6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038a8:	4b7c      	ldr	r3, [pc, #496]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d005      	beq.n	80038c0 <HAL_RCC_OscConfig+0x328>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d101      	bne.n	80038c0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e23f      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038c0:	4b76      	ldr	r3, [pc, #472]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	061b      	lsls	r3, r3, #24
 80038ce:	4973      	ldr	r1, [pc, #460]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038d4:	e040      	b.n	8003958 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d023      	beq.n	8003926 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038de:	4b6f      	ldr	r3, [pc, #444]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a6e      	ldr	r2, [pc, #440]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 80038e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ea:	f7fe fcb1 	bl	8002250 <HAL_GetTick>
 80038ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038f0:	e008      	b.n	8003904 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038f2:	f7fe fcad 	bl	8002250 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	1ad3      	subs	r3, r2, r3
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d901      	bls.n	8003904 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003900:	2303      	movs	r3, #3
 8003902:	e21d      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003904:	4b65      	ldr	r3, [pc, #404]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800390c:	2b00      	cmp	r3, #0
 800390e:	d0f0      	beq.n	80038f2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003910:	4b62      	ldr	r3, [pc, #392]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	061b      	lsls	r3, r3, #24
 800391e:	495f      	ldr	r1, [pc, #380]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003920:	4313      	orrs	r3, r2
 8003922:	604b      	str	r3, [r1, #4]
 8003924:	e018      	b.n	8003958 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003926:	4b5d      	ldr	r3, [pc, #372]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a5c      	ldr	r2, [pc, #368]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 800392c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003930:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003932:	f7fe fc8d 	bl	8002250 <HAL_GetTick>
 8003936:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003938:	e008      	b.n	800394c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800393a:	f7fe fc89 	bl	8002250 <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	2b02      	cmp	r3, #2
 8003946:	d901      	bls.n	800394c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e1f9      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800394c:	4b53      	ldr	r3, [pc, #332]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1f0      	bne.n	800393a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0308 	and.w	r3, r3, #8
 8003960:	2b00      	cmp	r3, #0
 8003962:	d03c      	beq.n	80039de <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	695b      	ldr	r3, [r3, #20]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d01c      	beq.n	80039a6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800396c:	4b4b      	ldr	r3, [pc, #300]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 800396e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003972:	4a4a      	ldr	r2, [pc, #296]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003974:	f043 0301 	orr.w	r3, r3, #1
 8003978:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800397c:	f7fe fc68 	bl	8002250 <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003984:	f7fe fc64 	bl	8002250 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e1d4      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003996:	4b41      	ldr	r3, [pc, #260]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003998:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800399c:	f003 0302 	and.w	r3, r3, #2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d0ef      	beq.n	8003984 <HAL_RCC_OscConfig+0x3ec>
 80039a4:	e01b      	b.n	80039de <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039a6:	4b3d      	ldr	r3, [pc, #244]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 80039a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039ac:	4a3b      	ldr	r2, [pc, #236]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 80039ae:	f023 0301 	bic.w	r3, r3, #1
 80039b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039b6:	f7fe fc4b 	bl	8002250 <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039bc:	e008      	b.n	80039d0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039be:	f7fe fc47 	bl	8002250 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d901      	bls.n	80039d0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e1b7      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039d0:	4b32      	ldr	r3, [pc, #200]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 80039d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d1ef      	bne.n	80039be <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0304 	and.w	r3, r3, #4
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f000 80a6 	beq.w	8003b38 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039ec:	2300      	movs	r3, #0
 80039ee:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80039f0:	4b2a      	ldr	r3, [pc, #168]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 80039f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10d      	bne.n	8003a18 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039fc:	4b27      	ldr	r3, [pc, #156]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 80039fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a00:	4a26      	ldr	r2, [pc, #152]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003a02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a06:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a08:	4b24      	ldr	r3, [pc, #144]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a10:	60bb      	str	r3, [r7, #8]
 8003a12:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a14:	2301      	movs	r3, #1
 8003a16:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a18:	4b21      	ldr	r3, [pc, #132]	@ (8003aa0 <HAL_RCC_OscConfig+0x508>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d118      	bne.n	8003a56 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a24:	4b1e      	ldr	r3, [pc, #120]	@ (8003aa0 <HAL_RCC_OscConfig+0x508>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa0 <HAL_RCC_OscConfig+0x508>)
 8003a2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a2e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a30:	f7fe fc0e 	bl	8002250 <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a38:	f7fe fc0a 	bl	8002250 <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e17a      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a4a:	4b15      	ldr	r3, [pc, #84]	@ (8003aa0 <HAL_RCC_OscConfig+0x508>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f0      	beq.n	8003a38 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d108      	bne.n	8003a70 <HAL_RCC_OscConfig+0x4d8>
 8003a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a64:	4a0d      	ldr	r2, [pc, #52]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003a66:	f043 0301 	orr.w	r3, r3, #1
 8003a6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a6e:	e029      	b.n	8003ac4 <HAL_RCC_OscConfig+0x52c>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	2b05      	cmp	r3, #5
 8003a76:	d115      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x50c>
 8003a78:	4b08      	ldr	r3, [pc, #32]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a7e:	4a07      	ldr	r2, [pc, #28]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003a80:	f043 0304 	orr.w	r3, r3, #4
 8003a84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a88:	4b04      	ldr	r3, [pc, #16]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a8e:	4a03      	ldr	r2, [pc, #12]	@ (8003a9c <HAL_RCC_OscConfig+0x504>)
 8003a90:	f043 0301 	orr.w	r3, r3, #1
 8003a94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a98:	e014      	b.n	8003ac4 <HAL_RCC_OscConfig+0x52c>
 8003a9a:	bf00      	nop
 8003a9c:	40021000 	.word	0x40021000
 8003aa0:	40007000 	.word	0x40007000
 8003aa4:	4b9c      	ldr	r3, [pc, #624]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003aa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aaa:	4a9b      	ldr	r2, [pc, #620]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003aac:	f023 0301 	bic.w	r3, r3, #1
 8003ab0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ab4:	4b98      	ldr	r3, [pc, #608]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aba:	4a97      	ldr	r2, [pc, #604]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003abc:	f023 0304 	bic.w	r3, r3, #4
 8003ac0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d016      	beq.n	8003afa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003acc:	f7fe fbc0 	bl	8002250 <HAL_GetTick>
 8003ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ad2:	e00a      	b.n	8003aea <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ad4:	f7fe fbbc 	bl	8002250 <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e12a      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aea:	4b8b      	ldr	r3, [pc, #556]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d0ed      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x53c>
 8003af8:	e015      	b.n	8003b26 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003afa:	f7fe fba9 	bl	8002250 <HAL_GetTick>
 8003afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b00:	e00a      	b.n	8003b18 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b02:	f7fe fba5 	bl	8002250 <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e113      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b18:	4b7f      	ldr	r3, [pc, #508]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1ed      	bne.n	8003b02 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b26:	7ffb      	ldrb	r3, [r7, #31]
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d105      	bne.n	8003b38 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b2c:	4b7a      	ldr	r3, [pc, #488]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b30:	4a79      	ldr	r2, [pc, #484]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003b32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b36:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f000 80fe 	beq.w	8003d3e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	f040 80d0 	bne.w	8003cec <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003b4c:	4b72      	ldr	r3, [pc, #456]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f003 0203 	and.w	r2, r3, #3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d130      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d127      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b7c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d11f      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003b8c:	2a07      	cmp	r2, #7
 8003b8e:	bf14      	ite	ne
 8003b90:	2201      	movne	r2, #1
 8003b92:	2200      	moveq	r2, #0
 8003b94:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d113      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba4:	085b      	lsrs	r3, r3, #1
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d109      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb8:	085b      	lsrs	r3, r3, #1
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d06e      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	2b0c      	cmp	r3, #12
 8003bc6:	d069      	beq.n	8003c9c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003bc8:	4b53      	ldr	r3, [pc, #332]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d105      	bne.n	8003be0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003bd4:	4b50      	ldr	r3, [pc, #320]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d001      	beq.n	8003be4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	e0ad      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003be4:	4b4c      	ldr	r3, [pc, #304]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a4b      	ldr	r2, [pc, #300]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003bea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bee:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003bf0:	f7fe fb2e 	bl	8002250 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bf8:	f7fe fb2a 	bl	8002250 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e09a      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c0a:	4b43      	ldr	r3, [pc, #268]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1f0      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c16:	4b40      	ldr	r3, [pc, #256]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003c18:	68da      	ldr	r2, [r3, #12]
 8003c1a:	4b40      	ldr	r3, [pc, #256]	@ (8003d1c <HAL_RCC_OscConfig+0x784>)
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c26:	3a01      	subs	r2, #1
 8003c28:	0112      	lsls	r2, r2, #4
 8003c2a:	4311      	orrs	r1, r2
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003c30:	0212      	lsls	r2, r2, #8
 8003c32:	4311      	orrs	r1, r2
 8003c34:	687a      	ldr	r2, [r7, #4]
 8003c36:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c38:	0852      	lsrs	r2, r2, #1
 8003c3a:	3a01      	subs	r2, #1
 8003c3c:	0552      	lsls	r2, r2, #21
 8003c3e:	4311      	orrs	r1, r2
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003c44:	0852      	lsrs	r2, r2, #1
 8003c46:	3a01      	subs	r2, #1
 8003c48:	0652      	lsls	r2, r2, #25
 8003c4a:	4311      	orrs	r1, r2
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c50:	0912      	lsrs	r2, r2, #4
 8003c52:	0452      	lsls	r2, r2, #17
 8003c54:	430a      	orrs	r2, r1
 8003c56:	4930      	ldr	r1, [pc, #192]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003c5c:	4b2e      	ldr	r3, [pc, #184]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a2d      	ldr	r2, [pc, #180]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003c62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c66:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c68:	4b2b      	ldr	r3, [pc, #172]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	4a2a      	ldr	r2, [pc, #168]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003c6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c72:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c74:	f7fe faec 	bl	8002250 <HAL_GetTick>
 8003c78:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c7a:	e008      	b.n	8003c8e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c7c:	f7fe fae8 	bl	8002250 <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d901      	bls.n	8003c8e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e058      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c8e:	4b22      	ldr	r3, [pc, #136]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d0f0      	beq.n	8003c7c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c9a:	e050      	b.n	8003d3e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e04f      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ca0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d148      	bne.n	8003d3e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003cac:	4b1a      	ldr	r3, [pc, #104]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a19      	ldr	r2, [pc, #100]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003cb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cb6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003cb8:	4b17      	ldr	r3, [pc, #92]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	4a16      	ldr	r2, [pc, #88]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003cbe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cc2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003cc4:	f7fe fac4 	bl	8002250 <HAL_GetTick>
 8003cc8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cca:	e008      	b.n	8003cde <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ccc:	f7fe fac0 	bl	8002250 <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d901      	bls.n	8003cde <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e030      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cde:	4b0e      	ldr	r3, [pc, #56]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d0f0      	beq.n	8003ccc <HAL_RCC_OscConfig+0x734>
 8003cea:	e028      	b.n	8003d3e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	2b0c      	cmp	r3, #12
 8003cf0:	d023      	beq.n	8003d3a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cf2:	4b09      	ldr	r3, [pc, #36]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a08      	ldr	r2, [pc, #32]	@ (8003d18 <HAL_RCC_OscConfig+0x780>)
 8003cf8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cfe:	f7fe faa7 	bl	8002250 <HAL_GetTick>
 8003d02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d04:	e00c      	b.n	8003d20 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d06:	f7fe faa3 	bl	8002250 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d905      	bls.n	8003d20 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e013      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d20:	4b09      	ldr	r3, [pc, #36]	@ (8003d48 <HAL_RCC_OscConfig+0x7b0>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1ec      	bne.n	8003d06 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003d2c:	4b06      	ldr	r3, [pc, #24]	@ (8003d48 <HAL_RCC_OscConfig+0x7b0>)
 8003d2e:	68da      	ldr	r2, [r3, #12]
 8003d30:	4905      	ldr	r1, [pc, #20]	@ (8003d48 <HAL_RCC_OscConfig+0x7b0>)
 8003d32:	4b06      	ldr	r3, [pc, #24]	@ (8003d4c <HAL_RCC_OscConfig+0x7b4>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	60cb      	str	r3, [r1, #12]
 8003d38:	e001      	b.n	8003d3e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e000      	b.n	8003d40 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003d3e:	2300      	movs	r3, #0
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3720      	adds	r7, #32
 8003d44:	46bd      	mov	sp, r7
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	40021000 	.word	0x40021000
 8003d4c:	feeefffc 	.word	0xfeeefffc

08003d50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
 8003d58:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d101      	bne.n	8003d64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e0e7      	b.n	8003f34 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d64:	4b75      	ldr	r3, [pc, #468]	@ (8003f3c <HAL_RCC_ClockConfig+0x1ec>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0307 	and.w	r3, r3, #7
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d910      	bls.n	8003d94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d72:	4b72      	ldr	r3, [pc, #456]	@ (8003f3c <HAL_RCC_ClockConfig+0x1ec>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f023 0207 	bic.w	r2, r3, #7
 8003d7a:	4970      	ldr	r1, [pc, #448]	@ (8003f3c <HAL_RCC_ClockConfig+0x1ec>)
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d82:	4b6e      	ldr	r3, [pc, #440]	@ (8003f3c <HAL_RCC_ClockConfig+0x1ec>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0307 	and.w	r3, r3, #7
 8003d8a:	683a      	ldr	r2, [r7, #0]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d001      	beq.n	8003d94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e0cf      	b.n	8003f34 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d010      	beq.n	8003dc2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	4b66      	ldr	r3, [pc, #408]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d908      	bls.n	8003dc2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003db0:	4b63      	ldr	r3, [pc, #396]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	4960      	ldr	r1, [pc, #384]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0301 	and.w	r3, r3, #1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d04c      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d107      	bne.n	8003de6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dd6:	4b5a      	ldr	r3, [pc, #360]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d121      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e0a6      	b.n	8003f34 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d107      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dee:	4b54      	ldr	r3, [pc, #336]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d115      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e09a      	b.n	8003f34 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d107      	bne.n	8003e16 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e06:	4b4e      	ldr	r3, [pc, #312]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e08e      	b.n	8003f34 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e16:	4b4a      	ldr	r3, [pc, #296]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e086      	b.n	8003f34 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e26:	4b46      	ldr	r3, [pc, #280]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f023 0203 	bic.w	r2, r3, #3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	4943      	ldr	r1, [pc, #268]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e38:	f7fe fa0a 	bl	8002250 <HAL_GetTick>
 8003e3c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e3e:	e00a      	b.n	8003e56 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e40:	f7fe fa06 	bl	8002250 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e06e      	b.n	8003f34 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e56:	4b3a      	ldr	r3, [pc, #232]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 020c 	and.w	r2, r3, #12
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d1eb      	bne.n	8003e40 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d010      	beq.n	8003e96 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	4b31      	ldr	r3, [pc, #196]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d208      	bcs.n	8003e96 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e84:	4b2e      	ldr	r3, [pc, #184]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	492b      	ldr	r1, [pc, #172]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e96:	4b29      	ldr	r3, [pc, #164]	@ (8003f3c <HAL_RCC_ClockConfig+0x1ec>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0307 	and.w	r3, r3, #7
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d210      	bcs.n	8003ec6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ea4:	4b25      	ldr	r3, [pc, #148]	@ (8003f3c <HAL_RCC_ClockConfig+0x1ec>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f023 0207 	bic.w	r2, r3, #7
 8003eac:	4923      	ldr	r1, [pc, #140]	@ (8003f3c <HAL_RCC_ClockConfig+0x1ec>)
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eb4:	4b21      	ldr	r3, [pc, #132]	@ (8003f3c <HAL_RCC_ClockConfig+0x1ec>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0307 	and.w	r3, r3, #7
 8003ebc:	683a      	ldr	r2, [r7, #0]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d001      	beq.n	8003ec6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e036      	b.n	8003f34 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0304 	and.w	r3, r3, #4
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d008      	beq.n	8003ee4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	4918      	ldr	r1, [pc, #96]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0308 	and.w	r3, r3, #8
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d009      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ef0:	4b13      	ldr	r3, [pc, #76]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	00db      	lsls	r3, r3, #3
 8003efe:	4910      	ldr	r1, [pc, #64]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f04:	f000 f824 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f40 <HAL_RCC_ClockConfig+0x1f0>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	091b      	lsrs	r3, r3, #4
 8003f10:	f003 030f 	and.w	r3, r3, #15
 8003f14:	490b      	ldr	r1, [pc, #44]	@ (8003f44 <HAL_RCC_ClockConfig+0x1f4>)
 8003f16:	5ccb      	ldrb	r3, [r1, r3]
 8003f18:	f003 031f 	and.w	r3, r3, #31
 8003f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f20:	4a09      	ldr	r2, [pc, #36]	@ (8003f48 <HAL_RCC_ClockConfig+0x1f8>)
 8003f22:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003f24:	4b09      	ldr	r3, [pc, #36]	@ (8003f4c <HAL_RCC_ClockConfig+0x1fc>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7fe f941 	bl	80021b0 <HAL_InitTick>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	72fb      	strb	r3, [r7, #11]

  return status;
 8003f32:	7afb      	ldrb	r3, [r7, #11]
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	40022000 	.word	0x40022000
 8003f40:	40021000 	.word	0x40021000
 8003f44:	08009ab0 	.word	0x08009ab0
 8003f48:	20000000 	.word	0x20000000
 8003f4c:	20000004 	.word	0x20000004

08003f50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b089      	sub	sp, #36	@ 0x24
 8003f54:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003f56:	2300      	movs	r3, #0
 8003f58:	61fb      	str	r3, [r7, #28]
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f5e:	4b3e      	ldr	r3, [pc, #248]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f003 030c 	and.w	r3, r3, #12
 8003f66:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f68:	4b3b      	ldr	r3, [pc, #236]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	f003 0303 	and.w	r3, r3, #3
 8003f70:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d005      	beq.n	8003f84 <HAL_RCC_GetSysClockFreq+0x34>
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	2b0c      	cmp	r3, #12
 8003f7c:	d121      	bne.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d11e      	bne.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003f84:	4b34      	ldr	r3, [pc, #208]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0308 	and.w	r3, r3, #8
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d107      	bne.n	8003fa0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f90:	4b31      	ldr	r3, [pc, #196]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f96:	0a1b      	lsrs	r3, r3, #8
 8003f98:	f003 030f 	and.w	r3, r3, #15
 8003f9c:	61fb      	str	r3, [r7, #28]
 8003f9e:	e005      	b.n	8003fac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003fa0:	4b2d      	ldr	r3, [pc, #180]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	091b      	lsrs	r3, r3, #4
 8003fa6:	f003 030f 	and.w	r3, r3, #15
 8003faa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003fac:	4a2b      	ldr	r2, [pc, #172]	@ (800405c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fb4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10d      	bne.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fc0:	e00a      	b.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	2b04      	cmp	r3, #4
 8003fc6:	d102      	bne.n	8003fce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003fc8:	4b25      	ldr	r3, [pc, #148]	@ (8004060 <HAL_RCC_GetSysClockFreq+0x110>)
 8003fca:	61bb      	str	r3, [r7, #24]
 8003fcc:	e004      	b.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	2b08      	cmp	r3, #8
 8003fd2:	d101      	bne.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fd4:	4b23      	ldr	r3, [pc, #140]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x114>)
 8003fd6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	2b0c      	cmp	r3, #12
 8003fdc:	d134      	bne.n	8004048 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fde:	4b1e      	ldr	r3, [pc, #120]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	f003 0303 	and.w	r3, r3, #3
 8003fe6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d003      	beq.n	8003ff6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	2b03      	cmp	r3, #3
 8003ff2:	d003      	beq.n	8003ffc <HAL_RCC_GetSysClockFreq+0xac>
 8003ff4:	e005      	b.n	8004002 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003ff6:	4b1a      	ldr	r3, [pc, #104]	@ (8004060 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ff8:	617b      	str	r3, [r7, #20]
      break;
 8003ffa:	e005      	b.n	8004008 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ffc:	4b19      	ldr	r3, [pc, #100]	@ (8004064 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ffe:	617b      	str	r3, [r7, #20]
      break;
 8004000:	e002      	b.n	8004008 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	617b      	str	r3, [r7, #20]
      break;
 8004006:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004008:	4b13      	ldr	r3, [pc, #76]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x108>)
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	091b      	lsrs	r3, r3, #4
 800400e:	f003 0307 	and.w	r3, r3, #7
 8004012:	3301      	adds	r3, #1
 8004014:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004016:	4b10      	ldr	r3, [pc, #64]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x108>)
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	0a1b      	lsrs	r3, r3, #8
 800401c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	fb03 f202 	mul.w	r2, r3, r2
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	fbb2 f3f3 	udiv	r3, r2, r3
 800402c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800402e:	4b0a      	ldr	r3, [pc, #40]	@ (8004058 <HAL_RCC_GetSysClockFreq+0x108>)
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	0e5b      	lsrs	r3, r3, #25
 8004034:	f003 0303 	and.w	r3, r3, #3
 8004038:	3301      	adds	r3, #1
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800403e:	697a      	ldr	r2, [r7, #20]
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	fbb2 f3f3 	udiv	r3, r2, r3
 8004046:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004048:	69bb      	ldr	r3, [r7, #24]
}
 800404a:	4618      	mov	r0, r3
 800404c:	3724      	adds	r7, #36	@ 0x24
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	40021000 	.word	0x40021000
 800405c:	08009ac8 	.word	0x08009ac8
 8004060:	00f42400 	.word	0x00f42400
 8004064:	007a1200 	.word	0x007a1200

08004068 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004068:	b480      	push	{r7}
 800406a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800406c:	4b03      	ldr	r3, [pc, #12]	@ (800407c <HAL_RCC_GetHCLKFreq+0x14>)
 800406e:	681b      	ldr	r3, [r3, #0]
}
 8004070:	4618      	mov	r0, r3
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	20000000 	.word	0x20000000

08004080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004084:	f7ff fff0 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 8004088:	4602      	mov	r2, r0
 800408a:	4b06      	ldr	r3, [pc, #24]	@ (80040a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	0a1b      	lsrs	r3, r3, #8
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	4904      	ldr	r1, [pc, #16]	@ (80040a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004096:	5ccb      	ldrb	r3, [r1, r3]
 8004098:	f003 031f 	and.w	r3, r3, #31
 800409c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	40021000 	.word	0x40021000
 80040a8:	08009ac0 	.word	0x08009ac0

080040ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80040b0:	f7ff ffda 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 80040b4:	4602      	mov	r2, r0
 80040b6:	4b06      	ldr	r3, [pc, #24]	@ (80040d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	0adb      	lsrs	r3, r3, #11
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	4904      	ldr	r1, [pc, #16]	@ (80040d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80040c2:	5ccb      	ldrb	r3, [r1, r3]
 80040c4:	f003 031f 	and.w	r3, r3, #31
 80040c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	40021000 	.word	0x40021000
 80040d4:	08009ac0 	.word	0x08009ac0

080040d8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80040e0:	2300      	movs	r3, #0
 80040e2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80040e4:	4b2a      	ldr	r3, [pc, #168]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d003      	beq.n	80040f8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80040f0:	f7ff f9ee 	bl	80034d0 <HAL_PWREx_GetVoltageRange>
 80040f4:	6178      	str	r0, [r7, #20]
 80040f6:	e014      	b.n	8004122 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80040f8:	4b25      	ldr	r3, [pc, #148]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040fc:	4a24      	ldr	r2, [pc, #144]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004102:	6593      	str	r3, [r2, #88]	@ 0x58
 8004104:	4b22      	ldr	r3, [pc, #136]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004108:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800410c:	60fb      	str	r3, [r7, #12]
 800410e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004110:	f7ff f9de 	bl	80034d0 <HAL_PWREx_GetVoltageRange>
 8004114:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004116:	4b1e      	ldr	r3, [pc, #120]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411a:	4a1d      	ldr	r2, [pc, #116]	@ (8004190 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800411c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004120:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004128:	d10b      	bne.n	8004142 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2b80      	cmp	r3, #128	@ 0x80
 800412e:	d919      	bls.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2ba0      	cmp	r3, #160	@ 0xa0
 8004134:	d902      	bls.n	800413c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004136:	2302      	movs	r3, #2
 8004138:	613b      	str	r3, [r7, #16]
 800413a:	e013      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800413c:	2301      	movs	r3, #1
 800413e:	613b      	str	r3, [r7, #16]
 8004140:	e010      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b80      	cmp	r3, #128	@ 0x80
 8004146:	d902      	bls.n	800414e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004148:	2303      	movs	r3, #3
 800414a:	613b      	str	r3, [r7, #16]
 800414c:	e00a      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b80      	cmp	r3, #128	@ 0x80
 8004152:	d102      	bne.n	800415a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004154:	2302      	movs	r3, #2
 8004156:	613b      	str	r3, [r7, #16]
 8004158:	e004      	b.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2b70      	cmp	r3, #112	@ 0x70
 800415e:	d101      	bne.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004160:	2301      	movs	r3, #1
 8004162:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004164:	4b0b      	ldr	r3, [pc, #44]	@ (8004194 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f023 0207 	bic.w	r2, r3, #7
 800416c:	4909      	ldr	r1, [pc, #36]	@ (8004194 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	4313      	orrs	r3, r2
 8004172:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004174:	4b07      	ldr	r3, [pc, #28]	@ (8004194 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0307 	and.w	r3, r3, #7
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	429a      	cmp	r2, r3
 8004180:	d001      	beq.n	8004186 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40021000 	.word	0x40021000
 8004194:	40022000 	.word	0x40022000

08004198 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041a0:	2300      	movs	r3, #0
 80041a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041a4:	2300      	movs	r3, #0
 80041a6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d041      	beq.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041b8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041bc:	d02a      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80041be:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041c2:	d824      	bhi.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80041c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041c8:	d008      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80041ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041ce:	d81e      	bhi.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00a      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x52>
 80041d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041d8:	d010      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80041da:	e018      	b.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041dc:	4b86      	ldr	r3, [pc, #536]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	4a85      	ldr	r2, [pc, #532]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041e6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041e8:	e015      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	3304      	adds	r3, #4
 80041ee:	2100      	movs	r1, #0
 80041f0:	4618      	mov	r0, r3
 80041f2:	f000 fabb 	bl	800476c <RCCEx_PLLSAI1_Config>
 80041f6:	4603      	mov	r3, r0
 80041f8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041fa:	e00c      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	3320      	adds	r3, #32
 8004200:	2100      	movs	r1, #0
 8004202:	4618      	mov	r0, r3
 8004204:	f000 fba6 	bl	8004954 <RCCEx_PLLSAI2_Config>
 8004208:	4603      	mov	r3, r0
 800420a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800420c:	e003      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	74fb      	strb	r3, [r7, #19]
      break;
 8004212:	e000      	b.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004214:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004216:	7cfb      	ldrb	r3, [r7, #19]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d10b      	bne.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800421c:	4b76      	ldr	r3, [pc, #472]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800421e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004222:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800422a:	4973      	ldr	r1, [pc, #460]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800422c:	4313      	orrs	r3, r2
 800422e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004232:	e001      	b.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004234:	7cfb      	ldrb	r3, [r7, #19]
 8004236:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d041      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004248:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800424c:	d02a      	beq.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800424e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004252:	d824      	bhi.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004254:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004258:	d008      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800425a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800425e:	d81e      	bhi.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00a      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004264:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004268:	d010      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800426a:	e018      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800426c:	4b62      	ldr	r3, [pc, #392]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	4a61      	ldr	r2, [pc, #388]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004272:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004276:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004278:	e015      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	3304      	adds	r3, #4
 800427e:	2100      	movs	r1, #0
 8004280:	4618      	mov	r0, r3
 8004282:	f000 fa73 	bl	800476c <RCCEx_PLLSAI1_Config>
 8004286:	4603      	mov	r3, r0
 8004288:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800428a:	e00c      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	3320      	adds	r3, #32
 8004290:	2100      	movs	r1, #0
 8004292:	4618      	mov	r0, r3
 8004294:	f000 fb5e 	bl	8004954 <RCCEx_PLLSAI2_Config>
 8004298:	4603      	mov	r3, r0
 800429a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800429c:	e003      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	74fb      	strb	r3, [r7, #19]
      break;
 80042a2:	e000      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80042a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042a6:	7cfb      	ldrb	r3, [r7, #19]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d10b      	bne.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80042ac:	4b52      	ldr	r3, [pc, #328]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042ba:	494f      	ldr	r1, [pc, #316]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80042c2:	e001      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042c4:	7cfb      	ldrb	r3, [r7, #19]
 80042c6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 80a0 	beq.w	8004416 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042d6:	2300      	movs	r3, #0
 80042d8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80042da:	4b47      	ldr	r3, [pc, #284]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x152>
 80042e6:	2301      	movs	r3, #1
 80042e8:	e000      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x154>
 80042ea:	2300      	movs	r3, #0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00d      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042f0:	4b41      	ldr	r3, [pc, #260]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042f4:	4a40      	ldr	r2, [pc, #256]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80042fc:	4b3e      	ldr	r3, [pc, #248]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004308:	2301      	movs	r3, #1
 800430a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800430c:	4b3b      	ldr	r3, [pc, #236]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a3a      	ldr	r2, [pc, #232]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004312:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004316:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004318:	f7fd ff9a 	bl	8002250 <HAL_GetTick>
 800431c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800431e:	e009      	b.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004320:	f7fd ff96 	bl	8002250 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d902      	bls.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	74fb      	strb	r3, [r7, #19]
        break;
 8004332:	e005      	b.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004334:	4b31      	ldr	r3, [pc, #196]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800433c:	2b00      	cmp	r3, #0
 800433e:	d0ef      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004340:	7cfb      	ldrb	r3, [r7, #19]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d15c      	bne.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004346:	4b2c      	ldr	r3, [pc, #176]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800434c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004350:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d01f      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	429a      	cmp	r2, r3
 8004362:	d019      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004364:	4b24      	ldr	r3, [pc, #144]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800436e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004370:	4b21      	ldr	r3, [pc, #132]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004376:	4a20      	ldr	r2, [pc, #128]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004378:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800437c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004380:	4b1d      	ldr	r3, [pc, #116]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004386:	4a1c      	ldr	r2, [pc, #112]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004388:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800438c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004390:	4a19      	ldr	r2, [pc, #100]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d016      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a2:	f7fd ff55 	bl	8002250 <HAL_GetTick>
 80043a6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043a8:	e00b      	b.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043aa:	f7fd ff51 	bl	8002250 <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d902      	bls.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80043bc:	2303      	movs	r3, #3
 80043be:	74fb      	strb	r3, [r7, #19]
            break;
 80043c0:	e006      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043c2:	4b0d      	ldr	r3, [pc, #52]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0ec      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80043d0:	7cfb      	ldrb	r3, [r7, #19]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10c      	bne.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043d6:	4b08      	ldr	r3, [pc, #32]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043e6:	4904      	ldr	r1, [pc, #16]	@ (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80043ee:	e009      	b.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043f0:	7cfb      	ldrb	r3, [r7, #19]
 80043f2:	74bb      	strb	r3, [r7, #18]
 80043f4:	e006      	b.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80043f6:	bf00      	nop
 80043f8:	40021000 	.word	0x40021000
 80043fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004400:	7cfb      	ldrb	r3, [r7, #19]
 8004402:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004404:	7c7b      	ldrb	r3, [r7, #17]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d105      	bne.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800440a:	4b9e      	ldr	r3, [pc, #632]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800440c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800440e:	4a9d      	ldr	r2, [pc, #628]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004410:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004414:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0301 	and.w	r3, r3, #1
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00a      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004422:	4b98      	ldr	r3, [pc, #608]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004428:	f023 0203 	bic.w	r2, r3, #3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004430:	4994      	ldr	r1, [pc, #592]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004432:	4313      	orrs	r3, r2
 8004434:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0302 	and.w	r3, r3, #2
 8004440:	2b00      	cmp	r3, #0
 8004442:	d00a      	beq.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004444:	4b8f      	ldr	r3, [pc, #572]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444a:	f023 020c 	bic.w	r2, r3, #12
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004452:	498c      	ldr	r1, [pc, #560]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004454:	4313      	orrs	r3, r2
 8004456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0304 	and.w	r3, r3, #4
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00a      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004466:	4b87      	ldr	r3, [pc, #540]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800446c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004474:	4983      	ldr	r1, [pc, #524]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004476:	4313      	orrs	r3, r2
 8004478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0308 	and.w	r3, r3, #8
 8004484:	2b00      	cmp	r3, #0
 8004486:	d00a      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004488:	4b7e      	ldr	r3, [pc, #504]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800448a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800448e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004496:	497b      	ldr	r1, [pc, #492]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004498:	4313      	orrs	r3, r2
 800449a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0310 	and.w	r3, r3, #16
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d00a      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044aa:	4b76      	ldr	r3, [pc, #472]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044b8:	4972      	ldr	r1, [pc, #456]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0320 	and.w	r3, r3, #32
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00a      	beq.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044cc:	4b6d      	ldr	r3, [pc, #436]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044da:	496a      	ldr	r1, [pc, #424]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00a      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044ee:	4b65      	ldr	r3, [pc, #404]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fc:	4961      	ldr	r1, [pc, #388]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00a      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004510:	4b5c      	ldr	r3, [pc, #368]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004516:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800451e:	4959      	ldr	r1, [pc, #356]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004520:	4313      	orrs	r3, r2
 8004522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00a      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004532:	4b54      	ldr	r3, [pc, #336]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004538:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004540:	4950      	ldr	r1, [pc, #320]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004542:	4313      	orrs	r3, r2
 8004544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00a      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004554:	4b4b      	ldr	r3, [pc, #300]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004562:	4948      	ldr	r1, [pc, #288]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004564:	4313      	orrs	r3, r2
 8004566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004576:	4b43      	ldr	r3, [pc, #268]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004584:	493f      	ldr	r1, [pc, #252]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004586:	4313      	orrs	r3, r2
 8004588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d028      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004598:	4b3a      	ldr	r3, [pc, #232]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800459a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045a6:	4937      	ldr	r1, [pc, #220]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045b6:	d106      	bne.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045b8:	4b32      	ldr	r3, [pc, #200]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	4a31      	ldr	r2, [pc, #196]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045c2:	60d3      	str	r3, [r2, #12]
 80045c4:	e011      	b.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045ce:	d10c      	bne.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3304      	adds	r3, #4
 80045d4:	2101      	movs	r1, #1
 80045d6:	4618      	mov	r0, r3
 80045d8:	f000 f8c8 	bl	800476c <RCCEx_PLLSAI1_Config>
 80045dc:	4603      	mov	r3, r0
 80045de:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80045e0:	7cfb      	ldrb	r3, [r7, #19]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80045e6:	7cfb      	ldrb	r3, [r7, #19]
 80045e8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d028      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80045f6:	4b23      	ldr	r3, [pc, #140]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045fc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004604:	491f      	ldr	r1, [pc, #124]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004606:	4313      	orrs	r3, r2
 8004608:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004610:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004614:	d106      	bne.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004616:	4b1b      	ldr	r3, [pc, #108]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	4a1a      	ldr	r2, [pc, #104]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800461c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004620:	60d3      	str	r3, [r2, #12]
 8004622:	e011      	b.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004628:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800462c:	d10c      	bne.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3304      	adds	r3, #4
 8004632:	2101      	movs	r1, #1
 8004634:	4618      	mov	r0, r3
 8004636:	f000 f899 	bl	800476c <RCCEx_PLLSAI1_Config>
 800463a:	4603      	mov	r3, r0
 800463c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800463e:	7cfb      	ldrb	r3, [r7, #19]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d001      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004644:	7cfb      	ldrb	r3, [r7, #19]
 8004646:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d02b      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004654:	4b0b      	ldr	r3, [pc, #44]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800465a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004662:	4908      	ldr	r1, [pc, #32]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004664:	4313      	orrs	r3, r2
 8004666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800466e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004672:	d109      	bne.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004674:	4b03      	ldr	r3, [pc, #12]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	4a02      	ldr	r2, [pc, #8]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800467a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800467e:	60d3      	str	r3, [r2, #12]
 8004680:	e014      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004682:	bf00      	nop
 8004684:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800468c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004690:	d10c      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	3304      	adds	r3, #4
 8004696:	2101      	movs	r1, #1
 8004698:	4618      	mov	r0, r3
 800469a:	f000 f867 	bl	800476c <RCCEx_PLLSAI1_Config>
 800469e:	4603      	mov	r3, r0
 80046a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046a2:	7cfb      	ldrb	r3, [r7, #19]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d001      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80046a8:	7cfb      	ldrb	r3, [r7, #19]
 80046aa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d02f      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80046b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046be:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046c6:	4928      	ldr	r1, [pc, #160]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046d6:	d10d      	bne.n	80046f4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	3304      	adds	r3, #4
 80046dc:	2102      	movs	r1, #2
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 f844 	bl	800476c <RCCEx_PLLSAI1_Config>
 80046e4:	4603      	mov	r3, r0
 80046e6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046e8:	7cfb      	ldrb	r3, [r7, #19]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d014      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80046ee:	7cfb      	ldrb	r3, [r7, #19]
 80046f0:	74bb      	strb	r3, [r7, #18]
 80046f2:	e011      	b.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046fc:	d10c      	bne.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	3320      	adds	r3, #32
 8004702:	2102      	movs	r1, #2
 8004704:	4618      	mov	r0, r3
 8004706:	f000 f925 	bl	8004954 <RCCEx_PLLSAI2_Config>
 800470a:	4603      	mov	r3, r0
 800470c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800470e:	7cfb      	ldrb	r3, [r7, #19]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d001      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004714:	7cfb      	ldrb	r3, [r7, #19]
 8004716:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00a      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004724:	4b10      	ldr	r3, [pc, #64]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800472a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004732:	490d      	ldr	r1, [pc, #52]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004734:	4313      	orrs	r3, r2
 8004736:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00b      	beq.n	800475e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004746:	4b08      	ldr	r3, [pc, #32]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004756:	4904      	ldr	r1, [pc, #16]	@ (8004768 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004758:	4313      	orrs	r3, r2
 800475a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800475e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004760:	4618      	mov	r0, r3
 8004762:	3718      	adds	r7, #24
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	40021000 	.word	0x40021000

0800476c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800477a:	4b75      	ldr	r3, [pc, #468]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	f003 0303 	and.w	r3, r3, #3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d018      	beq.n	80047b8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004786:	4b72      	ldr	r3, [pc, #456]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004788:	68db      	ldr	r3, [r3, #12]
 800478a:	f003 0203 	and.w	r2, r3, #3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	429a      	cmp	r2, r3
 8004794:	d10d      	bne.n	80047b2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
       ||
 800479a:	2b00      	cmp	r3, #0
 800479c:	d009      	beq.n	80047b2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800479e:	4b6c      	ldr	r3, [pc, #432]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	091b      	lsrs	r3, r3, #4
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	1c5a      	adds	r2, r3, #1
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685b      	ldr	r3, [r3, #4]
       ||
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d047      	beq.n	8004842 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	73fb      	strb	r3, [r7, #15]
 80047b6:	e044      	b.n	8004842 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2b03      	cmp	r3, #3
 80047be:	d018      	beq.n	80047f2 <RCCEx_PLLSAI1_Config+0x86>
 80047c0:	2b03      	cmp	r3, #3
 80047c2:	d825      	bhi.n	8004810 <RCCEx_PLLSAI1_Config+0xa4>
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d002      	beq.n	80047ce <RCCEx_PLLSAI1_Config+0x62>
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d009      	beq.n	80047e0 <RCCEx_PLLSAI1_Config+0x74>
 80047cc:	e020      	b.n	8004810 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047ce:	4b60      	ldr	r3, [pc, #384]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0302 	and.w	r3, r3, #2
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d11d      	bne.n	8004816 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047de:	e01a      	b.n	8004816 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80047e0:	4b5b      	ldr	r3, [pc, #364]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d116      	bne.n	800481a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047f0:	e013      	b.n	800481a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80047f2:	4b57      	ldr	r3, [pc, #348]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d10f      	bne.n	800481e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80047fe:	4b54      	ldr	r3, [pc, #336]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d109      	bne.n	800481e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800480e:	e006      	b.n	800481e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
      break;
 8004814:	e004      	b.n	8004820 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004816:	bf00      	nop
 8004818:	e002      	b.n	8004820 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800481a:	bf00      	nop
 800481c:	e000      	b.n	8004820 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800481e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004820:	7bfb      	ldrb	r3, [r7, #15]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10d      	bne.n	8004842 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004826:	4b4a      	ldr	r3, [pc, #296]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6819      	ldr	r1, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	3b01      	subs	r3, #1
 8004838:	011b      	lsls	r3, r3, #4
 800483a:	430b      	orrs	r3, r1
 800483c:	4944      	ldr	r1, [pc, #272]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 800483e:	4313      	orrs	r3, r2
 8004840:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004842:	7bfb      	ldrb	r3, [r7, #15]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d17d      	bne.n	8004944 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004848:	4b41      	ldr	r3, [pc, #260]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a40      	ldr	r2, [pc, #256]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 800484e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004852:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004854:	f7fd fcfc 	bl	8002250 <HAL_GetTick>
 8004858:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800485a:	e009      	b.n	8004870 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800485c:	f7fd fcf8 	bl	8002250 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	2b02      	cmp	r3, #2
 8004868:	d902      	bls.n	8004870 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	73fb      	strb	r3, [r7, #15]
        break;
 800486e:	e005      	b.n	800487c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004870:	4b37      	ldr	r3, [pc, #220]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004878:	2b00      	cmp	r3, #0
 800487a:	d1ef      	bne.n	800485c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800487c:	7bfb      	ldrb	r3, [r7, #15]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d160      	bne.n	8004944 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d111      	bne.n	80048ac <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004888:	4b31      	ldr	r3, [pc, #196]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	6892      	ldr	r2, [r2, #8]
 8004898:	0211      	lsls	r1, r2, #8
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	68d2      	ldr	r2, [r2, #12]
 800489e:	0912      	lsrs	r2, r2, #4
 80048a0:	0452      	lsls	r2, r2, #17
 80048a2:	430a      	orrs	r2, r1
 80048a4:	492a      	ldr	r1, [pc, #168]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	610b      	str	r3, [r1, #16]
 80048aa:	e027      	b.n	80048fc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d112      	bne.n	80048d8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048b2:	4b27      	ldr	r3, [pc, #156]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80048ba:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	6892      	ldr	r2, [r2, #8]
 80048c2:	0211      	lsls	r1, r2, #8
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	6912      	ldr	r2, [r2, #16]
 80048c8:	0852      	lsrs	r2, r2, #1
 80048ca:	3a01      	subs	r2, #1
 80048cc:	0552      	lsls	r2, r2, #21
 80048ce:	430a      	orrs	r2, r1
 80048d0:	491f      	ldr	r1, [pc, #124]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	610b      	str	r3, [r1, #16]
 80048d6:	e011      	b.n	80048fc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048d8:	4b1d      	ldr	r3, [pc, #116]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80048e0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	6892      	ldr	r2, [r2, #8]
 80048e8:	0211      	lsls	r1, r2, #8
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	6952      	ldr	r2, [r2, #20]
 80048ee:	0852      	lsrs	r2, r2, #1
 80048f0:	3a01      	subs	r2, #1
 80048f2:	0652      	lsls	r2, r2, #25
 80048f4:	430a      	orrs	r2, r1
 80048f6:	4916      	ldr	r1, [pc, #88]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048f8:	4313      	orrs	r3, r2
 80048fa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80048fc:	4b14      	ldr	r3, [pc, #80]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a13      	ldr	r2, [pc, #76]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004902:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004906:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004908:	f7fd fca2 	bl	8002250 <HAL_GetTick>
 800490c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800490e:	e009      	b.n	8004924 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004910:	f7fd fc9e 	bl	8002250 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	2b02      	cmp	r3, #2
 800491c:	d902      	bls.n	8004924 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800491e:	2303      	movs	r3, #3
 8004920:	73fb      	strb	r3, [r7, #15]
          break;
 8004922:	e005      	b.n	8004930 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004924:	4b0a      	ldr	r3, [pc, #40]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d0ef      	beq.n	8004910 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004930:	7bfb      	ldrb	r3, [r7, #15]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d106      	bne.n	8004944 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004936:	4b06      	ldr	r3, [pc, #24]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	4904      	ldr	r1, [pc, #16]	@ (8004950 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004940:	4313      	orrs	r3, r2
 8004942:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004944:	7bfb      	ldrb	r3, [r7, #15]
}
 8004946:	4618      	mov	r0, r3
 8004948:	3710      	adds	r7, #16
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	40021000 	.word	0x40021000

08004954 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b084      	sub	sp, #16
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800495e:	2300      	movs	r3, #0
 8004960:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004962:	4b6a      	ldr	r3, [pc, #424]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	f003 0303 	and.w	r3, r3, #3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d018      	beq.n	80049a0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800496e:	4b67      	ldr	r3, [pc, #412]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004970:	68db      	ldr	r3, [r3, #12]
 8004972:	f003 0203 	and.w	r2, r3, #3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	429a      	cmp	r2, r3
 800497c:	d10d      	bne.n	800499a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
       ||
 8004982:	2b00      	cmp	r3, #0
 8004984:	d009      	beq.n	800499a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004986:	4b61      	ldr	r3, [pc, #388]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	091b      	lsrs	r3, r3, #4
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	1c5a      	adds	r2, r3, #1
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
       ||
 8004996:	429a      	cmp	r2, r3
 8004998:	d047      	beq.n	8004a2a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	73fb      	strb	r3, [r7, #15]
 800499e:	e044      	b.n	8004a2a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b03      	cmp	r3, #3
 80049a6:	d018      	beq.n	80049da <RCCEx_PLLSAI2_Config+0x86>
 80049a8:	2b03      	cmp	r3, #3
 80049aa:	d825      	bhi.n	80049f8 <RCCEx_PLLSAI2_Config+0xa4>
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d002      	beq.n	80049b6 <RCCEx_PLLSAI2_Config+0x62>
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d009      	beq.n	80049c8 <RCCEx_PLLSAI2_Config+0x74>
 80049b4:	e020      	b.n	80049f8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80049b6:	4b55      	ldr	r3, [pc, #340]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d11d      	bne.n	80049fe <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049c6:	e01a      	b.n	80049fe <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80049c8:	4b50      	ldr	r3, [pc, #320]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d116      	bne.n	8004a02 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049d8:	e013      	b.n	8004a02 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80049da:	4b4c      	ldr	r3, [pc, #304]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10f      	bne.n	8004a06 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80049e6:	4b49      	ldr	r3, [pc, #292]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d109      	bne.n	8004a06 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80049f6:	e006      	b.n	8004a06 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	73fb      	strb	r3, [r7, #15]
      break;
 80049fc:	e004      	b.n	8004a08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80049fe:	bf00      	nop
 8004a00:	e002      	b.n	8004a08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a02:	bf00      	nop
 8004a04:	e000      	b.n	8004a08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a06:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a08:	7bfb      	ldrb	r3, [r7, #15]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10d      	bne.n	8004a2a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a0e:	4b3f      	ldr	r3, [pc, #252]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6819      	ldr	r1, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	011b      	lsls	r3, r3, #4
 8004a22:	430b      	orrs	r3, r1
 8004a24:	4939      	ldr	r1, [pc, #228]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a2a:	7bfb      	ldrb	r3, [r7, #15]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d167      	bne.n	8004b00 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a30:	4b36      	ldr	r3, [pc, #216]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a35      	ldr	r2, [pc, #212]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a3c:	f7fd fc08 	bl	8002250 <HAL_GetTick>
 8004a40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a42:	e009      	b.n	8004a58 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a44:	f7fd fc04 	bl	8002250 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d902      	bls.n	8004a58 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	73fb      	strb	r3, [r7, #15]
        break;
 8004a56:	e005      	b.n	8004a64 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a58:	4b2c      	ldr	r3, [pc, #176]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d1ef      	bne.n	8004a44 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004a64:	7bfb      	ldrb	r3, [r7, #15]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d14a      	bne.n	8004b00 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d111      	bne.n	8004a94 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a70:	4b26      	ldr	r3, [pc, #152]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004a78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	6892      	ldr	r2, [r2, #8]
 8004a80:	0211      	lsls	r1, r2, #8
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	68d2      	ldr	r2, [r2, #12]
 8004a86:	0912      	lsrs	r2, r2, #4
 8004a88:	0452      	lsls	r2, r2, #17
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	491f      	ldr	r1, [pc, #124]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	614b      	str	r3, [r1, #20]
 8004a92:	e011      	b.n	8004ab8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a94:	4b1d      	ldr	r3, [pc, #116]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a96:	695b      	ldr	r3, [r3, #20]
 8004a98:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004a9c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	6892      	ldr	r2, [r2, #8]
 8004aa4:	0211      	lsls	r1, r2, #8
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	6912      	ldr	r2, [r2, #16]
 8004aaa:	0852      	lsrs	r2, r2, #1
 8004aac:	3a01      	subs	r2, #1
 8004aae:	0652      	lsls	r2, r2, #25
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	4916      	ldr	r1, [pc, #88]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ab8:	4b14      	ldr	r3, [pc, #80]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a13      	ldr	r2, [pc, #76]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004abe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ac2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ac4:	f7fd fbc4 	bl	8002250 <HAL_GetTick>
 8004ac8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004aca:	e009      	b.n	8004ae0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004acc:	f7fd fbc0 	bl	8002250 <HAL_GetTick>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d902      	bls.n	8004ae0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	73fb      	strb	r3, [r7, #15]
          break;
 8004ade:	e005      	b.n	8004aec <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d0ef      	beq.n	8004acc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004aec:	7bfb      	ldrb	r3, [r7, #15]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d106      	bne.n	8004b00 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004af2:	4b06      	ldr	r3, [pc, #24]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004af4:	695a      	ldr	r2, [r3, #20]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	4904      	ldr	r1, [pc, #16]	@ (8004b0c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	40021000 	.word	0x40021000

08004b10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d101      	bne.n	8004b22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e049      	b.n	8004bb6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d106      	bne.n	8004b3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f7fd f9fc 	bl	8001f34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2202      	movs	r2, #2
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3304      	adds	r3, #4
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	4610      	mov	r0, r2
 8004b50:	f000 fe50 	bl	80057f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d001      	beq.n	8004bd8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e04f      	b.n	8004c78 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68da      	ldr	r2, [r3, #12]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0201 	orr.w	r2, r2, #1
 8004bee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a23      	ldr	r2, [pc, #140]	@ (8004c84 <HAL_TIM_Base_Start_IT+0xc4>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d01d      	beq.n	8004c36 <HAL_TIM_Base_Start_IT+0x76>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c02:	d018      	beq.n	8004c36 <HAL_TIM_Base_Start_IT+0x76>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a1f      	ldr	r2, [pc, #124]	@ (8004c88 <HAL_TIM_Base_Start_IT+0xc8>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d013      	beq.n	8004c36 <HAL_TIM_Base_Start_IT+0x76>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a1e      	ldr	r2, [pc, #120]	@ (8004c8c <HAL_TIM_Base_Start_IT+0xcc>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d00e      	beq.n	8004c36 <HAL_TIM_Base_Start_IT+0x76>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a1c      	ldr	r2, [pc, #112]	@ (8004c90 <HAL_TIM_Base_Start_IT+0xd0>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d009      	beq.n	8004c36 <HAL_TIM_Base_Start_IT+0x76>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a1b      	ldr	r2, [pc, #108]	@ (8004c94 <HAL_TIM_Base_Start_IT+0xd4>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d004      	beq.n	8004c36 <HAL_TIM_Base_Start_IT+0x76>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a19      	ldr	r2, [pc, #100]	@ (8004c98 <HAL_TIM_Base_Start_IT+0xd8>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d115      	bne.n	8004c62 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	689a      	ldr	r2, [r3, #8]
 8004c3c:	4b17      	ldr	r3, [pc, #92]	@ (8004c9c <HAL_TIM_Base_Start_IT+0xdc>)
 8004c3e:	4013      	ands	r3, r2
 8004c40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2b06      	cmp	r3, #6
 8004c46:	d015      	beq.n	8004c74 <HAL_TIM_Base_Start_IT+0xb4>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c4e:	d011      	beq.n	8004c74 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f042 0201 	orr.w	r2, r2, #1
 8004c5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c60:	e008      	b.n	8004c74 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f042 0201 	orr.w	r2, r2, #1
 8004c70:	601a      	str	r2, [r3, #0]
 8004c72:	e000      	b.n	8004c76 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c74:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3714      	adds	r7, #20
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr
 8004c84:	40012c00 	.word	0x40012c00
 8004c88:	40000400 	.word	0x40000400
 8004c8c:	40000800 	.word	0x40000800
 8004c90:	40000c00 	.word	0x40000c00
 8004c94:	40013400 	.word	0x40013400
 8004c98:	40014000 	.word	0x40014000
 8004c9c:	00010007 	.word	0x00010007

08004ca0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e049      	b.n	8004d46 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d106      	bne.n	8004ccc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 f841 	bl	8004d4e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	3304      	adds	r3, #4
 8004cdc:	4619      	mov	r1, r3
 8004cde:	4610      	mov	r0, r2
 8004ce0:	f000 fd88 	bl	80057f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3708      	adds	r7, #8
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}

08004d4e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004d4e:	b480      	push	{r7}
 8004d50:	b083      	sub	sp, #12
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d56:	bf00      	nop
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr
	...

08004d64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d109      	bne.n	8004d88 <HAL_TIM_PWM_Start+0x24>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	bf14      	ite	ne
 8004d80:	2301      	movne	r3, #1
 8004d82:	2300      	moveq	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	e03c      	b.n	8004e02 <HAL_TIM_PWM_Start+0x9e>
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	2b04      	cmp	r3, #4
 8004d8c:	d109      	bne.n	8004da2 <HAL_TIM_PWM_Start+0x3e>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	bf14      	ite	ne
 8004d9a:	2301      	movne	r3, #1
 8004d9c:	2300      	moveq	r3, #0
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	e02f      	b.n	8004e02 <HAL_TIM_PWM_Start+0x9e>
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	2b08      	cmp	r3, #8
 8004da6:	d109      	bne.n	8004dbc <HAL_TIM_PWM_Start+0x58>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	bf14      	ite	ne
 8004db4:	2301      	movne	r3, #1
 8004db6:	2300      	moveq	r3, #0
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	e022      	b.n	8004e02 <HAL_TIM_PWM_Start+0x9e>
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	2b0c      	cmp	r3, #12
 8004dc0:	d109      	bne.n	8004dd6 <HAL_TIM_PWM_Start+0x72>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	bf14      	ite	ne
 8004dce:	2301      	movne	r3, #1
 8004dd0:	2300      	moveq	r3, #0
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	e015      	b.n	8004e02 <HAL_TIM_PWM_Start+0x9e>
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	2b10      	cmp	r3, #16
 8004dda:	d109      	bne.n	8004df0 <HAL_TIM_PWM_Start+0x8c>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	bf14      	ite	ne
 8004de8:	2301      	movne	r3, #1
 8004dea:	2300      	moveq	r3, #0
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	e008      	b.n	8004e02 <HAL_TIM_PWM_Start+0x9e>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	bf14      	ite	ne
 8004dfc:	2301      	movne	r3, #1
 8004dfe:	2300      	moveq	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d001      	beq.n	8004e0a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e09c      	b.n	8004f44 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d104      	bne.n	8004e1a <HAL_TIM_PWM_Start+0xb6>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2202      	movs	r2, #2
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e18:	e023      	b.n	8004e62 <HAL_TIM_PWM_Start+0xfe>
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	2b04      	cmp	r3, #4
 8004e1e:	d104      	bne.n	8004e2a <HAL_TIM_PWM_Start+0xc6>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2202      	movs	r2, #2
 8004e24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e28:	e01b      	b.n	8004e62 <HAL_TIM_PWM_Start+0xfe>
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	2b08      	cmp	r3, #8
 8004e2e:	d104      	bne.n	8004e3a <HAL_TIM_PWM_Start+0xd6>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2202      	movs	r2, #2
 8004e34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e38:	e013      	b.n	8004e62 <HAL_TIM_PWM_Start+0xfe>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	2b0c      	cmp	r3, #12
 8004e3e:	d104      	bne.n	8004e4a <HAL_TIM_PWM_Start+0xe6>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2202      	movs	r2, #2
 8004e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e48:	e00b      	b.n	8004e62 <HAL_TIM_PWM_Start+0xfe>
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	2b10      	cmp	r3, #16
 8004e4e:	d104      	bne.n	8004e5a <HAL_TIM_PWM_Start+0xf6>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e58:	e003      	b.n	8004e62 <HAL_TIM_PWM_Start+0xfe>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2202      	movs	r2, #2
 8004e5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2201      	movs	r2, #1
 8004e68:	6839      	ldr	r1, [r7, #0]
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f001 f90f 	bl	800608e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a35      	ldr	r2, [pc, #212]	@ (8004f4c <HAL_TIM_PWM_Start+0x1e8>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d013      	beq.n	8004ea2 <HAL_TIM_PWM_Start+0x13e>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a34      	ldr	r2, [pc, #208]	@ (8004f50 <HAL_TIM_PWM_Start+0x1ec>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d00e      	beq.n	8004ea2 <HAL_TIM_PWM_Start+0x13e>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a32      	ldr	r2, [pc, #200]	@ (8004f54 <HAL_TIM_PWM_Start+0x1f0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d009      	beq.n	8004ea2 <HAL_TIM_PWM_Start+0x13e>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a31      	ldr	r2, [pc, #196]	@ (8004f58 <HAL_TIM_PWM_Start+0x1f4>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	d004      	beq.n	8004ea2 <HAL_TIM_PWM_Start+0x13e>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a2f      	ldr	r2, [pc, #188]	@ (8004f5c <HAL_TIM_PWM_Start+0x1f8>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d101      	bne.n	8004ea6 <HAL_TIM_PWM_Start+0x142>
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e000      	b.n	8004ea8 <HAL_TIM_PWM_Start+0x144>
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d007      	beq.n	8004ebc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004eba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a22      	ldr	r2, [pc, #136]	@ (8004f4c <HAL_TIM_PWM_Start+0x1e8>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d01d      	beq.n	8004f02 <HAL_TIM_PWM_Start+0x19e>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ece:	d018      	beq.n	8004f02 <HAL_TIM_PWM_Start+0x19e>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a22      	ldr	r2, [pc, #136]	@ (8004f60 <HAL_TIM_PWM_Start+0x1fc>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d013      	beq.n	8004f02 <HAL_TIM_PWM_Start+0x19e>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a21      	ldr	r2, [pc, #132]	@ (8004f64 <HAL_TIM_PWM_Start+0x200>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d00e      	beq.n	8004f02 <HAL_TIM_PWM_Start+0x19e>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a1f      	ldr	r2, [pc, #124]	@ (8004f68 <HAL_TIM_PWM_Start+0x204>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d009      	beq.n	8004f02 <HAL_TIM_PWM_Start+0x19e>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a17      	ldr	r2, [pc, #92]	@ (8004f50 <HAL_TIM_PWM_Start+0x1ec>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d004      	beq.n	8004f02 <HAL_TIM_PWM_Start+0x19e>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a15      	ldr	r2, [pc, #84]	@ (8004f54 <HAL_TIM_PWM_Start+0x1f0>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d115      	bne.n	8004f2e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	689a      	ldr	r2, [r3, #8]
 8004f08:	4b18      	ldr	r3, [pc, #96]	@ (8004f6c <HAL_TIM_PWM_Start+0x208>)
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2b06      	cmp	r3, #6
 8004f12:	d015      	beq.n	8004f40 <HAL_TIM_PWM_Start+0x1dc>
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f1a:	d011      	beq.n	8004f40 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f042 0201 	orr.w	r2, r2, #1
 8004f2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f2c:	e008      	b.n	8004f40 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f042 0201 	orr.w	r2, r2, #1
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	e000      	b.n	8004f42 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3710      	adds	r7, #16
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	40012c00 	.word	0x40012c00
 8004f50:	40013400 	.word	0x40013400
 8004f54:	40014000 	.word	0x40014000
 8004f58:	40014400 	.word	0x40014400
 8004f5c:	40014800 	.word	0x40014800
 8004f60:	40000400 	.word	0x40000400
 8004f64:	40000800 	.word	0x40000800
 8004f68:	40000c00 	.word	0x40000c00
 8004f6c:	00010007 	.word	0x00010007

08004f70 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
 8004f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d101      	bne.n	8004f84 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e097      	b.n	80050b4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d106      	bne.n	8004f9e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f7fc ff8b 	bl	8001eb4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2202      	movs	r2, #2
 8004fa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	6812      	ldr	r2, [r2, #0]
 8004fb0:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004fb4:	f023 0307 	bic.w	r3, r3, #7
 8004fb8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	3304      	adds	r3, #4
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	4610      	mov	r0, r2
 8004fc6:	f000 fc15 	bl	80057f4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	697a      	ldr	r2, [r7, #20]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ff2:	f023 0303 	bic.w	r3, r3, #3
 8004ff6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	021b      	lsls	r3, r3, #8
 8005002:	4313      	orrs	r3, r2
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	4313      	orrs	r3, r2
 8005008:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005010:	f023 030c 	bic.w	r3, r3, #12
 8005014:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800501c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005020:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68da      	ldr	r2, [r3, #12]
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	69db      	ldr	r3, [r3, #28]
 800502a:	021b      	lsls	r3, r3, #8
 800502c:	4313      	orrs	r3, r2
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	4313      	orrs	r3, r2
 8005032:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	011a      	lsls	r2, r3, #4
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	6a1b      	ldr	r3, [r3, #32]
 800503e:	031b      	lsls	r3, r3, #12
 8005040:	4313      	orrs	r3, r2
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	4313      	orrs	r3, r2
 8005046:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800504e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005056:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	685a      	ldr	r2, [r3, #4]
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	011b      	lsls	r3, r3, #4
 8005062:	4313      	orrs	r3, r2
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	4313      	orrs	r3, r2
 8005068:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2201      	movs	r2, #1
 8005086:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2201      	movs	r2, #1
 800508e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2201      	movs	r2, #1
 80050a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2201      	movs	r2, #1
 80050ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3718      	adds	r7, #24
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050cc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80050d4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80050dc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050e4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d110      	bne.n	800510e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80050ec:	7bfb      	ldrb	r3, [r7, #15]
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d102      	bne.n	80050f8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80050f2:	7b7b      	ldrb	r3, [r7, #13]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d001      	beq.n	80050fc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	e069      	b.n	80051d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2202      	movs	r2, #2
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2202      	movs	r2, #2
 8005108:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800510c:	e031      	b.n	8005172 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	2b04      	cmp	r3, #4
 8005112:	d110      	bne.n	8005136 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005114:	7bbb      	ldrb	r3, [r7, #14]
 8005116:	2b01      	cmp	r3, #1
 8005118:	d102      	bne.n	8005120 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800511a:	7b3b      	ldrb	r3, [r7, #12]
 800511c:	2b01      	cmp	r3, #1
 800511e:	d001      	beq.n	8005124 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e055      	b.n	80051d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2202      	movs	r2, #2
 8005128:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2202      	movs	r2, #2
 8005130:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005134:	e01d      	b.n	8005172 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005136:	7bfb      	ldrb	r3, [r7, #15]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d108      	bne.n	800514e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800513c:	7bbb      	ldrb	r3, [r7, #14]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d105      	bne.n	800514e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005142:	7b7b      	ldrb	r3, [r7, #13]
 8005144:	2b01      	cmp	r3, #1
 8005146:	d102      	bne.n	800514e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005148:	7b3b      	ldrb	r3, [r7, #12]
 800514a:	2b01      	cmp	r3, #1
 800514c:	d001      	beq.n	8005152 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e03e      	b.n	80051d0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2202      	movs	r2, #2
 8005156:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2202      	movs	r2, #2
 800515e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2202      	movs	r2, #2
 800516e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d003      	beq.n	8005180 <HAL_TIM_Encoder_Start+0xc4>
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	2b04      	cmp	r3, #4
 800517c:	d008      	beq.n	8005190 <HAL_TIM_Encoder_Start+0xd4>
 800517e:	e00f      	b.n	80051a0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2201      	movs	r2, #1
 8005186:	2100      	movs	r1, #0
 8005188:	4618      	mov	r0, r3
 800518a:	f000 ff80 	bl	800608e <TIM_CCxChannelCmd>
      break;
 800518e:	e016      	b.n	80051be <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2201      	movs	r2, #1
 8005196:	2104      	movs	r1, #4
 8005198:	4618      	mov	r0, r3
 800519a:	f000 ff78 	bl	800608e <TIM_CCxChannelCmd>
      break;
 800519e:	e00e      	b.n	80051be <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2201      	movs	r2, #1
 80051a6:	2100      	movs	r1, #0
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 ff70 	bl	800608e <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2201      	movs	r2, #1
 80051b4:	2104      	movs	r1, #4
 80051b6:	4618      	mov	r0, r3
 80051b8:	f000 ff69 	bl	800608e <TIM_CCxChannelCmd>
      break;
 80051bc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f042 0201 	orr.w	r2, r2, #1
 80051cc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80051ce:	2300      	movs	r3, #0
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3710      	adds	r7, #16
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b084      	sub	sp, #16
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68db      	ldr	r3, [r3, #12]
 80051e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	691b      	ldr	r3, [r3, #16]
 80051ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d020      	beq.n	800523c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f003 0302 	and.w	r3, r3, #2
 8005200:	2b00      	cmp	r3, #0
 8005202:	d01b      	beq.n	800523c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f06f 0202 	mvn.w	r2, #2
 800520c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2201      	movs	r2, #1
 8005212:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	699b      	ldr	r3, [r3, #24]
 800521a:	f003 0303 	and.w	r3, r3, #3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d003      	beq.n	800522a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 fac7 	bl	80057b6 <HAL_TIM_IC_CaptureCallback>
 8005228:	e005      	b.n	8005236 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 fab9 	bl	80057a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005230:	6878      	ldr	r0, [r7, #4]
 8005232:	f000 faca 	bl	80057ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	f003 0304 	and.w	r3, r3, #4
 8005242:	2b00      	cmp	r3, #0
 8005244:	d020      	beq.n	8005288 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f003 0304 	and.w	r3, r3, #4
 800524c:	2b00      	cmp	r3, #0
 800524e:	d01b      	beq.n	8005288 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f06f 0204 	mvn.w	r2, #4
 8005258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2202      	movs	r2, #2
 800525e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800526a:	2b00      	cmp	r3, #0
 800526c:	d003      	beq.n	8005276 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 faa1 	bl	80057b6 <HAL_TIM_IC_CaptureCallback>
 8005274:	e005      	b.n	8005282 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 fa93 	bl	80057a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f000 faa4 	bl	80057ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	f003 0308 	and.w	r3, r3, #8
 800528e:	2b00      	cmp	r3, #0
 8005290:	d020      	beq.n	80052d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f003 0308 	and.w	r3, r3, #8
 8005298:	2b00      	cmp	r3, #0
 800529a:	d01b      	beq.n	80052d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f06f 0208 	mvn.w	r2, #8
 80052a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2204      	movs	r2, #4
 80052aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	f003 0303 	and.w	r3, r3, #3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d003      	beq.n	80052c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 fa7b 	bl	80057b6 <HAL_TIM_IC_CaptureCallback>
 80052c0:	e005      	b.n	80052ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f000 fa6d 	bl	80057a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f000 fa7e 	bl	80057ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	f003 0310 	and.w	r3, r3, #16
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d020      	beq.n	8005320 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f003 0310 	and.w	r3, r3, #16
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d01b      	beq.n	8005320 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f06f 0210 	mvn.w	r2, #16
 80052f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2208      	movs	r2, #8
 80052f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	69db      	ldr	r3, [r3, #28]
 80052fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005302:	2b00      	cmp	r3, #0
 8005304:	d003      	beq.n	800530e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fa55 	bl	80057b6 <HAL_TIM_IC_CaptureCallback>
 800530c:	e005      	b.n	800531a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 fa47 	bl	80057a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f000 fa58 	bl	80057ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	f003 0301 	and.w	r3, r3, #1
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00c      	beq.n	8005344 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f003 0301 	and.w	r3, r3, #1
 8005330:	2b00      	cmp	r3, #0
 8005332:	d007      	beq.n	8005344 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f06f 0201 	mvn.w	r2, #1
 800533c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7fb ffbc 	bl	80012bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800534a:	2b00      	cmp	r3, #0
 800534c:	d104      	bne.n	8005358 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005354:	2b00      	cmp	r3, #0
 8005356:	d00c      	beq.n	8005372 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800535e:	2b00      	cmp	r3, #0
 8005360:	d007      	beq.n	8005372 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800536a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 ff45 	bl	80061fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00c      	beq.n	8005396 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005382:	2b00      	cmp	r3, #0
 8005384:	d007      	beq.n	8005396 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800538e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f000 ff3d 	bl	8006210 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00c      	beq.n	80053ba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d007      	beq.n	80053ba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80053b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 fa12 	bl	80057de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	f003 0320 	and.w	r3, r3, #32
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00c      	beq.n	80053de <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f003 0320 	and.w	r3, r3, #32
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d007      	beq.n	80053de <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f06f 0220 	mvn.w	r2, #32
 80053d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 ff05 	bl	80061e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80053de:	bf00      	nop
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
	...

080053e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b086      	sub	sp, #24
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d101      	bne.n	8005406 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005402:	2302      	movs	r3, #2
 8005404:	e0ff      	b.n	8005606 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2201      	movs	r2, #1
 800540a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2b14      	cmp	r3, #20
 8005412:	f200 80f0 	bhi.w	80055f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005416:	a201      	add	r2, pc, #4	@ (adr r2, 800541c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800541c:	08005471 	.word	0x08005471
 8005420:	080055f7 	.word	0x080055f7
 8005424:	080055f7 	.word	0x080055f7
 8005428:	080055f7 	.word	0x080055f7
 800542c:	080054b1 	.word	0x080054b1
 8005430:	080055f7 	.word	0x080055f7
 8005434:	080055f7 	.word	0x080055f7
 8005438:	080055f7 	.word	0x080055f7
 800543c:	080054f3 	.word	0x080054f3
 8005440:	080055f7 	.word	0x080055f7
 8005444:	080055f7 	.word	0x080055f7
 8005448:	080055f7 	.word	0x080055f7
 800544c:	08005533 	.word	0x08005533
 8005450:	080055f7 	.word	0x080055f7
 8005454:	080055f7 	.word	0x080055f7
 8005458:	080055f7 	.word	0x080055f7
 800545c:	08005575 	.word	0x08005575
 8005460:	080055f7 	.word	0x080055f7
 8005464:	080055f7 	.word	0x080055f7
 8005468:	080055f7 	.word	0x080055f7
 800546c:	080055b5 	.word	0x080055b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68b9      	ldr	r1, [r7, #8]
 8005476:	4618      	mov	r0, r3
 8005478:	f000 fa5c 	bl	8005934 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699a      	ldr	r2, [r3, #24]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f042 0208 	orr.w	r2, r2, #8
 800548a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	699a      	ldr	r2, [r3, #24]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f022 0204 	bic.w	r2, r2, #4
 800549a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6999      	ldr	r1, [r3, #24]
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	691a      	ldr	r2, [r3, #16]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	619a      	str	r2, [r3, #24]
      break;
 80054ae:	e0a5      	b.n	80055fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68b9      	ldr	r1, [r7, #8]
 80054b6:	4618      	mov	r0, r3
 80054b8:	f000 face 	bl	8005a58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	699a      	ldr	r2, [r3, #24]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699a      	ldr	r2, [r3, #24]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6999      	ldr	r1, [r3, #24]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	021a      	lsls	r2, r3, #8
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	619a      	str	r2, [r3, #24]
      break;
 80054f0:	e084      	b.n	80055fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68b9      	ldr	r1, [r7, #8]
 80054f8:	4618      	mov	r0, r3
 80054fa:	f000 fb39 	bl	8005b70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69da      	ldr	r2, [r3, #28]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f042 0208 	orr.w	r2, r2, #8
 800550c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	69da      	ldr	r2, [r3, #28]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 0204 	bic.w	r2, r2, #4
 800551c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	69d9      	ldr	r1, [r3, #28]
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	430a      	orrs	r2, r1
 800552e:	61da      	str	r2, [r3, #28]
      break;
 8005530:	e064      	b.n	80055fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68b9      	ldr	r1, [r7, #8]
 8005538:	4618      	mov	r0, r3
 800553a:	f000 fba3 	bl	8005c84 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69da      	ldr	r2, [r3, #28]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800554c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	69da      	ldr	r2, [r3, #28]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800555c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	69d9      	ldr	r1, [r3, #28]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	691b      	ldr	r3, [r3, #16]
 8005568:	021a      	lsls	r2, r3, #8
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	430a      	orrs	r2, r1
 8005570:	61da      	str	r2, [r3, #28]
      break;
 8005572:	e043      	b.n	80055fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	68b9      	ldr	r1, [r7, #8]
 800557a:	4618      	mov	r0, r3
 800557c:	f000 fbec 	bl	8005d58 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f042 0208 	orr.w	r2, r2, #8
 800558e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f022 0204 	bic.w	r2, r2, #4
 800559e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	691a      	ldr	r2, [r3, #16]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	430a      	orrs	r2, r1
 80055b0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80055b2:	e023      	b.n	80055fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	68b9      	ldr	r1, [r7, #8]
 80055ba:	4618      	mov	r0, r3
 80055bc:	f000 fc30 	bl	8005e20 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055ce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055de:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	021a      	lsls	r2, r3, #8
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	430a      	orrs	r2, r1
 80055f2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80055f4:	e002      	b.n	80055fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	75fb      	strb	r3, [r7, #23]
      break;
 80055fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005604:	7dfb      	ldrb	r3, [r7, #23]
}
 8005606:	4618      	mov	r0, r3
 8005608:	3718      	adds	r7, #24
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop

08005610 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800561a:	2300      	movs	r3, #0
 800561c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005624:	2b01      	cmp	r3, #1
 8005626:	d101      	bne.n	800562c <HAL_TIM_ConfigClockSource+0x1c>
 8005628:	2302      	movs	r3, #2
 800562a:	e0b6      	b.n	800579a <HAL_TIM_ConfigClockSource+0x18a>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2202      	movs	r2, #2
 8005638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800564a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800564e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005656:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005668:	d03e      	beq.n	80056e8 <HAL_TIM_ConfigClockSource+0xd8>
 800566a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800566e:	f200 8087 	bhi.w	8005780 <HAL_TIM_ConfigClockSource+0x170>
 8005672:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005676:	f000 8086 	beq.w	8005786 <HAL_TIM_ConfigClockSource+0x176>
 800567a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800567e:	d87f      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x170>
 8005680:	2b70      	cmp	r3, #112	@ 0x70
 8005682:	d01a      	beq.n	80056ba <HAL_TIM_ConfigClockSource+0xaa>
 8005684:	2b70      	cmp	r3, #112	@ 0x70
 8005686:	d87b      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x170>
 8005688:	2b60      	cmp	r3, #96	@ 0x60
 800568a:	d050      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x11e>
 800568c:	2b60      	cmp	r3, #96	@ 0x60
 800568e:	d877      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x170>
 8005690:	2b50      	cmp	r3, #80	@ 0x50
 8005692:	d03c      	beq.n	800570e <HAL_TIM_ConfigClockSource+0xfe>
 8005694:	2b50      	cmp	r3, #80	@ 0x50
 8005696:	d873      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x170>
 8005698:	2b40      	cmp	r3, #64	@ 0x40
 800569a:	d058      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x13e>
 800569c:	2b40      	cmp	r3, #64	@ 0x40
 800569e:	d86f      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x170>
 80056a0:	2b30      	cmp	r3, #48	@ 0x30
 80056a2:	d064      	beq.n	800576e <HAL_TIM_ConfigClockSource+0x15e>
 80056a4:	2b30      	cmp	r3, #48	@ 0x30
 80056a6:	d86b      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x170>
 80056a8:	2b20      	cmp	r3, #32
 80056aa:	d060      	beq.n	800576e <HAL_TIM_ConfigClockSource+0x15e>
 80056ac:	2b20      	cmp	r3, #32
 80056ae:	d867      	bhi.n	8005780 <HAL_TIM_ConfigClockSource+0x170>
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d05c      	beq.n	800576e <HAL_TIM_ConfigClockSource+0x15e>
 80056b4:	2b10      	cmp	r3, #16
 80056b6:	d05a      	beq.n	800576e <HAL_TIM_ConfigClockSource+0x15e>
 80056b8:	e062      	b.n	8005780 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80056ca:	f000 fcc0 	bl	800604e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80056dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68ba      	ldr	r2, [r7, #8]
 80056e4:	609a      	str	r2, [r3, #8]
      break;
 80056e6:	e04f      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80056f8:	f000 fca9 	bl	800604e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	689a      	ldr	r2, [r3, #8]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800570a:	609a      	str	r2, [r3, #8]
      break;
 800570c:	e03c      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800571a:	461a      	mov	r2, r3
 800571c:	f000 fbe6 	bl	8005eec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2150      	movs	r1, #80	@ 0x50
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fc76 	bl	8006018 <TIM_ITRx_SetConfig>
      break;
 800572c:	e02c      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800573a:	461a      	mov	r2, r3
 800573c:	f000 fc2a 	bl	8005f94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2160      	movs	r1, #96	@ 0x60
 8005746:	4618      	mov	r0, r3
 8005748:	f000 fc66 	bl	8006018 <TIM_ITRx_SetConfig>
      break;
 800574c:	e01c      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800575a:	461a      	mov	r2, r3
 800575c:	f000 fbc6 	bl	8005eec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2140      	movs	r1, #64	@ 0x40
 8005766:	4618      	mov	r0, r3
 8005768:	f000 fc56 	bl	8006018 <TIM_ITRx_SetConfig>
      break;
 800576c:	e00c      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4619      	mov	r1, r3
 8005778:	4610      	mov	r0, r2
 800577a:	f000 fc4d 	bl	8006018 <TIM_ITRx_SetConfig>
      break;
 800577e:	e003      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	73fb      	strb	r3, [r7, #15]
      break;
 8005784:	e000      	b.n	8005788 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005786:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2201      	movs	r2, #1
 800578c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005798:	7bfb      	ldrb	r3, [r7, #15]
}
 800579a:	4618      	mov	r0, r3
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057a2:	b480      	push	{r7}
 80057a4:	b083      	sub	sp, #12
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057aa:	bf00      	nop
 80057ac:	370c      	adds	r7, #12
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr

080057b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057b6:	b480      	push	{r7}
 80057b8:	b083      	sub	sp, #12
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057be:	bf00      	nop
 80057c0:	370c      	adds	r7, #12
 80057c2:	46bd      	mov	sp, r7
 80057c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c8:	4770      	bx	lr

080057ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057ca:	b480      	push	{r7}
 80057cc:	b083      	sub	sp, #12
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057d2:	bf00      	nop
 80057d4:	370c      	adds	r7, #12
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr

080057de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057de:	b480      	push	{r7}
 80057e0:	b083      	sub	sp, #12
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057e6:	bf00      	nop
 80057e8:	370c      	adds	r7, #12
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
	...

080057f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b085      	sub	sp, #20
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	4a43      	ldr	r2, [pc, #268]	@ (8005914 <TIM_Base_SetConfig+0x120>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d013      	beq.n	8005834 <TIM_Base_SetConfig+0x40>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005812:	d00f      	beq.n	8005834 <TIM_Base_SetConfig+0x40>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a40      	ldr	r2, [pc, #256]	@ (8005918 <TIM_Base_SetConfig+0x124>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d00b      	beq.n	8005834 <TIM_Base_SetConfig+0x40>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a3f      	ldr	r2, [pc, #252]	@ (800591c <TIM_Base_SetConfig+0x128>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d007      	beq.n	8005834 <TIM_Base_SetConfig+0x40>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4a3e      	ldr	r2, [pc, #248]	@ (8005920 <TIM_Base_SetConfig+0x12c>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d003      	beq.n	8005834 <TIM_Base_SetConfig+0x40>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a3d      	ldr	r2, [pc, #244]	@ (8005924 <TIM_Base_SetConfig+0x130>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d108      	bne.n	8005846 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800583a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	4313      	orrs	r3, r2
 8005844:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a32      	ldr	r2, [pc, #200]	@ (8005914 <TIM_Base_SetConfig+0x120>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d01f      	beq.n	800588e <TIM_Base_SetConfig+0x9a>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005854:	d01b      	beq.n	800588e <TIM_Base_SetConfig+0x9a>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a2f      	ldr	r2, [pc, #188]	@ (8005918 <TIM_Base_SetConfig+0x124>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d017      	beq.n	800588e <TIM_Base_SetConfig+0x9a>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a2e      	ldr	r2, [pc, #184]	@ (800591c <TIM_Base_SetConfig+0x128>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d013      	beq.n	800588e <TIM_Base_SetConfig+0x9a>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a2d      	ldr	r2, [pc, #180]	@ (8005920 <TIM_Base_SetConfig+0x12c>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d00f      	beq.n	800588e <TIM_Base_SetConfig+0x9a>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a2c      	ldr	r2, [pc, #176]	@ (8005924 <TIM_Base_SetConfig+0x130>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d00b      	beq.n	800588e <TIM_Base_SetConfig+0x9a>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a2b      	ldr	r2, [pc, #172]	@ (8005928 <TIM_Base_SetConfig+0x134>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d007      	beq.n	800588e <TIM_Base_SetConfig+0x9a>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a2a      	ldr	r2, [pc, #168]	@ (800592c <TIM_Base_SetConfig+0x138>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d003      	beq.n	800588e <TIM_Base_SetConfig+0x9a>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a29      	ldr	r2, [pc, #164]	@ (8005930 <TIM_Base_SetConfig+0x13c>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d108      	bne.n	80058a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005894:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	4313      	orrs	r3, r2
 800589e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	689a      	ldr	r2, [r3, #8]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a14      	ldr	r2, [pc, #80]	@ (8005914 <TIM_Base_SetConfig+0x120>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d00f      	beq.n	80058e6 <TIM_Base_SetConfig+0xf2>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a16      	ldr	r2, [pc, #88]	@ (8005924 <TIM_Base_SetConfig+0x130>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d00b      	beq.n	80058e6 <TIM_Base_SetConfig+0xf2>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a15      	ldr	r2, [pc, #84]	@ (8005928 <TIM_Base_SetConfig+0x134>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d007      	beq.n	80058e6 <TIM_Base_SetConfig+0xf2>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a14      	ldr	r2, [pc, #80]	@ (800592c <TIM_Base_SetConfig+0x138>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d003      	beq.n	80058e6 <TIM_Base_SetConfig+0xf2>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a13      	ldr	r2, [pc, #76]	@ (8005930 <TIM_Base_SetConfig+0x13c>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d103      	bne.n	80058ee <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	691a      	ldr	r2, [r3, #16]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f043 0204 	orr.w	r2, r3, #4
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2201      	movs	r2, #1
 80058fe:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	601a      	str	r2, [r3, #0]
}
 8005906:	bf00      	nop
 8005908:	3714      	adds	r7, #20
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop
 8005914:	40012c00 	.word	0x40012c00
 8005918:	40000400 	.word	0x40000400
 800591c:	40000800 	.word	0x40000800
 8005920:	40000c00 	.word	0x40000c00
 8005924:	40013400 	.word	0x40013400
 8005928:	40014000 	.word	0x40014000
 800592c:	40014400 	.word	0x40014400
 8005930:	40014800 	.word	0x40014800

08005934 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005934:	b480      	push	{r7}
 8005936:	b087      	sub	sp, #28
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6a1b      	ldr	r3, [r3, #32]
 8005948:	f023 0201 	bic.w	r2, r3, #1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	699b      	ldr	r3, [r3, #24]
 800595a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0303 	bic.w	r3, r3, #3
 800596e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	4313      	orrs	r3, r2
 8005978:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f023 0302 	bic.w	r3, r3, #2
 8005980:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	697a      	ldr	r2, [r7, #20]
 8005988:	4313      	orrs	r3, r2
 800598a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a2d      	ldr	r2, [pc, #180]	@ (8005a44 <TIM_OC1_SetConfig+0x110>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d00f      	beq.n	80059b4 <TIM_OC1_SetConfig+0x80>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a2c      	ldr	r2, [pc, #176]	@ (8005a48 <TIM_OC1_SetConfig+0x114>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d00b      	beq.n	80059b4 <TIM_OC1_SetConfig+0x80>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a2b      	ldr	r2, [pc, #172]	@ (8005a4c <TIM_OC1_SetConfig+0x118>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d007      	beq.n	80059b4 <TIM_OC1_SetConfig+0x80>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a2a      	ldr	r2, [pc, #168]	@ (8005a50 <TIM_OC1_SetConfig+0x11c>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d003      	beq.n	80059b4 <TIM_OC1_SetConfig+0x80>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a29      	ldr	r2, [pc, #164]	@ (8005a54 <TIM_OC1_SetConfig+0x120>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d10e      	bne.n	80059d2 <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6a1b      	ldr	r3, [r3, #32]
 80059b8:	f023 0204 	bic.w	r2, r3, #4
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	f023 0308 	bic.w	r3, r3, #8
 80059c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	697a      	ldr	r2, [r7, #20]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a1b      	ldr	r2, [pc, #108]	@ (8005a44 <TIM_OC1_SetConfig+0x110>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d00f      	beq.n	80059fa <TIM_OC1_SetConfig+0xc6>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a1a      	ldr	r2, [pc, #104]	@ (8005a48 <TIM_OC1_SetConfig+0x114>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d00b      	beq.n	80059fa <TIM_OC1_SetConfig+0xc6>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	4a19      	ldr	r2, [pc, #100]	@ (8005a4c <TIM_OC1_SetConfig+0x118>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d007      	beq.n	80059fa <TIM_OC1_SetConfig+0xc6>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4a18      	ldr	r2, [pc, #96]	@ (8005a50 <TIM_OC1_SetConfig+0x11c>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d003      	beq.n	80059fa <TIM_OC1_SetConfig+0xc6>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a17      	ldr	r2, [pc, #92]	@ (8005a54 <TIM_OC1_SetConfig+0x120>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d111      	bne.n	8005a1e <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	695b      	ldr	r3, [r3, #20]
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	699b      	ldr	r3, [r3, #24]
 8005a18:	693a      	ldr	r2, [r7, #16]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	685a      	ldr	r2, [r3, #4]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	621a      	str	r2, [r3, #32]
}
 8005a38:	bf00      	nop
 8005a3a:	371c      	adds	r7, #28
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr
 8005a44:	40012c00 	.word	0x40012c00
 8005a48:	40013400 	.word	0x40013400
 8005a4c:	40014000 	.word	0x40014000
 8005a50:	40014400 	.word	0x40014400
 8005a54:	40014800 	.word	0x40014800

08005a58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b087      	sub	sp, #28
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a1b      	ldr	r3, [r3, #32]
 8005a66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a1b      	ldr	r3, [r3, #32]
 8005a6c:	f023 0210 	bic.w	r2, r3, #16
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	699b      	ldr	r3, [r3, #24]
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	021b      	lsls	r3, r3, #8
 8005a9a:	68fa      	ldr	r2, [r7, #12]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	f023 0320 	bic.w	r3, r3, #32
 8005aa6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	011b      	lsls	r3, r3, #4
 8005aae:	697a      	ldr	r2, [r7, #20]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a29      	ldr	r2, [pc, #164]	@ (8005b5c <TIM_OC2_SetConfig+0x104>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d003      	beq.n	8005ac4 <TIM_OC2_SetConfig+0x6c>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	4a28      	ldr	r2, [pc, #160]	@ (8005b60 <TIM_OC2_SetConfig+0x108>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d10f      	bne.n	8005ae4 <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6a1b      	ldr	r3, [r3, #32]
 8005ac8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ad6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	011b      	lsls	r3, r3, #4
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a1d      	ldr	r2, [pc, #116]	@ (8005b5c <TIM_OC2_SetConfig+0x104>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d00f      	beq.n	8005b0c <TIM_OC2_SetConfig+0xb4>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a1c      	ldr	r2, [pc, #112]	@ (8005b60 <TIM_OC2_SetConfig+0x108>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d00b      	beq.n	8005b0c <TIM_OC2_SetConfig+0xb4>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a1b      	ldr	r2, [pc, #108]	@ (8005b64 <TIM_OC2_SetConfig+0x10c>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d007      	beq.n	8005b0c <TIM_OC2_SetConfig+0xb4>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a1a      	ldr	r2, [pc, #104]	@ (8005b68 <TIM_OC2_SetConfig+0x110>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d003      	beq.n	8005b0c <TIM_OC2_SetConfig+0xb4>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a19      	ldr	r2, [pc, #100]	@ (8005b6c <TIM_OC2_SetConfig+0x114>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d113      	bne.n	8005b34 <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	009b      	lsls	r3, r3, #2
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	699b      	ldr	r3, [r3, #24]
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	693a      	ldr	r2, [r7, #16]
 8005b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685a      	ldr	r2, [r3, #4]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	621a      	str	r2, [r3, #32]
}
 8005b4e:	bf00      	nop
 8005b50:	371c      	adds	r7, #28
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	40012c00 	.word	0x40012c00
 8005b60:	40013400 	.word	0x40013400
 8005b64:	40014000 	.word	0x40014000
 8005b68:	40014400 	.word	0x40014400
 8005b6c:	40014800 	.word	0x40014800

08005b70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a1b      	ldr	r3, [r3, #32]
 8005b84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	69db      	ldr	r3, [r3, #28]
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ba2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f023 0303 	bic.w	r3, r3, #3
 8005baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005bbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	021b      	lsls	r3, r3, #8
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a28      	ldr	r2, [pc, #160]	@ (8005c70 <TIM_OC3_SetConfig+0x100>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d003      	beq.n	8005bda <TIM_OC3_SetConfig+0x6a>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a27      	ldr	r2, [pc, #156]	@ (8005c74 <TIM_OC3_SetConfig+0x104>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d10f      	bne.n	8005bfa <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6a1b      	ldr	r3, [r3, #32]
 8005bde:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005bec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	68db      	ldr	r3, [r3, #12]
 8005bf2:	021b      	lsls	r3, r3, #8
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a1c      	ldr	r2, [pc, #112]	@ (8005c70 <TIM_OC3_SetConfig+0x100>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d00f      	beq.n	8005c22 <TIM_OC3_SetConfig+0xb2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4a1b      	ldr	r2, [pc, #108]	@ (8005c74 <TIM_OC3_SetConfig+0x104>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d00b      	beq.n	8005c22 <TIM_OC3_SetConfig+0xb2>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a1a      	ldr	r2, [pc, #104]	@ (8005c78 <TIM_OC3_SetConfig+0x108>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d007      	beq.n	8005c22 <TIM_OC3_SetConfig+0xb2>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a19      	ldr	r2, [pc, #100]	@ (8005c7c <TIM_OC3_SetConfig+0x10c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d003      	beq.n	8005c22 <TIM_OC3_SetConfig+0xb2>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a18      	ldr	r2, [pc, #96]	@ (8005c80 <TIM_OC3_SetConfig+0x110>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d113      	bne.n	8005c4a <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	011b      	lsls	r3, r3, #4
 8005c38:	693a      	ldr	r2, [r7, #16]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	011b      	lsls	r3, r3, #4
 8005c44:	693a      	ldr	r2, [r7, #16]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	693a      	ldr	r2, [r7, #16]
 8005c4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	68fa      	ldr	r2, [r7, #12]
 8005c54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	621a      	str	r2, [r3, #32]
}
 8005c64:	bf00      	nop
 8005c66:	371c      	adds	r7, #28
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr
 8005c70:	40012c00 	.word	0x40012c00
 8005c74:	40013400 	.word	0x40013400
 8005c78:	40014000 	.word	0x40014000
 8005c7c:	40014400 	.word	0x40014400
 8005c80:	40014800 	.word	0x40014800

08005c84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b087      	sub	sp, #28
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a1b      	ldr	r3, [r3, #32]
 8005c98:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	69db      	ldr	r3, [r3, #28]
 8005caa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	021b      	lsls	r3, r3, #8
 8005cc6:	68fa      	ldr	r2, [r7, #12]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005cd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	031b      	lsls	r3, r3, #12
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a18      	ldr	r2, [pc, #96]	@ (8005d44 <TIM_OC4_SetConfig+0xc0>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d00f      	beq.n	8005d08 <TIM_OC4_SetConfig+0x84>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	4a17      	ldr	r2, [pc, #92]	@ (8005d48 <TIM_OC4_SetConfig+0xc4>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d00b      	beq.n	8005d08 <TIM_OC4_SetConfig+0x84>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a16      	ldr	r2, [pc, #88]	@ (8005d4c <TIM_OC4_SetConfig+0xc8>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d007      	beq.n	8005d08 <TIM_OC4_SetConfig+0x84>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	4a15      	ldr	r2, [pc, #84]	@ (8005d50 <TIM_OC4_SetConfig+0xcc>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d003      	beq.n	8005d08 <TIM_OC4_SetConfig+0x84>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a14      	ldr	r2, [pc, #80]	@ (8005d54 <TIM_OC4_SetConfig+0xd0>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d109      	bne.n	8005d1c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	695b      	ldr	r3, [r3, #20]
 8005d14:	019b      	lsls	r3, r3, #6
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	68fa      	ldr	r2, [r7, #12]
 8005d26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	685a      	ldr	r2, [r3, #4]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	693a      	ldr	r2, [r7, #16]
 8005d34:	621a      	str	r2, [r3, #32]
}
 8005d36:	bf00      	nop
 8005d38:	371c      	adds	r7, #28
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	40012c00 	.word	0x40012c00
 8005d48:	40013400 	.word	0x40013400
 8005d4c:	40014000 	.word	0x40014000
 8005d50:	40014400 	.word	0x40014400
 8005d54:	40014800 	.word	0x40014800

08005d58 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a1b      	ldr	r3, [r3, #32]
 8005d6c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	68fa      	ldr	r2, [r7, #12]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005d9c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	041b      	lsls	r3, r3, #16
 8005da4:	693a      	ldr	r2, [r7, #16]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a17      	ldr	r2, [pc, #92]	@ (8005e0c <TIM_OC5_SetConfig+0xb4>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d00f      	beq.n	8005dd2 <TIM_OC5_SetConfig+0x7a>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a16      	ldr	r2, [pc, #88]	@ (8005e10 <TIM_OC5_SetConfig+0xb8>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d00b      	beq.n	8005dd2 <TIM_OC5_SetConfig+0x7a>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a15      	ldr	r2, [pc, #84]	@ (8005e14 <TIM_OC5_SetConfig+0xbc>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d007      	beq.n	8005dd2 <TIM_OC5_SetConfig+0x7a>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a14      	ldr	r2, [pc, #80]	@ (8005e18 <TIM_OC5_SetConfig+0xc0>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d003      	beq.n	8005dd2 <TIM_OC5_SetConfig+0x7a>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a13      	ldr	r2, [pc, #76]	@ (8005e1c <TIM_OC5_SetConfig+0xc4>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d109      	bne.n	8005de6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dd8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	021b      	lsls	r3, r3, #8
 8005de0:	697a      	ldr	r2, [r7, #20]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	685a      	ldr	r2, [r3, #4]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	693a      	ldr	r2, [r7, #16]
 8005dfe:	621a      	str	r2, [r3, #32]
}
 8005e00:	bf00      	nop
 8005e02:	371c      	adds	r7, #28
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	40012c00 	.word	0x40012c00
 8005e10:	40013400 	.word	0x40013400
 8005e14:	40014000 	.word	0x40014000
 8005e18:	40014400 	.word	0x40014400
 8005e1c:	40014800 	.word	0x40014800

08005e20 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b087      	sub	sp, #28
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a1b      	ldr	r3, [r3, #32]
 8005e2e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	021b      	lsls	r3, r3, #8
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005e66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	051b      	lsls	r3, r3, #20
 8005e6e:	693a      	ldr	r2, [r7, #16]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a18      	ldr	r2, [pc, #96]	@ (8005ed8 <TIM_OC6_SetConfig+0xb8>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d00f      	beq.n	8005e9c <TIM_OC6_SetConfig+0x7c>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a17      	ldr	r2, [pc, #92]	@ (8005edc <TIM_OC6_SetConfig+0xbc>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d00b      	beq.n	8005e9c <TIM_OC6_SetConfig+0x7c>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a16      	ldr	r2, [pc, #88]	@ (8005ee0 <TIM_OC6_SetConfig+0xc0>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d007      	beq.n	8005e9c <TIM_OC6_SetConfig+0x7c>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a15      	ldr	r2, [pc, #84]	@ (8005ee4 <TIM_OC6_SetConfig+0xc4>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d003      	beq.n	8005e9c <TIM_OC6_SetConfig+0x7c>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a14      	ldr	r2, [pc, #80]	@ (8005ee8 <TIM_OC6_SetConfig+0xc8>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d109      	bne.n	8005eb0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ea2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	695b      	ldr	r3, [r3, #20]
 8005ea8:	029b      	lsls	r3, r3, #10
 8005eaa:	697a      	ldr	r2, [r7, #20]
 8005eac:	4313      	orrs	r3, r2
 8005eae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	697a      	ldr	r2, [r7, #20]
 8005eb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	693a      	ldr	r2, [r7, #16]
 8005ec8:	621a      	str	r2, [r3, #32]
}
 8005eca:	bf00      	nop
 8005ecc:	371c      	adds	r7, #28
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	40012c00 	.word	0x40012c00
 8005edc:	40013400 	.word	0x40013400
 8005ee0:	40014000 	.word	0x40014000
 8005ee4:	40014400 	.word	0x40014400
 8005ee8:	40014800 	.word	0x40014800

08005eec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	f023 0201 	bic.w	r2, r3, #1
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8005f80 <TIM_TI1_ConfigInputStage+0x94>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d00f      	beq.n	8005f32 <TIM_TI1_ConfigInputStage+0x46>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	4a1b      	ldr	r2, [pc, #108]	@ (8005f84 <TIM_TI1_ConfigInputStage+0x98>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d00b      	beq.n	8005f32 <TIM_TI1_ConfigInputStage+0x46>
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	4a1a      	ldr	r2, [pc, #104]	@ (8005f88 <TIM_TI1_ConfigInputStage+0x9c>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d007      	beq.n	8005f32 <TIM_TI1_ConfigInputStage+0x46>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	4a19      	ldr	r2, [pc, #100]	@ (8005f8c <TIM_TI1_ConfigInputStage+0xa0>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d003      	beq.n	8005f32 <TIM_TI1_ConfigInputStage+0x46>
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	4a18      	ldr	r2, [pc, #96]	@ (8005f90 <TIM_TI1_ConfigInputStage+0xa4>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d105      	bne.n	8005f3e <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6a1b      	ldr	r3, [r3, #32]
 8005f36:	f023 0204 	bic.w	r2, r3, #4
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	699b      	ldr	r3, [r3, #24]
 8005f42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	011b      	lsls	r3, r3, #4
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	f023 030a 	bic.w	r3, r3, #10
 8005f5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f5e:	697a      	ldr	r2, [r7, #20]
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	693a      	ldr	r2, [r7, #16]
 8005f6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	697a      	ldr	r2, [r7, #20]
 8005f70:	621a      	str	r2, [r3, #32]
}
 8005f72:	bf00      	nop
 8005f74:	371c      	adds	r7, #28
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop
 8005f80:	40012c00 	.word	0x40012c00
 8005f84:	40013400 	.word	0x40013400
 8005f88:	40014000 	.word	0x40014000
 8005f8c:	40014400 	.word	0x40014400
 8005f90:	40014800 	.word	0x40014800

08005f94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b087      	sub	sp, #28
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	6a1b      	ldr	r3, [r3, #32]
 8005fa4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	f023 0210 	bic.w	r2, r3, #16
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	4a16      	ldr	r2, [pc, #88]	@ (8006010 <TIM_TI2_ConfigInputStage+0x7c>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d003      	beq.n	8005fc2 <TIM_TI2_ConfigInputStage+0x2e>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	4a15      	ldr	r2, [pc, #84]	@ (8006014 <TIM_TI2_ConfigInputStage+0x80>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d105      	bne.n	8005fce <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6a1b      	ldr	r3, [r3, #32]
 8005fc6:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	699b      	ldr	r3, [r3, #24]
 8005fd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005fda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	031b      	lsls	r3, r3, #12
 8005fe0:	693a      	ldr	r2, [r7, #16]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005fec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	011b      	lsls	r3, r3, #4
 8005ff2:	697a      	ldr	r2, [r7, #20]
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	693a      	ldr	r2, [r7, #16]
 8005ffc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	697a      	ldr	r2, [r7, #20]
 8006002:	621a      	str	r2, [r3, #32]
}
 8006004:	bf00      	nop
 8006006:	371c      	adds	r7, #28
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr
 8006010:	40012c00 	.word	0x40012c00
 8006014:	40013400 	.word	0x40013400

08006018 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800602e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006030:	683a      	ldr	r2, [r7, #0]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	4313      	orrs	r3, r2
 8006036:	f043 0307 	orr.w	r3, r3, #7
 800603a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	609a      	str	r2, [r3, #8]
}
 8006042:	bf00      	nop
 8006044:	3714      	adds	r7, #20
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr

0800604e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800604e:	b480      	push	{r7}
 8006050:	b087      	sub	sp, #28
 8006052:	af00      	add	r7, sp, #0
 8006054:	60f8      	str	r0, [r7, #12]
 8006056:	60b9      	str	r1, [r7, #8]
 8006058:	607a      	str	r2, [r7, #4]
 800605a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006068:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	021a      	lsls	r2, r3, #8
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	431a      	orrs	r2, r3
 8006072:	68bb      	ldr	r3, [r7, #8]
 8006074:	4313      	orrs	r3, r2
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	4313      	orrs	r3, r2
 800607a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	697a      	ldr	r2, [r7, #20]
 8006080:	609a      	str	r2, [r3, #8]
}
 8006082:	bf00      	nop
 8006084:	371c      	adds	r7, #28
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr

0800608e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800608e:	b480      	push	{r7}
 8006090:	b087      	sub	sp, #28
 8006092:	af00      	add	r7, sp, #0
 8006094:	60f8      	str	r0, [r7, #12]
 8006096:	60b9      	str	r1, [r7, #8]
 8006098:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	f003 031f 	and.w	r3, r3, #31
 80060a0:	2201      	movs	r2, #1
 80060a2:	fa02 f303 	lsl.w	r3, r2, r3
 80060a6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6a1a      	ldr	r2, [r3, #32]
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	43db      	mvns	r3, r3
 80060b0:	401a      	ands	r2, r3
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6a1a      	ldr	r2, [r3, #32]
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	f003 031f 	and.w	r3, r3, #31
 80060c0:	6879      	ldr	r1, [r7, #4]
 80060c2:	fa01 f303 	lsl.w	r3, r1, r3
 80060c6:	431a      	orrs	r2, r3
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	621a      	str	r2, [r3, #32]
}
 80060cc:	bf00      	nop
 80060ce:	371c      	adds	r7, #28
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
 80060e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d101      	bne.n	80060f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80060ec:	2302      	movs	r3, #2
 80060ee:	e068      	b.n	80061c2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2202      	movs	r2, #2
 80060fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a2e      	ldr	r2, [pc, #184]	@ (80061d0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d004      	beq.n	8006124 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a2d      	ldr	r2, [pc, #180]	@ (80061d4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d108      	bne.n	8006136 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800612a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	68fa      	ldr	r2, [r7, #12]
 8006132:	4313      	orrs	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800613c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68fa      	ldr	r2, [r7, #12]
 8006144:	4313      	orrs	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68fa      	ldr	r2, [r7, #12]
 800614e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a1e      	ldr	r2, [pc, #120]	@ (80061d0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d01d      	beq.n	8006196 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006162:	d018      	beq.n	8006196 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a1b      	ldr	r2, [pc, #108]	@ (80061d8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d013      	beq.n	8006196 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a1a      	ldr	r2, [pc, #104]	@ (80061dc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d00e      	beq.n	8006196 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a18      	ldr	r2, [pc, #96]	@ (80061e0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d009      	beq.n	8006196 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a13      	ldr	r2, [pc, #76]	@ (80061d4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d004      	beq.n	8006196 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a14      	ldr	r2, [pc, #80]	@ (80061e4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d10c      	bne.n	80061b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800619c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	68ba      	ldr	r2, [r7, #8]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68ba      	ldr	r2, [r7, #8]
 80061ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2201      	movs	r2, #1
 80061b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061c0:	2300      	movs	r3, #0
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3714      	adds	r7, #20
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
 80061ce:	bf00      	nop
 80061d0:	40012c00 	.word	0x40012c00
 80061d4:	40013400 	.word	0x40013400
 80061d8:	40000400 	.word	0x40000400
 80061dc:	40000800 	.word	0x40000800
 80061e0:	40000c00 	.word	0x40000c00
 80061e4:	40014000 	.word	0x40014000

080061e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061f0:	bf00      	nop
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr

080061fc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006204:	bf00      	nop
 8006206:	370c      	adds	r7, #12
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr

08006210 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006210:	b480      	push	{r7}
 8006212:	b083      	sub	sp, #12
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006218:	bf00      	nop
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b082      	sub	sp, #8
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d101      	bne.n	8006236 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e040      	b.n	80062b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800623a:	2b00      	cmp	r3, #0
 800623c:	d106      	bne.n	800624c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7fb ff14 	bl	8002074 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2224      	movs	r2, #36	@ 0x24
 8006250:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 0201 	bic.w	r2, r2, #1
 8006260:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006266:	2b00      	cmp	r3, #0
 8006268:	d002      	beq.n	8006270 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 fb74 	bl	8006958 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 f8b9 	bl	80063e8 <UART_SetConfig>
 8006276:	4603      	mov	r3, r0
 8006278:	2b01      	cmp	r3, #1
 800627a:	d101      	bne.n	8006280 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e01b      	b.n	80062b8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	685a      	ldr	r2, [r3, #4]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800628e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	689a      	ldr	r2, [r3, #8]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800629e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f042 0201 	orr.w	r2, r2, #1
 80062ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 fbf3 	bl	8006a9c <UART_CheckIdleState>
 80062b6:	4603      	mov	r3, r0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3708      	adds	r7, #8
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b08a      	sub	sp, #40	@ 0x28
 80062c4:	af02      	add	r7, sp, #8
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	603b      	str	r3, [r7, #0]
 80062cc:	4613      	mov	r3, r2
 80062ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062d4:	2b20      	cmp	r3, #32
 80062d6:	f040 8081 	bne.w	80063dc <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d002      	beq.n	80062e6 <HAL_UART_Transmit+0x26>
 80062e0:	88fb      	ldrh	r3, [r7, #6]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e079      	b.n	80063de <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2221      	movs	r2, #33	@ 0x21
 80062f6:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062f8:	f7fb ffaa 	bl	8002250 <HAL_GetTick>
 80062fc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	88fa      	ldrh	r2, [r7, #6]
 8006302:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	88fa      	ldrh	r2, [r7, #6]
 800630a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	689b      	ldr	r3, [r3, #8]
 8006312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006316:	d108      	bne.n	800632a <HAL_UART_Transmit+0x6a>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	691b      	ldr	r3, [r3, #16]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d104      	bne.n	800632a <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8006320:	2300      	movs	r3, #0
 8006322:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	61bb      	str	r3, [r7, #24]
 8006328:	e003      	b.n	8006332 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800632e:	2300      	movs	r3, #0
 8006330:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006332:	e038      	b.n	80063a6 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	9300      	str	r3, [sp, #0]
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	2200      	movs	r2, #0
 800633c:	2180      	movs	r1, #128	@ 0x80
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f000 fc54 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d004      	beq.n	8006354 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2220      	movs	r2, #32
 800634e:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006350:	2303      	movs	r3, #3
 8006352:	e044      	b.n	80063de <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d10b      	bne.n	8006372 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800635a:	69bb      	ldr	r3, [r7, #24]
 800635c:	881b      	ldrh	r3, [r3, #0]
 800635e:	461a      	mov	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006368:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	3302      	adds	r3, #2
 800636e:	61bb      	str	r3, [r7, #24]
 8006370:	e007      	b.n	8006382 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	781a      	ldrb	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	3301      	adds	r3, #1
 8006380:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006386:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800638a:	2b21      	cmp	r3, #33	@ 0x21
 800638c:	d109      	bne.n	80063a2 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006394:	b29b      	uxth	r3, r3
 8006396:	3b01      	subs	r3, #1
 8006398:	b29a      	uxth	r2, r3
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 80063a0:	e001      	b.n	80063a6 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e01b      	b.n	80063de <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80063ac:	b29b      	uxth	r3, r3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d1c0      	bne.n	8006334 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	9300      	str	r3, [sp, #0]
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	2200      	movs	r2, #0
 80063ba:	2140      	movs	r1, #64	@ 0x40
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f000 fc15 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d004      	beq.n	80063d2 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2220      	movs	r2, #32
 80063cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80063ce:	2303      	movs	r3, #3
 80063d0:	e005      	b.n	80063de <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2220      	movs	r2, #32
 80063d6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80063d8:	2300      	movs	r3, #0
 80063da:	e000      	b.n	80063de <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80063dc:	2302      	movs	r3, #2
  }
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3720      	adds	r7, #32
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
	...

080063e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063ec:	b08a      	sub	sp, #40	@ 0x28
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80063f2:	2300      	movs	r3, #0
 80063f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	689a      	ldr	r2, [r3, #8]
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	691b      	ldr	r3, [r3, #16]
 8006400:	431a      	orrs	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	695b      	ldr	r3, [r3, #20]
 8006406:	431a      	orrs	r2, r3
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	69db      	ldr	r3, [r3, #28]
 800640c:	4313      	orrs	r3, r2
 800640e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	4ba4      	ldr	r3, [pc, #656]	@ (80066a8 <UART_SetConfig+0x2c0>)
 8006418:	4013      	ands	r3, r2
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	6812      	ldr	r2, [r2, #0]
 800641e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006420:	430b      	orrs	r3, r1
 8006422:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	430a      	orrs	r2, r1
 8006438:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a99      	ldr	r2, [pc, #612]	@ (80066ac <UART_SetConfig+0x2c4>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d004      	beq.n	8006454 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	6a1b      	ldr	r3, [r3, #32]
 800644e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006450:	4313      	orrs	r3, r2
 8006452:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006464:	430a      	orrs	r2, r1
 8006466:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a90      	ldr	r2, [pc, #576]	@ (80066b0 <UART_SetConfig+0x2c8>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d126      	bne.n	80064c0 <UART_SetConfig+0xd8>
 8006472:	4b90      	ldr	r3, [pc, #576]	@ (80066b4 <UART_SetConfig+0x2cc>)
 8006474:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006478:	f003 0303 	and.w	r3, r3, #3
 800647c:	2b03      	cmp	r3, #3
 800647e:	d81b      	bhi.n	80064b8 <UART_SetConfig+0xd0>
 8006480:	a201      	add	r2, pc, #4	@ (adr r2, 8006488 <UART_SetConfig+0xa0>)
 8006482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006486:	bf00      	nop
 8006488:	08006499 	.word	0x08006499
 800648c:	080064a9 	.word	0x080064a9
 8006490:	080064a1 	.word	0x080064a1
 8006494:	080064b1 	.word	0x080064b1
 8006498:	2301      	movs	r3, #1
 800649a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800649e:	e116      	b.n	80066ce <UART_SetConfig+0x2e6>
 80064a0:	2302      	movs	r3, #2
 80064a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064a6:	e112      	b.n	80066ce <UART_SetConfig+0x2e6>
 80064a8:	2304      	movs	r3, #4
 80064aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064ae:	e10e      	b.n	80066ce <UART_SetConfig+0x2e6>
 80064b0:	2308      	movs	r3, #8
 80064b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064b6:	e10a      	b.n	80066ce <UART_SetConfig+0x2e6>
 80064b8:	2310      	movs	r3, #16
 80064ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80064be:	e106      	b.n	80066ce <UART_SetConfig+0x2e6>
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a7c      	ldr	r2, [pc, #496]	@ (80066b8 <UART_SetConfig+0x2d0>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d138      	bne.n	800653c <UART_SetConfig+0x154>
 80064ca:	4b7a      	ldr	r3, [pc, #488]	@ (80066b4 <UART_SetConfig+0x2cc>)
 80064cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064d0:	f003 030c 	and.w	r3, r3, #12
 80064d4:	2b0c      	cmp	r3, #12
 80064d6:	d82d      	bhi.n	8006534 <UART_SetConfig+0x14c>
 80064d8:	a201      	add	r2, pc, #4	@ (adr r2, 80064e0 <UART_SetConfig+0xf8>)
 80064da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064de:	bf00      	nop
 80064e0:	08006515 	.word	0x08006515
 80064e4:	08006535 	.word	0x08006535
 80064e8:	08006535 	.word	0x08006535
 80064ec:	08006535 	.word	0x08006535
 80064f0:	08006525 	.word	0x08006525
 80064f4:	08006535 	.word	0x08006535
 80064f8:	08006535 	.word	0x08006535
 80064fc:	08006535 	.word	0x08006535
 8006500:	0800651d 	.word	0x0800651d
 8006504:	08006535 	.word	0x08006535
 8006508:	08006535 	.word	0x08006535
 800650c:	08006535 	.word	0x08006535
 8006510:	0800652d 	.word	0x0800652d
 8006514:	2300      	movs	r3, #0
 8006516:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800651a:	e0d8      	b.n	80066ce <UART_SetConfig+0x2e6>
 800651c:	2302      	movs	r3, #2
 800651e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006522:	e0d4      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006524:	2304      	movs	r3, #4
 8006526:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800652a:	e0d0      	b.n	80066ce <UART_SetConfig+0x2e6>
 800652c:	2308      	movs	r3, #8
 800652e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006532:	e0cc      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006534:	2310      	movs	r3, #16
 8006536:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800653a:	e0c8      	b.n	80066ce <UART_SetConfig+0x2e6>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a5e      	ldr	r2, [pc, #376]	@ (80066bc <UART_SetConfig+0x2d4>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d125      	bne.n	8006592 <UART_SetConfig+0x1aa>
 8006546:	4b5b      	ldr	r3, [pc, #364]	@ (80066b4 <UART_SetConfig+0x2cc>)
 8006548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800654c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006550:	2b30      	cmp	r3, #48	@ 0x30
 8006552:	d016      	beq.n	8006582 <UART_SetConfig+0x19a>
 8006554:	2b30      	cmp	r3, #48	@ 0x30
 8006556:	d818      	bhi.n	800658a <UART_SetConfig+0x1a2>
 8006558:	2b20      	cmp	r3, #32
 800655a:	d00a      	beq.n	8006572 <UART_SetConfig+0x18a>
 800655c:	2b20      	cmp	r3, #32
 800655e:	d814      	bhi.n	800658a <UART_SetConfig+0x1a2>
 8006560:	2b00      	cmp	r3, #0
 8006562:	d002      	beq.n	800656a <UART_SetConfig+0x182>
 8006564:	2b10      	cmp	r3, #16
 8006566:	d008      	beq.n	800657a <UART_SetConfig+0x192>
 8006568:	e00f      	b.n	800658a <UART_SetConfig+0x1a2>
 800656a:	2300      	movs	r3, #0
 800656c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006570:	e0ad      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006572:	2302      	movs	r3, #2
 8006574:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006578:	e0a9      	b.n	80066ce <UART_SetConfig+0x2e6>
 800657a:	2304      	movs	r3, #4
 800657c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006580:	e0a5      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006582:	2308      	movs	r3, #8
 8006584:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006588:	e0a1      	b.n	80066ce <UART_SetConfig+0x2e6>
 800658a:	2310      	movs	r3, #16
 800658c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006590:	e09d      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a4a      	ldr	r2, [pc, #296]	@ (80066c0 <UART_SetConfig+0x2d8>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d125      	bne.n	80065e8 <UART_SetConfig+0x200>
 800659c:	4b45      	ldr	r3, [pc, #276]	@ (80066b4 <UART_SetConfig+0x2cc>)
 800659e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80065a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80065a8:	d016      	beq.n	80065d8 <UART_SetConfig+0x1f0>
 80065aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80065ac:	d818      	bhi.n	80065e0 <UART_SetConfig+0x1f8>
 80065ae:	2b80      	cmp	r3, #128	@ 0x80
 80065b0:	d00a      	beq.n	80065c8 <UART_SetConfig+0x1e0>
 80065b2:	2b80      	cmp	r3, #128	@ 0x80
 80065b4:	d814      	bhi.n	80065e0 <UART_SetConfig+0x1f8>
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d002      	beq.n	80065c0 <UART_SetConfig+0x1d8>
 80065ba:	2b40      	cmp	r3, #64	@ 0x40
 80065bc:	d008      	beq.n	80065d0 <UART_SetConfig+0x1e8>
 80065be:	e00f      	b.n	80065e0 <UART_SetConfig+0x1f8>
 80065c0:	2300      	movs	r3, #0
 80065c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065c6:	e082      	b.n	80066ce <UART_SetConfig+0x2e6>
 80065c8:	2302      	movs	r3, #2
 80065ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065ce:	e07e      	b.n	80066ce <UART_SetConfig+0x2e6>
 80065d0:	2304      	movs	r3, #4
 80065d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065d6:	e07a      	b.n	80066ce <UART_SetConfig+0x2e6>
 80065d8:	2308      	movs	r3, #8
 80065da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065de:	e076      	b.n	80066ce <UART_SetConfig+0x2e6>
 80065e0:	2310      	movs	r3, #16
 80065e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80065e6:	e072      	b.n	80066ce <UART_SetConfig+0x2e6>
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a35      	ldr	r2, [pc, #212]	@ (80066c4 <UART_SetConfig+0x2dc>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d12a      	bne.n	8006648 <UART_SetConfig+0x260>
 80065f2:	4b30      	ldr	r3, [pc, #192]	@ (80066b4 <UART_SetConfig+0x2cc>)
 80065f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006600:	d01a      	beq.n	8006638 <UART_SetConfig+0x250>
 8006602:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006606:	d81b      	bhi.n	8006640 <UART_SetConfig+0x258>
 8006608:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800660c:	d00c      	beq.n	8006628 <UART_SetConfig+0x240>
 800660e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006612:	d815      	bhi.n	8006640 <UART_SetConfig+0x258>
 8006614:	2b00      	cmp	r3, #0
 8006616:	d003      	beq.n	8006620 <UART_SetConfig+0x238>
 8006618:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800661c:	d008      	beq.n	8006630 <UART_SetConfig+0x248>
 800661e:	e00f      	b.n	8006640 <UART_SetConfig+0x258>
 8006620:	2300      	movs	r3, #0
 8006622:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006626:	e052      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006628:	2302      	movs	r3, #2
 800662a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800662e:	e04e      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006630:	2304      	movs	r3, #4
 8006632:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006636:	e04a      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006638:	2308      	movs	r3, #8
 800663a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800663e:	e046      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006640:	2310      	movs	r3, #16
 8006642:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006646:	e042      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a17      	ldr	r2, [pc, #92]	@ (80066ac <UART_SetConfig+0x2c4>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d13a      	bne.n	80066c8 <UART_SetConfig+0x2e0>
 8006652:	4b18      	ldr	r3, [pc, #96]	@ (80066b4 <UART_SetConfig+0x2cc>)
 8006654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006658:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800665c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006660:	d01a      	beq.n	8006698 <UART_SetConfig+0x2b0>
 8006662:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006666:	d81b      	bhi.n	80066a0 <UART_SetConfig+0x2b8>
 8006668:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800666c:	d00c      	beq.n	8006688 <UART_SetConfig+0x2a0>
 800666e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006672:	d815      	bhi.n	80066a0 <UART_SetConfig+0x2b8>
 8006674:	2b00      	cmp	r3, #0
 8006676:	d003      	beq.n	8006680 <UART_SetConfig+0x298>
 8006678:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800667c:	d008      	beq.n	8006690 <UART_SetConfig+0x2a8>
 800667e:	e00f      	b.n	80066a0 <UART_SetConfig+0x2b8>
 8006680:	2300      	movs	r3, #0
 8006682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006686:	e022      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006688:	2302      	movs	r3, #2
 800668a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800668e:	e01e      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006690:	2304      	movs	r3, #4
 8006692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006696:	e01a      	b.n	80066ce <UART_SetConfig+0x2e6>
 8006698:	2308      	movs	r3, #8
 800669a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800669e:	e016      	b.n	80066ce <UART_SetConfig+0x2e6>
 80066a0:	2310      	movs	r3, #16
 80066a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80066a6:	e012      	b.n	80066ce <UART_SetConfig+0x2e6>
 80066a8:	efff69f3 	.word	0xefff69f3
 80066ac:	40008000 	.word	0x40008000
 80066b0:	40013800 	.word	0x40013800
 80066b4:	40021000 	.word	0x40021000
 80066b8:	40004400 	.word	0x40004400
 80066bc:	40004800 	.word	0x40004800
 80066c0:	40004c00 	.word	0x40004c00
 80066c4:	40005000 	.word	0x40005000
 80066c8:	2310      	movs	r3, #16
 80066ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a9f      	ldr	r2, [pc, #636]	@ (8006950 <UART_SetConfig+0x568>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d17a      	bne.n	80067ce <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80066d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80066dc:	2b08      	cmp	r3, #8
 80066de:	d824      	bhi.n	800672a <UART_SetConfig+0x342>
 80066e0:	a201      	add	r2, pc, #4	@ (adr r2, 80066e8 <UART_SetConfig+0x300>)
 80066e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e6:	bf00      	nop
 80066e8:	0800670d 	.word	0x0800670d
 80066ec:	0800672b 	.word	0x0800672b
 80066f0:	08006715 	.word	0x08006715
 80066f4:	0800672b 	.word	0x0800672b
 80066f8:	0800671b 	.word	0x0800671b
 80066fc:	0800672b 	.word	0x0800672b
 8006700:	0800672b 	.word	0x0800672b
 8006704:	0800672b 	.word	0x0800672b
 8006708:	08006723 	.word	0x08006723
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800670c:	f7fd fcb8 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 8006710:	61f8      	str	r0, [r7, #28]
        break;
 8006712:	e010      	b.n	8006736 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006714:	4b8f      	ldr	r3, [pc, #572]	@ (8006954 <UART_SetConfig+0x56c>)
 8006716:	61fb      	str	r3, [r7, #28]
        break;
 8006718:	e00d      	b.n	8006736 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800671a:	f7fd fc19 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 800671e:	61f8      	str	r0, [r7, #28]
        break;
 8006720:	e009      	b.n	8006736 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006726:	61fb      	str	r3, [r7, #28]
        break;
 8006728:	e005      	b.n	8006736 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800672a:	2300      	movs	r3, #0
 800672c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006734:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	2b00      	cmp	r3, #0
 800673a:	f000 80fb 	beq.w	8006934 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	685a      	ldr	r2, [r3, #4]
 8006742:	4613      	mov	r3, r2
 8006744:	005b      	lsls	r3, r3, #1
 8006746:	4413      	add	r3, r2
 8006748:	69fa      	ldr	r2, [r7, #28]
 800674a:	429a      	cmp	r2, r3
 800674c:	d305      	bcc.n	800675a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006754:	69fa      	ldr	r2, [r7, #28]
 8006756:	429a      	cmp	r2, r3
 8006758:	d903      	bls.n	8006762 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006760:	e0e8      	b.n	8006934 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	2200      	movs	r2, #0
 8006766:	461c      	mov	r4, r3
 8006768:	4615      	mov	r5, r2
 800676a:	f04f 0200 	mov.w	r2, #0
 800676e:	f04f 0300 	mov.w	r3, #0
 8006772:	022b      	lsls	r3, r5, #8
 8006774:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006778:	0222      	lsls	r2, r4, #8
 800677a:	68f9      	ldr	r1, [r7, #12]
 800677c:	6849      	ldr	r1, [r1, #4]
 800677e:	0849      	lsrs	r1, r1, #1
 8006780:	2000      	movs	r0, #0
 8006782:	4688      	mov	r8, r1
 8006784:	4681      	mov	r9, r0
 8006786:	eb12 0a08 	adds.w	sl, r2, r8
 800678a:	eb43 0b09 	adc.w	fp, r3, r9
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	603b      	str	r3, [r7, #0]
 8006796:	607a      	str	r2, [r7, #4]
 8006798:	e9d7 2300 	ldrd	r2, r3, [r7]
 800679c:	4650      	mov	r0, sl
 800679e:	4659      	mov	r1, fp
 80067a0:	f7fa fa52 	bl	8000c48 <__aeabi_uldivmod>
 80067a4:	4602      	mov	r2, r0
 80067a6:	460b      	mov	r3, r1
 80067a8:	4613      	mov	r3, r2
 80067aa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80067ac:	69bb      	ldr	r3, [r7, #24]
 80067ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067b2:	d308      	bcc.n	80067c6 <UART_SetConfig+0x3de>
 80067b4:	69bb      	ldr	r3, [r7, #24]
 80067b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067ba:	d204      	bcs.n	80067c6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	69ba      	ldr	r2, [r7, #24]
 80067c2:	60da      	str	r2, [r3, #12]
 80067c4:	e0b6      	b.n	8006934 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80067cc:	e0b2      	b.n	8006934 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	69db      	ldr	r3, [r3, #28]
 80067d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067d6:	d15e      	bne.n	8006896 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80067d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80067dc:	2b08      	cmp	r3, #8
 80067de:	d828      	bhi.n	8006832 <UART_SetConfig+0x44a>
 80067e0:	a201      	add	r2, pc, #4	@ (adr r2, 80067e8 <UART_SetConfig+0x400>)
 80067e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e6:	bf00      	nop
 80067e8:	0800680d 	.word	0x0800680d
 80067ec:	08006815 	.word	0x08006815
 80067f0:	0800681d 	.word	0x0800681d
 80067f4:	08006833 	.word	0x08006833
 80067f8:	08006823 	.word	0x08006823
 80067fc:	08006833 	.word	0x08006833
 8006800:	08006833 	.word	0x08006833
 8006804:	08006833 	.word	0x08006833
 8006808:	0800682b 	.word	0x0800682b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800680c:	f7fd fc38 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 8006810:	61f8      	str	r0, [r7, #28]
        break;
 8006812:	e014      	b.n	800683e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006814:	f7fd fc4a 	bl	80040ac <HAL_RCC_GetPCLK2Freq>
 8006818:	61f8      	str	r0, [r7, #28]
        break;
 800681a:	e010      	b.n	800683e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800681c:	4b4d      	ldr	r3, [pc, #308]	@ (8006954 <UART_SetConfig+0x56c>)
 800681e:	61fb      	str	r3, [r7, #28]
        break;
 8006820:	e00d      	b.n	800683e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006822:	f7fd fb95 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 8006826:	61f8      	str	r0, [r7, #28]
        break;
 8006828:	e009      	b.n	800683e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800682a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800682e:	61fb      	str	r3, [r7, #28]
        break;
 8006830:	e005      	b.n	800683e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006832:	2300      	movs	r3, #0
 8006834:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800683c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d077      	beq.n	8006934 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	005a      	lsls	r2, r3, #1
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	085b      	lsrs	r3, r3, #1
 800684e:	441a      	add	r2, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	fbb2 f3f3 	udiv	r3, r2, r3
 8006858:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	2b0f      	cmp	r3, #15
 800685e:	d916      	bls.n	800688e <UART_SetConfig+0x4a6>
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006866:	d212      	bcs.n	800688e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006868:	69bb      	ldr	r3, [r7, #24]
 800686a:	b29b      	uxth	r3, r3
 800686c:	f023 030f 	bic.w	r3, r3, #15
 8006870:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	085b      	lsrs	r3, r3, #1
 8006876:	b29b      	uxth	r3, r3
 8006878:	f003 0307 	and.w	r3, r3, #7
 800687c:	b29a      	uxth	r2, r3
 800687e:	8afb      	ldrh	r3, [r7, #22]
 8006880:	4313      	orrs	r3, r2
 8006882:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	8afa      	ldrh	r2, [r7, #22]
 800688a:	60da      	str	r2, [r3, #12]
 800688c:	e052      	b.n	8006934 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006894:	e04e      	b.n	8006934 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006896:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800689a:	2b08      	cmp	r3, #8
 800689c:	d827      	bhi.n	80068ee <UART_SetConfig+0x506>
 800689e:	a201      	add	r2, pc, #4	@ (adr r2, 80068a4 <UART_SetConfig+0x4bc>)
 80068a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068a4:	080068c9 	.word	0x080068c9
 80068a8:	080068d1 	.word	0x080068d1
 80068ac:	080068d9 	.word	0x080068d9
 80068b0:	080068ef 	.word	0x080068ef
 80068b4:	080068df 	.word	0x080068df
 80068b8:	080068ef 	.word	0x080068ef
 80068bc:	080068ef 	.word	0x080068ef
 80068c0:	080068ef 	.word	0x080068ef
 80068c4:	080068e7 	.word	0x080068e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068c8:	f7fd fbda 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 80068cc:	61f8      	str	r0, [r7, #28]
        break;
 80068ce:	e014      	b.n	80068fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068d0:	f7fd fbec 	bl	80040ac <HAL_RCC_GetPCLK2Freq>
 80068d4:	61f8      	str	r0, [r7, #28]
        break;
 80068d6:	e010      	b.n	80068fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068d8:	4b1e      	ldr	r3, [pc, #120]	@ (8006954 <UART_SetConfig+0x56c>)
 80068da:	61fb      	str	r3, [r7, #28]
        break;
 80068dc:	e00d      	b.n	80068fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068de:	f7fd fb37 	bl	8003f50 <HAL_RCC_GetSysClockFreq>
 80068e2:	61f8      	str	r0, [r7, #28]
        break;
 80068e4:	e009      	b.n	80068fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068ea:	61fb      	str	r3, [r7, #28]
        break;
 80068ec:	e005      	b.n	80068fa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80068ee:	2300      	movs	r3, #0
 80068f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80068f8:	bf00      	nop
    }

    if (pclk != 0U)
 80068fa:	69fb      	ldr	r3, [r7, #28]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d019      	beq.n	8006934 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	085a      	lsrs	r2, r3, #1
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	441a      	add	r2, r3
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006912:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	2b0f      	cmp	r3, #15
 8006918:	d909      	bls.n	800692e <UART_SetConfig+0x546>
 800691a:	69bb      	ldr	r3, [r7, #24]
 800691c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006920:	d205      	bcs.n	800692e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	b29a      	uxth	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	60da      	str	r2, [r3, #12]
 800692c:	e002      	b.n	8006934 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006940:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006944:	4618      	mov	r0, r3
 8006946:	3728      	adds	r7, #40	@ 0x28
 8006948:	46bd      	mov	sp, r7
 800694a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800694e:	bf00      	nop
 8006950:	40008000 	.word	0x40008000
 8006954:	00f42400 	.word	0x00f42400

08006958 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006964:	f003 0308 	and.w	r3, r3, #8
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00a      	beq.n	8006982 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	430a      	orrs	r2, r1
 8006980:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006986:	f003 0301 	and.w	r3, r3, #1
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00a      	beq.n	80069a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	430a      	orrs	r2, r1
 80069a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a8:	f003 0302 	and.w	r3, r3, #2
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00a      	beq.n	80069c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	430a      	orrs	r2, r1
 80069c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ca:	f003 0304 	and.w	r3, r3, #4
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d00a      	beq.n	80069e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	430a      	orrs	r2, r1
 80069e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069ec:	f003 0310 	and.w	r3, r3, #16
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d00a      	beq.n	8006a0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	430a      	orrs	r2, r1
 8006a08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0e:	f003 0320 	and.w	r3, r3, #32
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d00a      	beq.n	8006a2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	430a      	orrs	r2, r1
 8006a2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d01a      	beq.n	8006a6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	430a      	orrs	r2, r1
 8006a4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a56:	d10a      	bne.n	8006a6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00a      	beq.n	8006a90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	430a      	orrs	r2, r1
 8006a8e:	605a      	str	r2, [r3, #4]
  }
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b098      	sub	sp, #96	@ 0x60
 8006aa0:	af02      	add	r7, sp, #8
 8006aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006aac:	f7fb fbd0 	bl	8002250 <HAL_GetTick>
 8006ab0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0308 	and.w	r3, r3, #8
 8006abc:	2b08      	cmp	r3, #8
 8006abe:	d12e      	bne.n	8006b1e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ac0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006ac4:	9300      	str	r3, [sp, #0]
 8006ac6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006ac8:	2200      	movs	r2, #0
 8006aca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f88c 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d021      	beq.n	8006b1e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae2:	e853 3f00 	ldrex	r3, [r3]
 8006ae6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ae8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006aee:	653b      	str	r3, [r7, #80]	@ 0x50
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	461a      	mov	r2, r3
 8006af6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006af8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006afa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006afe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b00:	e841 2300 	strex	r3, r2, [r1]
 8006b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1e6      	bne.n	8006ada <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2220      	movs	r2, #32
 8006b10:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e062      	b.n	8006be4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f003 0304 	and.w	r3, r3, #4
 8006b28:	2b04      	cmp	r3, #4
 8006b2a:	d149      	bne.n	8006bc0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b30:	9300      	str	r3, [sp, #0]
 8006b32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006b34:	2200      	movs	r2, #0
 8006b36:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 f856 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 8006b40:	4603      	mov	r3, r0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d03c      	beq.n	8006bc0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4e:	e853 3f00 	ldrex	r3, [r3]
 8006b52:	623b      	str	r3, [r7, #32]
   return(result);
 8006b54:	6a3b      	ldr	r3, [r7, #32]
 8006b56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	461a      	mov	r2, r3
 8006b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b64:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b66:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b6c:	e841 2300 	strex	r3, r2, [r1]
 8006b70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1e6      	bne.n	8006b46 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	3308      	adds	r3, #8
 8006b7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	e853 3f00 	ldrex	r3, [r3]
 8006b86:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f023 0301 	bic.w	r3, r3, #1
 8006b8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	3308      	adds	r3, #8
 8006b96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b98:	61fa      	str	r2, [r7, #28]
 8006b9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9c:	69b9      	ldr	r1, [r7, #24]
 8006b9e:	69fa      	ldr	r2, [r7, #28]
 8006ba0:	e841 2300 	strex	r3, r2, [r1]
 8006ba4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1e5      	bne.n	8006b78 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	e011      	b.n	8006be4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2220      	movs	r2, #32
 8006bc4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2220      	movs	r2, #32
 8006bca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3758      	adds	r7, #88	@ 0x58
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	603b      	str	r3, [r7, #0]
 8006bf8:	4613      	mov	r3, r2
 8006bfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bfc:	e04f      	b.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bfe:	69bb      	ldr	r3, [r7, #24]
 8006c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c04:	d04b      	beq.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c06:	f7fb fb23 	bl	8002250 <HAL_GetTick>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	69ba      	ldr	r2, [r7, #24]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d302      	bcc.n	8006c1c <UART_WaitOnFlagUntilTimeout+0x30>
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d101      	bne.n	8006c20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c1c:	2303      	movs	r3, #3
 8006c1e:	e04e      	b.n	8006cbe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0304 	and.w	r3, r3, #4
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d037      	beq.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	2b80      	cmp	r3, #128	@ 0x80
 8006c32:	d034      	beq.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	2b40      	cmp	r3, #64	@ 0x40
 8006c38:	d031      	beq.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	f003 0308 	and.w	r3, r3, #8
 8006c44:	2b08      	cmp	r3, #8
 8006c46:	d110      	bne.n	8006c6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2208      	movs	r2, #8
 8006c4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c50:	68f8      	ldr	r0, [r7, #12]
 8006c52:	f000 f838 	bl	8006cc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2208      	movs	r2, #8
 8006c5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e029      	b.n	8006cbe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	69db      	ldr	r3, [r3, #28]
 8006c70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c78:	d111      	bne.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006c82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c84:	68f8      	ldr	r0, [r7, #12]
 8006c86:	f000 f81e 	bl	8006cc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2220      	movs	r2, #32
 8006c8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	e00f      	b.n	8006cbe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	69da      	ldr	r2, [r3, #28]
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	68ba      	ldr	r2, [r7, #8]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	bf0c      	ite	eq
 8006cae:	2301      	moveq	r3, #1
 8006cb0:	2300      	movne	r3, #0
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	79fb      	ldrb	r3, [r7, #7]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d0a0      	beq.n	8006bfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cc6:	b480      	push	{r7}
 8006cc8:	b095      	sub	sp, #84	@ 0x54
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cd6:	e853 3f00 	ldrex	r3, [r3]
 8006cda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cec:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006cf2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cf4:	e841 2300 	strex	r3, r2, [r1]
 8006cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d1e6      	bne.n	8006cce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	3308      	adds	r3, #8
 8006d06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d08:	6a3b      	ldr	r3, [r7, #32]
 8006d0a:	e853 3f00 	ldrex	r3, [r3]
 8006d0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d10:	69fb      	ldr	r3, [r7, #28]
 8006d12:	f023 0301 	bic.w	r3, r3, #1
 8006d16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	3308      	adds	r3, #8
 8006d1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d28:	e841 2300 	strex	r3, r2, [r1]
 8006d2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1e5      	bne.n	8006d00 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d118      	bne.n	8006d6e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	e853 3f00 	ldrex	r3, [r3]
 8006d48:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	f023 0310 	bic.w	r3, r3, #16
 8006d50:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	461a      	mov	r2, r3
 8006d58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d5a:	61bb      	str	r3, [r7, #24]
 8006d5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d5e:	6979      	ldr	r1, [r7, #20]
 8006d60:	69ba      	ldr	r2, [r7, #24]
 8006d62:	e841 2300 	strex	r3, r2, [r1]
 8006d66:	613b      	str	r3, [r7, #16]
   return(result);
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d1e6      	bne.n	8006d3c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2220      	movs	r2, #32
 8006d72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006d82:	bf00      	nop
 8006d84:	3754      	adds	r7, #84	@ 0x54
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr

08006d8e <__cvt>:
 8006d8e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d92:	ec57 6b10 	vmov	r6, r7, d0
 8006d96:	2f00      	cmp	r7, #0
 8006d98:	460c      	mov	r4, r1
 8006d9a:	4619      	mov	r1, r3
 8006d9c:	463b      	mov	r3, r7
 8006d9e:	bfbb      	ittet	lt
 8006da0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006da4:	461f      	movlt	r7, r3
 8006da6:	2300      	movge	r3, #0
 8006da8:	232d      	movlt	r3, #45	@ 0x2d
 8006daa:	700b      	strb	r3, [r1, #0]
 8006dac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006dae:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006db2:	4691      	mov	r9, r2
 8006db4:	f023 0820 	bic.w	r8, r3, #32
 8006db8:	bfbc      	itt	lt
 8006dba:	4632      	movlt	r2, r6
 8006dbc:	4616      	movlt	r6, r2
 8006dbe:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006dc2:	d005      	beq.n	8006dd0 <__cvt+0x42>
 8006dc4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006dc8:	d100      	bne.n	8006dcc <__cvt+0x3e>
 8006dca:	3401      	adds	r4, #1
 8006dcc:	2102      	movs	r1, #2
 8006dce:	e000      	b.n	8006dd2 <__cvt+0x44>
 8006dd0:	2103      	movs	r1, #3
 8006dd2:	ab03      	add	r3, sp, #12
 8006dd4:	9301      	str	r3, [sp, #4]
 8006dd6:	ab02      	add	r3, sp, #8
 8006dd8:	9300      	str	r3, [sp, #0]
 8006dda:	ec47 6b10 	vmov	d0, r6, r7
 8006dde:	4653      	mov	r3, sl
 8006de0:	4622      	mov	r2, r4
 8006de2:	f000 fe49 	bl	8007a78 <_dtoa_r>
 8006de6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006dea:	4605      	mov	r5, r0
 8006dec:	d119      	bne.n	8006e22 <__cvt+0x94>
 8006dee:	f019 0f01 	tst.w	r9, #1
 8006df2:	d00e      	beq.n	8006e12 <__cvt+0x84>
 8006df4:	eb00 0904 	add.w	r9, r0, r4
 8006df8:	2200      	movs	r2, #0
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	4630      	mov	r0, r6
 8006dfe:	4639      	mov	r1, r7
 8006e00:	f7f9 fe62 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e04:	b108      	cbz	r0, 8006e0a <__cvt+0x7c>
 8006e06:	f8cd 900c 	str.w	r9, [sp, #12]
 8006e0a:	2230      	movs	r2, #48	@ 0x30
 8006e0c:	9b03      	ldr	r3, [sp, #12]
 8006e0e:	454b      	cmp	r3, r9
 8006e10:	d31e      	bcc.n	8006e50 <__cvt+0xc2>
 8006e12:	9b03      	ldr	r3, [sp, #12]
 8006e14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e16:	1b5b      	subs	r3, r3, r5
 8006e18:	4628      	mov	r0, r5
 8006e1a:	6013      	str	r3, [r2, #0]
 8006e1c:	b004      	add	sp, #16
 8006e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e22:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e26:	eb00 0904 	add.w	r9, r0, r4
 8006e2a:	d1e5      	bne.n	8006df8 <__cvt+0x6a>
 8006e2c:	7803      	ldrb	r3, [r0, #0]
 8006e2e:	2b30      	cmp	r3, #48	@ 0x30
 8006e30:	d10a      	bne.n	8006e48 <__cvt+0xba>
 8006e32:	2200      	movs	r2, #0
 8006e34:	2300      	movs	r3, #0
 8006e36:	4630      	mov	r0, r6
 8006e38:	4639      	mov	r1, r7
 8006e3a:	f7f9 fe45 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e3e:	b918      	cbnz	r0, 8006e48 <__cvt+0xba>
 8006e40:	f1c4 0401 	rsb	r4, r4, #1
 8006e44:	f8ca 4000 	str.w	r4, [sl]
 8006e48:	f8da 3000 	ldr.w	r3, [sl]
 8006e4c:	4499      	add	r9, r3
 8006e4e:	e7d3      	b.n	8006df8 <__cvt+0x6a>
 8006e50:	1c59      	adds	r1, r3, #1
 8006e52:	9103      	str	r1, [sp, #12]
 8006e54:	701a      	strb	r2, [r3, #0]
 8006e56:	e7d9      	b.n	8006e0c <__cvt+0x7e>

08006e58 <__exponent>:
 8006e58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e5a:	2900      	cmp	r1, #0
 8006e5c:	bfba      	itte	lt
 8006e5e:	4249      	neglt	r1, r1
 8006e60:	232d      	movlt	r3, #45	@ 0x2d
 8006e62:	232b      	movge	r3, #43	@ 0x2b
 8006e64:	2909      	cmp	r1, #9
 8006e66:	7002      	strb	r2, [r0, #0]
 8006e68:	7043      	strb	r3, [r0, #1]
 8006e6a:	dd29      	ble.n	8006ec0 <__exponent+0x68>
 8006e6c:	f10d 0307 	add.w	r3, sp, #7
 8006e70:	461d      	mov	r5, r3
 8006e72:	270a      	movs	r7, #10
 8006e74:	461a      	mov	r2, r3
 8006e76:	fbb1 f6f7 	udiv	r6, r1, r7
 8006e7a:	fb07 1416 	mls	r4, r7, r6, r1
 8006e7e:	3430      	adds	r4, #48	@ 0x30
 8006e80:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006e84:	460c      	mov	r4, r1
 8006e86:	2c63      	cmp	r4, #99	@ 0x63
 8006e88:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e8c:	4631      	mov	r1, r6
 8006e8e:	dcf1      	bgt.n	8006e74 <__exponent+0x1c>
 8006e90:	3130      	adds	r1, #48	@ 0x30
 8006e92:	1e94      	subs	r4, r2, #2
 8006e94:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006e98:	1c41      	adds	r1, r0, #1
 8006e9a:	4623      	mov	r3, r4
 8006e9c:	42ab      	cmp	r3, r5
 8006e9e:	d30a      	bcc.n	8006eb6 <__exponent+0x5e>
 8006ea0:	f10d 0309 	add.w	r3, sp, #9
 8006ea4:	1a9b      	subs	r3, r3, r2
 8006ea6:	42ac      	cmp	r4, r5
 8006ea8:	bf88      	it	hi
 8006eaa:	2300      	movhi	r3, #0
 8006eac:	3302      	adds	r3, #2
 8006eae:	4403      	add	r3, r0
 8006eb0:	1a18      	subs	r0, r3, r0
 8006eb2:	b003      	add	sp, #12
 8006eb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006eb6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006eba:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006ebe:	e7ed      	b.n	8006e9c <__exponent+0x44>
 8006ec0:	2330      	movs	r3, #48	@ 0x30
 8006ec2:	3130      	adds	r1, #48	@ 0x30
 8006ec4:	7083      	strb	r3, [r0, #2]
 8006ec6:	70c1      	strb	r1, [r0, #3]
 8006ec8:	1d03      	adds	r3, r0, #4
 8006eca:	e7f1      	b.n	8006eb0 <__exponent+0x58>

08006ecc <_printf_float>:
 8006ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ed0:	b08d      	sub	sp, #52	@ 0x34
 8006ed2:	460c      	mov	r4, r1
 8006ed4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006ed8:	4616      	mov	r6, r2
 8006eda:	461f      	mov	r7, r3
 8006edc:	4605      	mov	r5, r0
 8006ede:	f000 fccb 	bl	8007878 <_localeconv_r>
 8006ee2:	6803      	ldr	r3, [r0, #0]
 8006ee4:	9304      	str	r3, [sp, #16]
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f7f9 f9c2 	bl	8000270 <strlen>
 8006eec:	2300      	movs	r3, #0
 8006eee:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ef0:	f8d8 3000 	ldr.w	r3, [r8]
 8006ef4:	9005      	str	r0, [sp, #20]
 8006ef6:	3307      	adds	r3, #7
 8006ef8:	f023 0307 	bic.w	r3, r3, #7
 8006efc:	f103 0208 	add.w	r2, r3, #8
 8006f00:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006f04:	f8d4 b000 	ldr.w	fp, [r4]
 8006f08:	f8c8 2000 	str.w	r2, [r8]
 8006f0c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f10:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006f14:	9307      	str	r3, [sp, #28]
 8006f16:	f8cd 8018 	str.w	r8, [sp, #24]
 8006f1a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006f1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f22:	4b9c      	ldr	r3, [pc, #624]	@ (8007194 <_printf_float+0x2c8>)
 8006f24:	f04f 32ff 	mov.w	r2, #4294967295
 8006f28:	f7f9 fe00 	bl	8000b2c <__aeabi_dcmpun>
 8006f2c:	bb70      	cbnz	r0, 8006f8c <_printf_float+0xc0>
 8006f2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f32:	4b98      	ldr	r3, [pc, #608]	@ (8007194 <_printf_float+0x2c8>)
 8006f34:	f04f 32ff 	mov.w	r2, #4294967295
 8006f38:	f7f9 fdda 	bl	8000af0 <__aeabi_dcmple>
 8006f3c:	bb30      	cbnz	r0, 8006f8c <_printf_float+0xc0>
 8006f3e:	2200      	movs	r2, #0
 8006f40:	2300      	movs	r3, #0
 8006f42:	4640      	mov	r0, r8
 8006f44:	4649      	mov	r1, r9
 8006f46:	f7f9 fdc9 	bl	8000adc <__aeabi_dcmplt>
 8006f4a:	b110      	cbz	r0, 8006f52 <_printf_float+0x86>
 8006f4c:	232d      	movs	r3, #45	@ 0x2d
 8006f4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f52:	4a91      	ldr	r2, [pc, #580]	@ (8007198 <_printf_float+0x2cc>)
 8006f54:	4b91      	ldr	r3, [pc, #580]	@ (800719c <_printf_float+0x2d0>)
 8006f56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006f5a:	bf8c      	ite	hi
 8006f5c:	4690      	movhi	r8, r2
 8006f5e:	4698      	movls	r8, r3
 8006f60:	2303      	movs	r3, #3
 8006f62:	6123      	str	r3, [r4, #16]
 8006f64:	f02b 0304 	bic.w	r3, fp, #4
 8006f68:	6023      	str	r3, [r4, #0]
 8006f6a:	f04f 0900 	mov.w	r9, #0
 8006f6e:	9700      	str	r7, [sp, #0]
 8006f70:	4633      	mov	r3, r6
 8006f72:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006f74:	4621      	mov	r1, r4
 8006f76:	4628      	mov	r0, r5
 8006f78:	f000 f9d2 	bl	8007320 <_printf_common>
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	f040 808d 	bne.w	800709c <_printf_float+0x1d0>
 8006f82:	f04f 30ff 	mov.w	r0, #4294967295
 8006f86:	b00d      	add	sp, #52	@ 0x34
 8006f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f8c:	4642      	mov	r2, r8
 8006f8e:	464b      	mov	r3, r9
 8006f90:	4640      	mov	r0, r8
 8006f92:	4649      	mov	r1, r9
 8006f94:	f7f9 fdca 	bl	8000b2c <__aeabi_dcmpun>
 8006f98:	b140      	cbz	r0, 8006fac <_printf_float+0xe0>
 8006f9a:	464b      	mov	r3, r9
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	bfbc      	itt	lt
 8006fa0:	232d      	movlt	r3, #45	@ 0x2d
 8006fa2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006fa6:	4a7e      	ldr	r2, [pc, #504]	@ (80071a0 <_printf_float+0x2d4>)
 8006fa8:	4b7e      	ldr	r3, [pc, #504]	@ (80071a4 <_printf_float+0x2d8>)
 8006faa:	e7d4      	b.n	8006f56 <_printf_float+0x8a>
 8006fac:	6863      	ldr	r3, [r4, #4]
 8006fae:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006fb2:	9206      	str	r2, [sp, #24]
 8006fb4:	1c5a      	adds	r2, r3, #1
 8006fb6:	d13b      	bne.n	8007030 <_printf_float+0x164>
 8006fb8:	2306      	movs	r3, #6
 8006fba:	6063      	str	r3, [r4, #4]
 8006fbc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	6022      	str	r2, [r4, #0]
 8006fc4:	9303      	str	r3, [sp, #12]
 8006fc6:	ab0a      	add	r3, sp, #40	@ 0x28
 8006fc8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006fcc:	ab09      	add	r3, sp, #36	@ 0x24
 8006fce:	9300      	str	r3, [sp, #0]
 8006fd0:	6861      	ldr	r1, [r4, #4]
 8006fd2:	ec49 8b10 	vmov	d0, r8, r9
 8006fd6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006fda:	4628      	mov	r0, r5
 8006fdc:	f7ff fed7 	bl	8006d8e <__cvt>
 8006fe0:	9b06      	ldr	r3, [sp, #24]
 8006fe2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006fe4:	2b47      	cmp	r3, #71	@ 0x47
 8006fe6:	4680      	mov	r8, r0
 8006fe8:	d129      	bne.n	800703e <_printf_float+0x172>
 8006fea:	1cc8      	adds	r0, r1, #3
 8006fec:	db02      	blt.n	8006ff4 <_printf_float+0x128>
 8006fee:	6863      	ldr	r3, [r4, #4]
 8006ff0:	4299      	cmp	r1, r3
 8006ff2:	dd41      	ble.n	8007078 <_printf_float+0x1ac>
 8006ff4:	f1aa 0a02 	sub.w	sl, sl, #2
 8006ff8:	fa5f fa8a 	uxtb.w	sl, sl
 8006ffc:	3901      	subs	r1, #1
 8006ffe:	4652      	mov	r2, sl
 8007000:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007004:	9109      	str	r1, [sp, #36]	@ 0x24
 8007006:	f7ff ff27 	bl	8006e58 <__exponent>
 800700a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800700c:	1813      	adds	r3, r2, r0
 800700e:	2a01      	cmp	r2, #1
 8007010:	4681      	mov	r9, r0
 8007012:	6123      	str	r3, [r4, #16]
 8007014:	dc02      	bgt.n	800701c <_printf_float+0x150>
 8007016:	6822      	ldr	r2, [r4, #0]
 8007018:	07d2      	lsls	r2, r2, #31
 800701a:	d501      	bpl.n	8007020 <_printf_float+0x154>
 800701c:	3301      	adds	r3, #1
 800701e:	6123      	str	r3, [r4, #16]
 8007020:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007024:	2b00      	cmp	r3, #0
 8007026:	d0a2      	beq.n	8006f6e <_printf_float+0xa2>
 8007028:	232d      	movs	r3, #45	@ 0x2d
 800702a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800702e:	e79e      	b.n	8006f6e <_printf_float+0xa2>
 8007030:	9a06      	ldr	r2, [sp, #24]
 8007032:	2a47      	cmp	r2, #71	@ 0x47
 8007034:	d1c2      	bne.n	8006fbc <_printf_float+0xf0>
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1c0      	bne.n	8006fbc <_printf_float+0xf0>
 800703a:	2301      	movs	r3, #1
 800703c:	e7bd      	b.n	8006fba <_printf_float+0xee>
 800703e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007042:	d9db      	bls.n	8006ffc <_printf_float+0x130>
 8007044:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007048:	d118      	bne.n	800707c <_printf_float+0x1b0>
 800704a:	2900      	cmp	r1, #0
 800704c:	6863      	ldr	r3, [r4, #4]
 800704e:	dd0b      	ble.n	8007068 <_printf_float+0x19c>
 8007050:	6121      	str	r1, [r4, #16]
 8007052:	b913      	cbnz	r3, 800705a <_printf_float+0x18e>
 8007054:	6822      	ldr	r2, [r4, #0]
 8007056:	07d0      	lsls	r0, r2, #31
 8007058:	d502      	bpl.n	8007060 <_printf_float+0x194>
 800705a:	3301      	adds	r3, #1
 800705c:	440b      	add	r3, r1
 800705e:	6123      	str	r3, [r4, #16]
 8007060:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007062:	f04f 0900 	mov.w	r9, #0
 8007066:	e7db      	b.n	8007020 <_printf_float+0x154>
 8007068:	b913      	cbnz	r3, 8007070 <_printf_float+0x1a4>
 800706a:	6822      	ldr	r2, [r4, #0]
 800706c:	07d2      	lsls	r2, r2, #31
 800706e:	d501      	bpl.n	8007074 <_printf_float+0x1a8>
 8007070:	3302      	adds	r3, #2
 8007072:	e7f4      	b.n	800705e <_printf_float+0x192>
 8007074:	2301      	movs	r3, #1
 8007076:	e7f2      	b.n	800705e <_printf_float+0x192>
 8007078:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800707c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800707e:	4299      	cmp	r1, r3
 8007080:	db05      	blt.n	800708e <_printf_float+0x1c2>
 8007082:	6823      	ldr	r3, [r4, #0]
 8007084:	6121      	str	r1, [r4, #16]
 8007086:	07d8      	lsls	r0, r3, #31
 8007088:	d5ea      	bpl.n	8007060 <_printf_float+0x194>
 800708a:	1c4b      	adds	r3, r1, #1
 800708c:	e7e7      	b.n	800705e <_printf_float+0x192>
 800708e:	2900      	cmp	r1, #0
 8007090:	bfd4      	ite	le
 8007092:	f1c1 0202 	rsble	r2, r1, #2
 8007096:	2201      	movgt	r2, #1
 8007098:	4413      	add	r3, r2
 800709a:	e7e0      	b.n	800705e <_printf_float+0x192>
 800709c:	6823      	ldr	r3, [r4, #0]
 800709e:	055a      	lsls	r2, r3, #21
 80070a0:	d407      	bmi.n	80070b2 <_printf_float+0x1e6>
 80070a2:	6923      	ldr	r3, [r4, #16]
 80070a4:	4642      	mov	r2, r8
 80070a6:	4631      	mov	r1, r6
 80070a8:	4628      	mov	r0, r5
 80070aa:	47b8      	blx	r7
 80070ac:	3001      	adds	r0, #1
 80070ae:	d12b      	bne.n	8007108 <_printf_float+0x23c>
 80070b0:	e767      	b.n	8006f82 <_printf_float+0xb6>
 80070b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80070b6:	f240 80dd 	bls.w	8007274 <_printf_float+0x3a8>
 80070ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80070be:	2200      	movs	r2, #0
 80070c0:	2300      	movs	r3, #0
 80070c2:	f7f9 fd01 	bl	8000ac8 <__aeabi_dcmpeq>
 80070c6:	2800      	cmp	r0, #0
 80070c8:	d033      	beq.n	8007132 <_printf_float+0x266>
 80070ca:	4a37      	ldr	r2, [pc, #220]	@ (80071a8 <_printf_float+0x2dc>)
 80070cc:	2301      	movs	r3, #1
 80070ce:	4631      	mov	r1, r6
 80070d0:	4628      	mov	r0, r5
 80070d2:	47b8      	blx	r7
 80070d4:	3001      	adds	r0, #1
 80070d6:	f43f af54 	beq.w	8006f82 <_printf_float+0xb6>
 80070da:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80070de:	4543      	cmp	r3, r8
 80070e0:	db02      	blt.n	80070e8 <_printf_float+0x21c>
 80070e2:	6823      	ldr	r3, [r4, #0]
 80070e4:	07d8      	lsls	r0, r3, #31
 80070e6:	d50f      	bpl.n	8007108 <_printf_float+0x23c>
 80070e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070ec:	4631      	mov	r1, r6
 80070ee:	4628      	mov	r0, r5
 80070f0:	47b8      	blx	r7
 80070f2:	3001      	adds	r0, #1
 80070f4:	f43f af45 	beq.w	8006f82 <_printf_float+0xb6>
 80070f8:	f04f 0900 	mov.w	r9, #0
 80070fc:	f108 38ff 	add.w	r8, r8, #4294967295
 8007100:	f104 0a1a 	add.w	sl, r4, #26
 8007104:	45c8      	cmp	r8, r9
 8007106:	dc09      	bgt.n	800711c <_printf_float+0x250>
 8007108:	6823      	ldr	r3, [r4, #0]
 800710a:	079b      	lsls	r3, r3, #30
 800710c:	f100 8103 	bmi.w	8007316 <_printf_float+0x44a>
 8007110:	68e0      	ldr	r0, [r4, #12]
 8007112:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007114:	4298      	cmp	r0, r3
 8007116:	bfb8      	it	lt
 8007118:	4618      	movlt	r0, r3
 800711a:	e734      	b.n	8006f86 <_printf_float+0xba>
 800711c:	2301      	movs	r3, #1
 800711e:	4652      	mov	r2, sl
 8007120:	4631      	mov	r1, r6
 8007122:	4628      	mov	r0, r5
 8007124:	47b8      	blx	r7
 8007126:	3001      	adds	r0, #1
 8007128:	f43f af2b 	beq.w	8006f82 <_printf_float+0xb6>
 800712c:	f109 0901 	add.w	r9, r9, #1
 8007130:	e7e8      	b.n	8007104 <_printf_float+0x238>
 8007132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007134:	2b00      	cmp	r3, #0
 8007136:	dc39      	bgt.n	80071ac <_printf_float+0x2e0>
 8007138:	4a1b      	ldr	r2, [pc, #108]	@ (80071a8 <_printf_float+0x2dc>)
 800713a:	2301      	movs	r3, #1
 800713c:	4631      	mov	r1, r6
 800713e:	4628      	mov	r0, r5
 8007140:	47b8      	blx	r7
 8007142:	3001      	adds	r0, #1
 8007144:	f43f af1d 	beq.w	8006f82 <_printf_float+0xb6>
 8007148:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800714c:	ea59 0303 	orrs.w	r3, r9, r3
 8007150:	d102      	bne.n	8007158 <_printf_float+0x28c>
 8007152:	6823      	ldr	r3, [r4, #0]
 8007154:	07d9      	lsls	r1, r3, #31
 8007156:	d5d7      	bpl.n	8007108 <_printf_float+0x23c>
 8007158:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800715c:	4631      	mov	r1, r6
 800715e:	4628      	mov	r0, r5
 8007160:	47b8      	blx	r7
 8007162:	3001      	adds	r0, #1
 8007164:	f43f af0d 	beq.w	8006f82 <_printf_float+0xb6>
 8007168:	f04f 0a00 	mov.w	sl, #0
 800716c:	f104 0b1a 	add.w	fp, r4, #26
 8007170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007172:	425b      	negs	r3, r3
 8007174:	4553      	cmp	r3, sl
 8007176:	dc01      	bgt.n	800717c <_printf_float+0x2b0>
 8007178:	464b      	mov	r3, r9
 800717a:	e793      	b.n	80070a4 <_printf_float+0x1d8>
 800717c:	2301      	movs	r3, #1
 800717e:	465a      	mov	r2, fp
 8007180:	4631      	mov	r1, r6
 8007182:	4628      	mov	r0, r5
 8007184:	47b8      	blx	r7
 8007186:	3001      	adds	r0, #1
 8007188:	f43f aefb 	beq.w	8006f82 <_printf_float+0xb6>
 800718c:	f10a 0a01 	add.w	sl, sl, #1
 8007190:	e7ee      	b.n	8007170 <_printf_float+0x2a4>
 8007192:	bf00      	nop
 8007194:	7fefffff 	.word	0x7fefffff
 8007198:	08009afc 	.word	0x08009afc
 800719c:	08009af8 	.word	0x08009af8
 80071a0:	08009b04 	.word	0x08009b04
 80071a4:	08009b00 	.word	0x08009b00
 80071a8:	08009b08 	.word	0x08009b08
 80071ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80071ae:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80071b2:	4553      	cmp	r3, sl
 80071b4:	bfa8      	it	ge
 80071b6:	4653      	movge	r3, sl
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	4699      	mov	r9, r3
 80071bc:	dc36      	bgt.n	800722c <_printf_float+0x360>
 80071be:	f04f 0b00 	mov.w	fp, #0
 80071c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071c6:	f104 021a 	add.w	r2, r4, #26
 80071ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80071cc:	9306      	str	r3, [sp, #24]
 80071ce:	eba3 0309 	sub.w	r3, r3, r9
 80071d2:	455b      	cmp	r3, fp
 80071d4:	dc31      	bgt.n	800723a <_printf_float+0x36e>
 80071d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071d8:	459a      	cmp	sl, r3
 80071da:	dc3a      	bgt.n	8007252 <_printf_float+0x386>
 80071dc:	6823      	ldr	r3, [r4, #0]
 80071de:	07da      	lsls	r2, r3, #31
 80071e0:	d437      	bmi.n	8007252 <_printf_float+0x386>
 80071e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e4:	ebaa 0903 	sub.w	r9, sl, r3
 80071e8:	9b06      	ldr	r3, [sp, #24]
 80071ea:	ebaa 0303 	sub.w	r3, sl, r3
 80071ee:	4599      	cmp	r9, r3
 80071f0:	bfa8      	it	ge
 80071f2:	4699      	movge	r9, r3
 80071f4:	f1b9 0f00 	cmp.w	r9, #0
 80071f8:	dc33      	bgt.n	8007262 <_printf_float+0x396>
 80071fa:	f04f 0800 	mov.w	r8, #0
 80071fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007202:	f104 0b1a 	add.w	fp, r4, #26
 8007206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007208:	ebaa 0303 	sub.w	r3, sl, r3
 800720c:	eba3 0309 	sub.w	r3, r3, r9
 8007210:	4543      	cmp	r3, r8
 8007212:	f77f af79 	ble.w	8007108 <_printf_float+0x23c>
 8007216:	2301      	movs	r3, #1
 8007218:	465a      	mov	r2, fp
 800721a:	4631      	mov	r1, r6
 800721c:	4628      	mov	r0, r5
 800721e:	47b8      	blx	r7
 8007220:	3001      	adds	r0, #1
 8007222:	f43f aeae 	beq.w	8006f82 <_printf_float+0xb6>
 8007226:	f108 0801 	add.w	r8, r8, #1
 800722a:	e7ec      	b.n	8007206 <_printf_float+0x33a>
 800722c:	4642      	mov	r2, r8
 800722e:	4631      	mov	r1, r6
 8007230:	4628      	mov	r0, r5
 8007232:	47b8      	blx	r7
 8007234:	3001      	adds	r0, #1
 8007236:	d1c2      	bne.n	80071be <_printf_float+0x2f2>
 8007238:	e6a3      	b.n	8006f82 <_printf_float+0xb6>
 800723a:	2301      	movs	r3, #1
 800723c:	4631      	mov	r1, r6
 800723e:	4628      	mov	r0, r5
 8007240:	9206      	str	r2, [sp, #24]
 8007242:	47b8      	blx	r7
 8007244:	3001      	adds	r0, #1
 8007246:	f43f ae9c 	beq.w	8006f82 <_printf_float+0xb6>
 800724a:	9a06      	ldr	r2, [sp, #24]
 800724c:	f10b 0b01 	add.w	fp, fp, #1
 8007250:	e7bb      	b.n	80071ca <_printf_float+0x2fe>
 8007252:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007256:	4631      	mov	r1, r6
 8007258:	4628      	mov	r0, r5
 800725a:	47b8      	blx	r7
 800725c:	3001      	adds	r0, #1
 800725e:	d1c0      	bne.n	80071e2 <_printf_float+0x316>
 8007260:	e68f      	b.n	8006f82 <_printf_float+0xb6>
 8007262:	9a06      	ldr	r2, [sp, #24]
 8007264:	464b      	mov	r3, r9
 8007266:	4442      	add	r2, r8
 8007268:	4631      	mov	r1, r6
 800726a:	4628      	mov	r0, r5
 800726c:	47b8      	blx	r7
 800726e:	3001      	adds	r0, #1
 8007270:	d1c3      	bne.n	80071fa <_printf_float+0x32e>
 8007272:	e686      	b.n	8006f82 <_printf_float+0xb6>
 8007274:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007278:	f1ba 0f01 	cmp.w	sl, #1
 800727c:	dc01      	bgt.n	8007282 <_printf_float+0x3b6>
 800727e:	07db      	lsls	r3, r3, #31
 8007280:	d536      	bpl.n	80072f0 <_printf_float+0x424>
 8007282:	2301      	movs	r3, #1
 8007284:	4642      	mov	r2, r8
 8007286:	4631      	mov	r1, r6
 8007288:	4628      	mov	r0, r5
 800728a:	47b8      	blx	r7
 800728c:	3001      	adds	r0, #1
 800728e:	f43f ae78 	beq.w	8006f82 <_printf_float+0xb6>
 8007292:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007296:	4631      	mov	r1, r6
 8007298:	4628      	mov	r0, r5
 800729a:	47b8      	blx	r7
 800729c:	3001      	adds	r0, #1
 800729e:	f43f ae70 	beq.w	8006f82 <_printf_float+0xb6>
 80072a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80072a6:	2200      	movs	r2, #0
 80072a8:	2300      	movs	r3, #0
 80072aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072ae:	f7f9 fc0b 	bl	8000ac8 <__aeabi_dcmpeq>
 80072b2:	b9c0      	cbnz	r0, 80072e6 <_printf_float+0x41a>
 80072b4:	4653      	mov	r3, sl
 80072b6:	f108 0201 	add.w	r2, r8, #1
 80072ba:	4631      	mov	r1, r6
 80072bc:	4628      	mov	r0, r5
 80072be:	47b8      	blx	r7
 80072c0:	3001      	adds	r0, #1
 80072c2:	d10c      	bne.n	80072de <_printf_float+0x412>
 80072c4:	e65d      	b.n	8006f82 <_printf_float+0xb6>
 80072c6:	2301      	movs	r3, #1
 80072c8:	465a      	mov	r2, fp
 80072ca:	4631      	mov	r1, r6
 80072cc:	4628      	mov	r0, r5
 80072ce:	47b8      	blx	r7
 80072d0:	3001      	adds	r0, #1
 80072d2:	f43f ae56 	beq.w	8006f82 <_printf_float+0xb6>
 80072d6:	f108 0801 	add.w	r8, r8, #1
 80072da:	45d0      	cmp	r8, sl
 80072dc:	dbf3      	blt.n	80072c6 <_printf_float+0x3fa>
 80072de:	464b      	mov	r3, r9
 80072e0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80072e4:	e6df      	b.n	80070a6 <_printf_float+0x1da>
 80072e6:	f04f 0800 	mov.w	r8, #0
 80072ea:	f104 0b1a 	add.w	fp, r4, #26
 80072ee:	e7f4      	b.n	80072da <_printf_float+0x40e>
 80072f0:	2301      	movs	r3, #1
 80072f2:	4642      	mov	r2, r8
 80072f4:	e7e1      	b.n	80072ba <_printf_float+0x3ee>
 80072f6:	2301      	movs	r3, #1
 80072f8:	464a      	mov	r2, r9
 80072fa:	4631      	mov	r1, r6
 80072fc:	4628      	mov	r0, r5
 80072fe:	47b8      	blx	r7
 8007300:	3001      	adds	r0, #1
 8007302:	f43f ae3e 	beq.w	8006f82 <_printf_float+0xb6>
 8007306:	f108 0801 	add.w	r8, r8, #1
 800730a:	68e3      	ldr	r3, [r4, #12]
 800730c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800730e:	1a5b      	subs	r3, r3, r1
 8007310:	4543      	cmp	r3, r8
 8007312:	dcf0      	bgt.n	80072f6 <_printf_float+0x42a>
 8007314:	e6fc      	b.n	8007110 <_printf_float+0x244>
 8007316:	f04f 0800 	mov.w	r8, #0
 800731a:	f104 0919 	add.w	r9, r4, #25
 800731e:	e7f4      	b.n	800730a <_printf_float+0x43e>

08007320 <_printf_common>:
 8007320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007324:	4616      	mov	r6, r2
 8007326:	4698      	mov	r8, r3
 8007328:	688a      	ldr	r2, [r1, #8]
 800732a:	690b      	ldr	r3, [r1, #16]
 800732c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007330:	4293      	cmp	r3, r2
 8007332:	bfb8      	it	lt
 8007334:	4613      	movlt	r3, r2
 8007336:	6033      	str	r3, [r6, #0]
 8007338:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800733c:	4607      	mov	r7, r0
 800733e:	460c      	mov	r4, r1
 8007340:	b10a      	cbz	r2, 8007346 <_printf_common+0x26>
 8007342:	3301      	adds	r3, #1
 8007344:	6033      	str	r3, [r6, #0]
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	0699      	lsls	r1, r3, #26
 800734a:	bf42      	ittt	mi
 800734c:	6833      	ldrmi	r3, [r6, #0]
 800734e:	3302      	addmi	r3, #2
 8007350:	6033      	strmi	r3, [r6, #0]
 8007352:	6825      	ldr	r5, [r4, #0]
 8007354:	f015 0506 	ands.w	r5, r5, #6
 8007358:	d106      	bne.n	8007368 <_printf_common+0x48>
 800735a:	f104 0a19 	add.w	sl, r4, #25
 800735e:	68e3      	ldr	r3, [r4, #12]
 8007360:	6832      	ldr	r2, [r6, #0]
 8007362:	1a9b      	subs	r3, r3, r2
 8007364:	42ab      	cmp	r3, r5
 8007366:	dc26      	bgt.n	80073b6 <_printf_common+0x96>
 8007368:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800736c:	6822      	ldr	r2, [r4, #0]
 800736e:	3b00      	subs	r3, #0
 8007370:	bf18      	it	ne
 8007372:	2301      	movne	r3, #1
 8007374:	0692      	lsls	r2, r2, #26
 8007376:	d42b      	bmi.n	80073d0 <_printf_common+0xb0>
 8007378:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800737c:	4641      	mov	r1, r8
 800737e:	4638      	mov	r0, r7
 8007380:	47c8      	blx	r9
 8007382:	3001      	adds	r0, #1
 8007384:	d01e      	beq.n	80073c4 <_printf_common+0xa4>
 8007386:	6823      	ldr	r3, [r4, #0]
 8007388:	6922      	ldr	r2, [r4, #16]
 800738a:	f003 0306 	and.w	r3, r3, #6
 800738e:	2b04      	cmp	r3, #4
 8007390:	bf02      	ittt	eq
 8007392:	68e5      	ldreq	r5, [r4, #12]
 8007394:	6833      	ldreq	r3, [r6, #0]
 8007396:	1aed      	subeq	r5, r5, r3
 8007398:	68a3      	ldr	r3, [r4, #8]
 800739a:	bf0c      	ite	eq
 800739c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073a0:	2500      	movne	r5, #0
 80073a2:	4293      	cmp	r3, r2
 80073a4:	bfc4      	itt	gt
 80073a6:	1a9b      	subgt	r3, r3, r2
 80073a8:	18ed      	addgt	r5, r5, r3
 80073aa:	2600      	movs	r6, #0
 80073ac:	341a      	adds	r4, #26
 80073ae:	42b5      	cmp	r5, r6
 80073b0:	d11a      	bne.n	80073e8 <_printf_common+0xc8>
 80073b2:	2000      	movs	r0, #0
 80073b4:	e008      	b.n	80073c8 <_printf_common+0xa8>
 80073b6:	2301      	movs	r3, #1
 80073b8:	4652      	mov	r2, sl
 80073ba:	4641      	mov	r1, r8
 80073bc:	4638      	mov	r0, r7
 80073be:	47c8      	blx	r9
 80073c0:	3001      	adds	r0, #1
 80073c2:	d103      	bne.n	80073cc <_printf_common+0xac>
 80073c4:	f04f 30ff 	mov.w	r0, #4294967295
 80073c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073cc:	3501      	adds	r5, #1
 80073ce:	e7c6      	b.n	800735e <_printf_common+0x3e>
 80073d0:	18e1      	adds	r1, r4, r3
 80073d2:	1c5a      	adds	r2, r3, #1
 80073d4:	2030      	movs	r0, #48	@ 0x30
 80073d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80073da:	4422      	add	r2, r4
 80073dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80073e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80073e4:	3302      	adds	r3, #2
 80073e6:	e7c7      	b.n	8007378 <_printf_common+0x58>
 80073e8:	2301      	movs	r3, #1
 80073ea:	4622      	mov	r2, r4
 80073ec:	4641      	mov	r1, r8
 80073ee:	4638      	mov	r0, r7
 80073f0:	47c8      	blx	r9
 80073f2:	3001      	adds	r0, #1
 80073f4:	d0e6      	beq.n	80073c4 <_printf_common+0xa4>
 80073f6:	3601      	adds	r6, #1
 80073f8:	e7d9      	b.n	80073ae <_printf_common+0x8e>
	...

080073fc <_printf_i>:
 80073fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007400:	7e0f      	ldrb	r7, [r1, #24]
 8007402:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007404:	2f78      	cmp	r7, #120	@ 0x78
 8007406:	4691      	mov	r9, r2
 8007408:	4680      	mov	r8, r0
 800740a:	460c      	mov	r4, r1
 800740c:	469a      	mov	sl, r3
 800740e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007412:	d807      	bhi.n	8007424 <_printf_i+0x28>
 8007414:	2f62      	cmp	r7, #98	@ 0x62
 8007416:	d80a      	bhi.n	800742e <_printf_i+0x32>
 8007418:	2f00      	cmp	r7, #0
 800741a:	f000 80d1 	beq.w	80075c0 <_printf_i+0x1c4>
 800741e:	2f58      	cmp	r7, #88	@ 0x58
 8007420:	f000 80b8 	beq.w	8007594 <_printf_i+0x198>
 8007424:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007428:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800742c:	e03a      	b.n	80074a4 <_printf_i+0xa8>
 800742e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007432:	2b15      	cmp	r3, #21
 8007434:	d8f6      	bhi.n	8007424 <_printf_i+0x28>
 8007436:	a101      	add	r1, pc, #4	@ (adr r1, 800743c <_printf_i+0x40>)
 8007438:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800743c:	08007495 	.word	0x08007495
 8007440:	080074a9 	.word	0x080074a9
 8007444:	08007425 	.word	0x08007425
 8007448:	08007425 	.word	0x08007425
 800744c:	08007425 	.word	0x08007425
 8007450:	08007425 	.word	0x08007425
 8007454:	080074a9 	.word	0x080074a9
 8007458:	08007425 	.word	0x08007425
 800745c:	08007425 	.word	0x08007425
 8007460:	08007425 	.word	0x08007425
 8007464:	08007425 	.word	0x08007425
 8007468:	080075a7 	.word	0x080075a7
 800746c:	080074d3 	.word	0x080074d3
 8007470:	08007561 	.word	0x08007561
 8007474:	08007425 	.word	0x08007425
 8007478:	08007425 	.word	0x08007425
 800747c:	080075c9 	.word	0x080075c9
 8007480:	08007425 	.word	0x08007425
 8007484:	080074d3 	.word	0x080074d3
 8007488:	08007425 	.word	0x08007425
 800748c:	08007425 	.word	0x08007425
 8007490:	08007569 	.word	0x08007569
 8007494:	6833      	ldr	r3, [r6, #0]
 8007496:	1d1a      	adds	r2, r3, #4
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6032      	str	r2, [r6, #0]
 800749c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80074a4:	2301      	movs	r3, #1
 80074a6:	e09c      	b.n	80075e2 <_printf_i+0x1e6>
 80074a8:	6833      	ldr	r3, [r6, #0]
 80074aa:	6820      	ldr	r0, [r4, #0]
 80074ac:	1d19      	adds	r1, r3, #4
 80074ae:	6031      	str	r1, [r6, #0]
 80074b0:	0606      	lsls	r6, r0, #24
 80074b2:	d501      	bpl.n	80074b8 <_printf_i+0xbc>
 80074b4:	681d      	ldr	r5, [r3, #0]
 80074b6:	e003      	b.n	80074c0 <_printf_i+0xc4>
 80074b8:	0645      	lsls	r5, r0, #25
 80074ba:	d5fb      	bpl.n	80074b4 <_printf_i+0xb8>
 80074bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80074c0:	2d00      	cmp	r5, #0
 80074c2:	da03      	bge.n	80074cc <_printf_i+0xd0>
 80074c4:	232d      	movs	r3, #45	@ 0x2d
 80074c6:	426d      	negs	r5, r5
 80074c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074cc:	4858      	ldr	r0, [pc, #352]	@ (8007630 <_printf_i+0x234>)
 80074ce:	230a      	movs	r3, #10
 80074d0:	e011      	b.n	80074f6 <_printf_i+0xfa>
 80074d2:	6821      	ldr	r1, [r4, #0]
 80074d4:	6833      	ldr	r3, [r6, #0]
 80074d6:	0608      	lsls	r0, r1, #24
 80074d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80074dc:	d402      	bmi.n	80074e4 <_printf_i+0xe8>
 80074de:	0649      	lsls	r1, r1, #25
 80074e0:	bf48      	it	mi
 80074e2:	b2ad      	uxthmi	r5, r5
 80074e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80074e6:	4852      	ldr	r0, [pc, #328]	@ (8007630 <_printf_i+0x234>)
 80074e8:	6033      	str	r3, [r6, #0]
 80074ea:	bf14      	ite	ne
 80074ec:	230a      	movne	r3, #10
 80074ee:	2308      	moveq	r3, #8
 80074f0:	2100      	movs	r1, #0
 80074f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80074f6:	6866      	ldr	r6, [r4, #4]
 80074f8:	60a6      	str	r6, [r4, #8]
 80074fa:	2e00      	cmp	r6, #0
 80074fc:	db05      	blt.n	800750a <_printf_i+0x10e>
 80074fe:	6821      	ldr	r1, [r4, #0]
 8007500:	432e      	orrs	r6, r5
 8007502:	f021 0104 	bic.w	r1, r1, #4
 8007506:	6021      	str	r1, [r4, #0]
 8007508:	d04b      	beq.n	80075a2 <_printf_i+0x1a6>
 800750a:	4616      	mov	r6, r2
 800750c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007510:	fb03 5711 	mls	r7, r3, r1, r5
 8007514:	5dc7      	ldrb	r7, [r0, r7]
 8007516:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800751a:	462f      	mov	r7, r5
 800751c:	42bb      	cmp	r3, r7
 800751e:	460d      	mov	r5, r1
 8007520:	d9f4      	bls.n	800750c <_printf_i+0x110>
 8007522:	2b08      	cmp	r3, #8
 8007524:	d10b      	bne.n	800753e <_printf_i+0x142>
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	07df      	lsls	r7, r3, #31
 800752a:	d508      	bpl.n	800753e <_printf_i+0x142>
 800752c:	6923      	ldr	r3, [r4, #16]
 800752e:	6861      	ldr	r1, [r4, #4]
 8007530:	4299      	cmp	r1, r3
 8007532:	bfde      	ittt	le
 8007534:	2330      	movle	r3, #48	@ 0x30
 8007536:	f806 3c01 	strble.w	r3, [r6, #-1]
 800753a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800753e:	1b92      	subs	r2, r2, r6
 8007540:	6122      	str	r2, [r4, #16]
 8007542:	f8cd a000 	str.w	sl, [sp]
 8007546:	464b      	mov	r3, r9
 8007548:	aa03      	add	r2, sp, #12
 800754a:	4621      	mov	r1, r4
 800754c:	4640      	mov	r0, r8
 800754e:	f7ff fee7 	bl	8007320 <_printf_common>
 8007552:	3001      	adds	r0, #1
 8007554:	d14a      	bne.n	80075ec <_printf_i+0x1f0>
 8007556:	f04f 30ff 	mov.w	r0, #4294967295
 800755a:	b004      	add	sp, #16
 800755c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007560:	6823      	ldr	r3, [r4, #0]
 8007562:	f043 0320 	orr.w	r3, r3, #32
 8007566:	6023      	str	r3, [r4, #0]
 8007568:	4832      	ldr	r0, [pc, #200]	@ (8007634 <_printf_i+0x238>)
 800756a:	2778      	movs	r7, #120	@ 0x78
 800756c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007570:	6823      	ldr	r3, [r4, #0]
 8007572:	6831      	ldr	r1, [r6, #0]
 8007574:	061f      	lsls	r7, r3, #24
 8007576:	f851 5b04 	ldr.w	r5, [r1], #4
 800757a:	d402      	bmi.n	8007582 <_printf_i+0x186>
 800757c:	065f      	lsls	r7, r3, #25
 800757e:	bf48      	it	mi
 8007580:	b2ad      	uxthmi	r5, r5
 8007582:	6031      	str	r1, [r6, #0]
 8007584:	07d9      	lsls	r1, r3, #31
 8007586:	bf44      	itt	mi
 8007588:	f043 0320 	orrmi.w	r3, r3, #32
 800758c:	6023      	strmi	r3, [r4, #0]
 800758e:	b11d      	cbz	r5, 8007598 <_printf_i+0x19c>
 8007590:	2310      	movs	r3, #16
 8007592:	e7ad      	b.n	80074f0 <_printf_i+0xf4>
 8007594:	4826      	ldr	r0, [pc, #152]	@ (8007630 <_printf_i+0x234>)
 8007596:	e7e9      	b.n	800756c <_printf_i+0x170>
 8007598:	6823      	ldr	r3, [r4, #0]
 800759a:	f023 0320 	bic.w	r3, r3, #32
 800759e:	6023      	str	r3, [r4, #0]
 80075a0:	e7f6      	b.n	8007590 <_printf_i+0x194>
 80075a2:	4616      	mov	r6, r2
 80075a4:	e7bd      	b.n	8007522 <_printf_i+0x126>
 80075a6:	6833      	ldr	r3, [r6, #0]
 80075a8:	6825      	ldr	r5, [r4, #0]
 80075aa:	6961      	ldr	r1, [r4, #20]
 80075ac:	1d18      	adds	r0, r3, #4
 80075ae:	6030      	str	r0, [r6, #0]
 80075b0:	062e      	lsls	r6, r5, #24
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	d501      	bpl.n	80075ba <_printf_i+0x1be>
 80075b6:	6019      	str	r1, [r3, #0]
 80075b8:	e002      	b.n	80075c0 <_printf_i+0x1c4>
 80075ba:	0668      	lsls	r0, r5, #25
 80075bc:	d5fb      	bpl.n	80075b6 <_printf_i+0x1ba>
 80075be:	8019      	strh	r1, [r3, #0]
 80075c0:	2300      	movs	r3, #0
 80075c2:	6123      	str	r3, [r4, #16]
 80075c4:	4616      	mov	r6, r2
 80075c6:	e7bc      	b.n	8007542 <_printf_i+0x146>
 80075c8:	6833      	ldr	r3, [r6, #0]
 80075ca:	1d1a      	adds	r2, r3, #4
 80075cc:	6032      	str	r2, [r6, #0]
 80075ce:	681e      	ldr	r6, [r3, #0]
 80075d0:	6862      	ldr	r2, [r4, #4]
 80075d2:	2100      	movs	r1, #0
 80075d4:	4630      	mov	r0, r6
 80075d6:	f7f8 fdfb 	bl	80001d0 <memchr>
 80075da:	b108      	cbz	r0, 80075e0 <_printf_i+0x1e4>
 80075dc:	1b80      	subs	r0, r0, r6
 80075de:	6060      	str	r0, [r4, #4]
 80075e0:	6863      	ldr	r3, [r4, #4]
 80075e2:	6123      	str	r3, [r4, #16]
 80075e4:	2300      	movs	r3, #0
 80075e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80075ea:	e7aa      	b.n	8007542 <_printf_i+0x146>
 80075ec:	6923      	ldr	r3, [r4, #16]
 80075ee:	4632      	mov	r2, r6
 80075f0:	4649      	mov	r1, r9
 80075f2:	4640      	mov	r0, r8
 80075f4:	47d0      	blx	sl
 80075f6:	3001      	adds	r0, #1
 80075f8:	d0ad      	beq.n	8007556 <_printf_i+0x15a>
 80075fa:	6823      	ldr	r3, [r4, #0]
 80075fc:	079b      	lsls	r3, r3, #30
 80075fe:	d413      	bmi.n	8007628 <_printf_i+0x22c>
 8007600:	68e0      	ldr	r0, [r4, #12]
 8007602:	9b03      	ldr	r3, [sp, #12]
 8007604:	4298      	cmp	r0, r3
 8007606:	bfb8      	it	lt
 8007608:	4618      	movlt	r0, r3
 800760a:	e7a6      	b.n	800755a <_printf_i+0x15e>
 800760c:	2301      	movs	r3, #1
 800760e:	4632      	mov	r2, r6
 8007610:	4649      	mov	r1, r9
 8007612:	4640      	mov	r0, r8
 8007614:	47d0      	blx	sl
 8007616:	3001      	adds	r0, #1
 8007618:	d09d      	beq.n	8007556 <_printf_i+0x15a>
 800761a:	3501      	adds	r5, #1
 800761c:	68e3      	ldr	r3, [r4, #12]
 800761e:	9903      	ldr	r1, [sp, #12]
 8007620:	1a5b      	subs	r3, r3, r1
 8007622:	42ab      	cmp	r3, r5
 8007624:	dcf2      	bgt.n	800760c <_printf_i+0x210>
 8007626:	e7eb      	b.n	8007600 <_printf_i+0x204>
 8007628:	2500      	movs	r5, #0
 800762a:	f104 0619 	add.w	r6, r4, #25
 800762e:	e7f5      	b.n	800761c <_printf_i+0x220>
 8007630:	08009b0a 	.word	0x08009b0a
 8007634:	08009b1b 	.word	0x08009b1b

08007638 <std>:
 8007638:	2300      	movs	r3, #0
 800763a:	b510      	push	{r4, lr}
 800763c:	4604      	mov	r4, r0
 800763e:	e9c0 3300 	strd	r3, r3, [r0]
 8007642:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007646:	6083      	str	r3, [r0, #8]
 8007648:	8181      	strh	r1, [r0, #12]
 800764a:	6643      	str	r3, [r0, #100]	@ 0x64
 800764c:	81c2      	strh	r2, [r0, #14]
 800764e:	6183      	str	r3, [r0, #24]
 8007650:	4619      	mov	r1, r3
 8007652:	2208      	movs	r2, #8
 8007654:	305c      	adds	r0, #92	@ 0x5c
 8007656:	f000 f906 	bl	8007866 <memset>
 800765a:	4b0d      	ldr	r3, [pc, #52]	@ (8007690 <std+0x58>)
 800765c:	6263      	str	r3, [r4, #36]	@ 0x24
 800765e:	4b0d      	ldr	r3, [pc, #52]	@ (8007694 <std+0x5c>)
 8007660:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007662:	4b0d      	ldr	r3, [pc, #52]	@ (8007698 <std+0x60>)
 8007664:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007666:	4b0d      	ldr	r3, [pc, #52]	@ (800769c <std+0x64>)
 8007668:	6323      	str	r3, [r4, #48]	@ 0x30
 800766a:	4b0d      	ldr	r3, [pc, #52]	@ (80076a0 <std+0x68>)
 800766c:	6224      	str	r4, [r4, #32]
 800766e:	429c      	cmp	r4, r3
 8007670:	d006      	beq.n	8007680 <std+0x48>
 8007672:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007676:	4294      	cmp	r4, r2
 8007678:	d002      	beq.n	8007680 <std+0x48>
 800767a:	33d0      	adds	r3, #208	@ 0xd0
 800767c:	429c      	cmp	r4, r3
 800767e:	d105      	bne.n	800768c <std+0x54>
 8007680:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007688:	f000 b96a 	b.w	8007960 <__retarget_lock_init_recursive>
 800768c:	bd10      	pop	{r4, pc}
 800768e:	bf00      	nop
 8007690:	080077e1 	.word	0x080077e1
 8007694:	08007803 	.word	0x08007803
 8007698:	0800783b 	.word	0x0800783b
 800769c:	0800785f 	.word	0x0800785f
 80076a0:	20000400 	.word	0x20000400

080076a4 <stdio_exit_handler>:
 80076a4:	4a02      	ldr	r2, [pc, #8]	@ (80076b0 <stdio_exit_handler+0xc>)
 80076a6:	4903      	ldr	r1, [pc, #12]	@ (80076b4 <stdio_exit_handler+0x10>)
 80076a8:	4803      	ldr	r0, [pc, #12]	@ (80076b8 <stdio_exit_handler+0x14>)
 80076aa:	f000 b869 	b.w	8007780 <_fwalk_sglue>
 80076ae:	bf00      	nop
 80076b0:	2000000c 	.word	0x2000000c
 80076b4:	08009299 	.word	0x08009299
 80076b8:	2000001c 	.word	0x2000001c

080076bc <cleanup_stdio>:
 80076bc:	6841      	ldr	r1, [r0, #4]
 80076be:	4b0c      	ldr	r3, [pc, #48]	@ (80076f0 <cleanup_stdio+0x34>)
 80076c0:	4299      	cmp	r1, r3
 80076c2:	b510      	push	{r4, lr}
 80076c4:	4604      	mov	r4, r0
 80076c6:	d001      	beq.n	80076cc <cleanup_stdio+0x10>
 80076c8:	f001 fde6 	bl	8009298 <_fflush_r>
 80076cc:	68a1      	ldr	r1, [r4, #8]
 80076ce:	4b09      	ldr	r3, [pc, #36]	@ (80076f4 <cleanup_stdio+0x38>)
 80076d0:	4299      	cmp	r1, r3
 80076d2:	d002      	beq.n	80076da <cleanup_stdio+0x1e>
 80076d4:	4620      	mov	r0, r4
 80076d6:	f001 fddf 	bl	8009298 <_fflush_r>
 80076da:	68e1      	ldr	r1, [r4, #12]
 80076dc:	4b06      	ldr	r3, [pc, #24]	@ (80076f8 <cleanup_stdio+0x3c>)
 80076de:	4299      	cmp	r1, r3
 80076e0:	d004      	beq.n	80076ec <cleanup_stdio+0x30>
 80076e2:	4620      	mov	r0, r4
 80076e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076e8:	f001 bdd6 	b.w	8009298 <_fflush_r>
 80076ec:	bd10      	pop	{r4, pc}
 80076ee:	bf00      	nop
 80076f0:	20000400 	.word	0x20000400
 80076f4:	20000468 	.word	0x20000468
 80076f8:	200004d0 	.word	0x200004d0

080076fc <global_stdio_init.part.0>:
 80076fc:	b510      	push	{r4, lr}
 80076fe:	4b0b      	ldr	r3, [pc, #44]	@ (800772c <global_stdio_init.part.0+0x30>)
 8007700:	4c0b      	ldr	r4, [pc, #44]	@ (8007730 <global_stdio_init.part.0+0x34>)
 8007702:	4a0c      	ldr	r2, [pc, #48]	@ (8007734 <global_stdio_init.part.0+0x38>)
 8007704:	601a      	str	r2, [r3, #0]
 8007706:	4620      	mov	r0, r4
 8007708:	2200      	movs	r2, #0
 800770a:	2104      	movs	r1, #4
 800770c:	f7ff ff94 	bl	8007638 <std>
 8007710:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007714:	2201      	movs	r2, #1
 8007716:	2109      	movs	r1, #9
 8007718:	f7ff ff8e 	bl	8007638 <std>
 800771c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007720:	2202      	movs	r2, #2
 8007722:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007726:	2112      	movs	r1, #18
 8007728:	f7ff bf86 	b.w	8007638 <std>
 800772c:	20000538 	.word	0x20000538
 8007730:	20000400 	.word	0x20000400
 8007734:	080076a5 	.word	0x080076a5

08007738 <__sfp_lock_acquire>:
 8007738:	4801      	ldr	r0, [pc, #4]	@ (8007740 <__sfp_lock_acquire+0x8>)
 800773a:	f000 b912 	b.w	8007962 <__retarget_lock_acquire_recursive>
 800773e:	bf00      	nop
 8007740:	20000541 	.word	0x20000541

08007744 <__sfp_lock_release>:
 8007744:	4801      	ldr	r0, [pc, #4]	@ (800774c <__sfp_lock_release+0x8>)
 8007746:	f000 b90d 	b.w	8007964 <__retarget_lock_release_recursive>
 800774a:	bf00      	nop
 800774c:	20000541 	.word	0x20000541

08007750 <__sinit>:
 8007750:	b510      	push	{r4, lr}
 8007752:	4604      	mov	r4, r0
 8007754:	f7ff fff0 	bl	8007738 <__sfp_lock_acquire>
 8007758:	6a23      	ldr	r3, [r4, #32]
 800775a:	b11b      	cbz	r3, 8007764 <__sinit+0x14>
 800775c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007760:	f7ff bff0 	b.w	8007744 <__sfp_lock_release>
 8007764:	4b04      	ldr	r3, [pc, #16]	@ (8007778 <__sinit+0x28>)
 8007766:	6223      	str	r3, [r4, #32]
 8007768:	4b04      	ldr	r3, [pc, #16]	@ (800777c <__sinit+0x2c>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d1f5      	bne.n	800775c <__sinit+0xc>
 8007770:	f7ff ffc4 	bl	80076fc <global_stdio_init.part.0>
 8007774:	e7f2      	b.n	800775c <__sinit+0xc>
 8007776:	bf00      	nop
 8007778:	080076bd 	.word	0x080076bd
 800777c:	20000538 	.word	0x20000538

08007780 <_fwalk_sglue>:
 8007780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007784:	4607      	mov	r7, r0
 8007786:	4688      	mov	r8, r1
 8007788:	4614      	mov	r4, r2
 800778a:	2600      	movs	r6, #0
 800778c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007790:	f1b9 0901 	subs.w	r9, r9, #1
 8007794:	d505      	bpl.n	80077a2 <_fwalk_sglue+0x22>
 8007796:	6824      	ldr	r4, [r4, #0]
 8007798:	2c00      	cmp	r4, #0
 800779a:	d1f7      	bne.n	800778c <_fwalk_sglue+0xc>
 800779c:	4630      	mov	r0, r6
 800779e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077a2:	89ab      	ldrh	r3, [r5, #12]
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d907      	bls.n	80077b8 <_fwalk_sglue+0x38>
 80077a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077ac:	3301      	adds	r3, #1
 80077ae:	d003      	beq.n	80077b8 <_fwalk_sglue+0x38>
 80077b0:	4629      	mov	r1, r5
 80077b2:	4638      	mov	r0, r7
 80077b4:	47c0      	blx	r8
 80077b6:	4306      	orrs	r6, r0
 80077b8:	3568      	adds	r5, #104	@ 0x68
 80077ba:	e7e9      	b.n	8007790 <_fwalk_sglue+0x10>

080077bc <iprintf>:
 80077bc:	b40f      	push	{r0, r1, r2, r3}
 80077be:	b507      	push	{r0, r1, r2, lr}
 80077c0:	4906      	ldr	r1, [pc, #24]	@ (80077dc <iprintf+0x20>)
 80077c2:	ab04      	add	r3, sp, #16
 80077c4:	6808      	ldr	r0, [r1, #0]
 80077c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80077ca:	6881      	ldr	r1, [r0, #8]
 80077cc:	9301      	str	r3, [sp, #4]
 80077ce:	f001 fbc7 	bl	8008f60 <_vfiprintf_r>
 80077d2:	b003      	add	sp, #12
 80077d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80077d8:	b004      	add	sp, #16
 80077da:	4770      	bx	lr
 80077dc:	20000018 	.word	0x20000018

080077e0 <__sread>:
 80077e0:	b510      	push	{r4, lr}
 80077e2:	460c      	mov	r4, r1
 80077e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077e8:	f000 f86c 	bl	80078c4 <_read_r>
 80077ec:	2800      	cmp	r0, #0
 80077ee:	bfab      	itete	ge
 80077f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80077f2:	89a3      	ldrhlt	r3, [r4, #12]
 80077f4:	181b      	addge	r3, r3, r0
 80077f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80077fa:	bfac      	ite	ge
 80077fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80077fe:	81a3      	strhlt	r3, [r4, #12]
 8007800:	bd10      	pop	{r4, pc}

08007802 <__swrite>:
 8007802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007806:	461f      	mov	r7, r3
 8007808:	898b      	ldrh	r3, [r1, #12]
 800780a:	05db      	lsls	r3, r3, #23
 800780c:	4605      	mov	r5, r0
 800780e:	460c      	mov	r4, r1
 8007810:	4616      	mov	r6, r2
 8007812:	d505      	bpl.n	8007820 <__swrite+0x1e>
 8007814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007818:	2302      	movs	r3, #2
 800781a:	2200      	movs	r2, #0
 800781c:	f000 f840 	bl	80078a0 <_lseek_r>
 8007820:	89a3      	ldrh	r3, [r4, #12]
 8007822:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007826:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800782a:	81a3      	strh	r3, [r4, #12]
 800782c:	4632      	mov	r2, r6
 800782e:	463b      	mov	r3, r7
 8007830:	4628      	mov	r0, r5
 8007832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007836:	f000 b857 	b.w	80078e8 <_write_r>

0800783a <__sseek>:
 800783a:	b510      	push	{r4, lr}
 800783c:	460c      	mov	r4, r1
 800783e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007842:	f000 f82d 	bl	80078a0 <_lseek_r>
 8007846:	1c43      	adds	r3, r0, #1
 8007848:	89a3      	ldrh	r3, [r4, #12]
 800784a:	bf15      	itete	ne
 800784c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800784e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007852:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007856:	81a3      	strheq	r3, [r4, #12]
 8007858:	bf18      	it	ne
 800785a:	81a3      	strhne	r3, [r4, #12]
 800785c:	bd10      	pop	{r4, pc}

0800785e <__sclose>:
 800785e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007862:	f000 b80d 	b.w	8007880 <_close_r>

08007866 <memset>:
 8007866:	4402      	add	r2, r0
 8007868:	4603      	mov	r3, r0
 800786a:	4293      	cmp	r3, r2
 800786c:	d100      	bne.n	8007870 <memset+0xa>
 800786e:	4770      	bx	lr
 8007870:	f803 1b01 	strb.w	r1, [r3], #1
 8007874:	e7f9      	b.n	800786a <memset+0x4>
	...

08007878 <_localeconv_r>:
 8007878:	4800      	ldr	r0, [pc, #0]	@ (800787c <_localeconv_r+0x4>)
 800787a:	4770      	bx	lr
 800787c:	20000158 	.word	0x20000158

08007880 <_close_r>:
 8007880:	b538      	push	{r3, r4, r5, lr}
 8007882:	4d06      	ldr	r5, [pc, #24]	@ (800789c <_close_r+0x1c>)
 8007884:	2300      	movs	r3, #0
 8007886:	4604      	mov	r4, r0
 8007888:	4608      	mov	r0, r1
 800788a:	602b      	str	r3, [r5, #0]
 800788c:	f7fa f994 	bl	8001bb8 <_close>
 8007890:	1c43      	adds	r3, r0, #1
 8007892:	d102      	bne.n	800789a <_close_r+0x1a>
 8007894:	682b      	ldr	r3, [r5, #0]
 8007896:	b103      	cbz	r3, 800789a <_close_r+0x1a>
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	bd38      	pop	{r3, r4, r5, pc}
 800789c:	2000053c 	.word	0x2000053c

080078a0 <_lseek_r>:
 80078a0:	b538      	push	{r3, r4, r5, lr}
 80078a2:	4d07      	ldr	r5, [pc, #28]	@ (80078c0 <_lseek_r+0x20>)
 80078a4:	4604      	mov	r4, r0
 80078a6:	4608      	mov	r0, r1
 80078a8:	4611      	mov	r1, r2
 80078aa:	2200      	movs	r2, #0
 80078ac:	602a      	str	r2, [r5, #0]
 80078ae:	461a      	mov	r2, r3
 80078b0:	f7fa f9a9 	bl	8001c06 <_lseek>
 80078b4:	1c43      	adds	r3, r0, #1
 80078b6:	d102      	bne.n	80078be <_lseek_r+0x1e>
 80078b8:	682b      	ldr	r3, [r5, #0]
 80078ba:	b103      	cbz	r3, 80078be <_lseek_r+0x1e>
 80078bc:	6023      	str	r3, [r4, #0]
 80078be:	bd38      	pop	{r3, r4, r5, pc}
 80078c0:	2000053c 	.word	0x2000053c

080078c4 <_read_r>:
 80078c4:	b538      	push	{r3, r4, r5, lr}
 80078c6:	4d07      	ldr	r5, [pc, #28]	@ (80078e4 <_read_r+0x20>)
 80078c8:	4604      	mov	r4, r0
 80078ca:	4608      	mov	r0, r1
 80078cc:	4611      	mov	r1, r2
 80078ce:	2200      	movs	r2, #0
 80078d0:	602a      	str	r2, [r5, #0]
 80078d2:	461a      	mov	r2, r3
 80078d4:	f7fa f937 	bl	8001b46 <_read>
 80078d8:	1c43      	adds	r3, r0, #1
 80078da:	d102      	bne.n	80078e2 <_read_r+0x1e>
 80078dc:	682b      	ldr	r3, [r5, #0]
 80078de:	b103      	cbz	r3, 80078e2 <_read_r+0x1e>
 80078e0:	6023      	str	r3, [r4, #0]
 80078e2:	bd38      	pop	{r3, r4, r5, pc}
 80078e4:	2000053c 	.word	0x2000053c

080078e8 <_write_r>:
 80078e8:	b538      	push	{r3, r4, r5, lr}
 80078ea:	4d07      	ldr	r5, [pc, #28]	@ (8007908 <_write_r+0x20>)
 80078ec:	4604      	mov	r4, r0
 80078ee:	4608      	mov	r0, r1
 80078f0:	4611      	mov	r1, r2
 80078f2:	2200      	movs	r2, #0
 80078f4:	602a      	str	r2, [r5, #0]
 80078f6:	461a      	mov	r2, r3
 80078f8:	f7fa f942 	bl	8001b80 <_write>
 80078fc:	1c43      	adds	r3, r0, #1
 80078fe:	d102      	bne.n	8007906 <_write_r+0x1e>
 8007900:	682b      	ldr	r3, [r5, #0]
 8007902:	b103      	cbz	r3, 8007906 <_write_r+0x1e>
 8007904:	6023      	str	r3, [r4, #0]
 8007906:	bd38      	pop	{r3, r4, r5, pc}
 8007908:	2000053c 	.word	0x2000053c

0800790c <__errno>:
 800790c:	4b01      	ldr	r3, [pc, #4]	@ (8007914 <__errno+0x8>)
 800790e:	6818      	ldr	r0, [r3, #0]
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	20000018 	.word	0x20000018

08007918 <__libc_init_array>:
 8007918:	b570      	push	{r4, r5, r6, lr}
 800791a:	4d0d      	ldr	r5, [pc, #52]	@ (8007950 <__libc_init_array+0x38>)
 800791c:	4c0d      	ldr	r4, [pc, #52]	@ (8007954 <__libc_init_array+0x3c>)
 800791e:	1b64      	subs	r4, r4, r5
 8007920:	10a4      	asrs	r4, r4, #2
 8007922:	2600      	movs	r6, #0
 8007924:	42a6      	cmp	r6, r4
 8007926:	d109      	bne.n	800793c <__libc_init_array+0x24>
 8007928:	4d0b      	ldr	r5, [pc, #44]	@ (8007958 <__libc_init_array+0x40>)
 800792a:	4c0c      	ldr	r4, [pc, #48]	@ (800795c <__libc_init_array+0x44>)
 800792c:	f002 f840 	bl	80099b0 <_init>
 8007930:	1b64      	subs	r4, r4, r5
 8007932:	10a4      	asrs	r4, r4, #2
 8007934:	2600      	movs	r6, #0
 8007936:	42a6      	cmp	r6, r4
 8007938:	d105      	bne.n	8007946 <__libc_init_array+0x2e>
 800793a:	bd70      	pop	{r4, r5, r6, pc}
 800793c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007940:	4798      	blx	r3
 8007942:	3601      	adds	r6, #1
 8007944:	e7ee      	b.n	8007924 <__libc_init_array+0xc>
 8007946:	f855 3b04 	ldr.w	r3, [r5], #4
 800794a:	4798      	blx	r3
 800794c:	3601      	adds	r6, #1
 800794e:	e7f2      	b.n	8007936 <__libc_init_array+0x1e>
 8007950:	08009eac 	.word	0x08009eac
 8007954:	08009eac 	.word	0x08009eac
 8007958:	08009eac 	.word	0x08009eac
 800795c:	08009eb0 	.word	0x08009eb0

08007960 <__retarget_lock_init_recursive>:
 8007960:	4770      	bx	lr

08007962 <__retarget_lock_acquire_recursive>:
 8007962:	4770      	bx	lr

08007964 <__retarget_lock_release_recursive>:
 8007964:	4770      	bx	lr

08007966 <quorem>:
 8007966:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800796a:	6903      	ldr	r3, [r0, #16]
 800796c:	690c      	ldr	r4, [r1, #16]
 800796e:	42a3      	cmp	r3, r4
 8007970:	4607      	mov	r7, r0
 8007972:	db7e      	blt.n	8007a72 <quorem+0x10c>
 8007974:	3c01      	subs	r4, #1
 8007976:	f101 0814 	add.w	r8, r1, #20
 800797a:	00a3      	lsls	r3, r4, #2
 800797c:	f100 0514 	add.w	r5, r0, #20
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007986:	9301      	str	r3, [sp, #4]
 8007988:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800798c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007990:	3301      	adds	r3, #1
 8007992:	429a      	cmp	r2, r3
 8007994:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007998:	fbb2 f6f3 	udiv	r6, r2, r3
 800799c:	d32e      	bcc.n	80079fc <quorem+0x96>
 800799e:	f04f 0a00 	mov.w	sl, #0
 80079a2:	46c4      	mov	ip, r8
 80079a4:	46ae      	mov	lr, r5
 80079a6:	46d3      	mov	fp, sl
 80079a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80079ac:	b298      	uxth	r0, r3
 80079ae:	fb06 a000 	mla	r0, r6, r0, sl
 80079b2:	0c02      	lsrs	r2, r0, #16
 80079b4:	0c1b      	lsrs	r3, r3, #16
 80079b6:	fb06 2303 	mla	r3, r6, r3, r2
 80079ba:	f8de 2000 	ldr.w	r2, [lr]
 80079be:	b280      	uxth	r0, r0
 80079c0:	b292      	uxth	r2, r2
 80079c2:	1a12      	subs	r2, r2, r0
 80079c4:	445a      	add	r2, fp
 80079c6:	f8de 0000 	ldr.w	r0, [lr]
 80079ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80079ce:	b29b      	uxth	r3, r3
 80079d0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80079d4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80079d8:	b292      	uxth	r2, r2
 80079da:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80079de:	45e1      	cmp	r9, ip
 80079e0:	f84e 2b04 	str.w	r2, [lr], #4
 80079e4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80079e8:	d2de      	bcs.n	80079a8 <quorem+0x42>
 80079ea:	9b00      	ldr	r3, [sp, #0]
 80079ec:	58eb      	ldr	r3, [r5, r3]
 80079ee:	b92b      	cbnz	r3, 80079fc <quorem+0x96>
 80079f0:	9b01      	ldr	r3, [sp, #4]
 80079f2:	3b04      	subs	r3, #4
 80079f4:	429d      	cmp	r5, r3
 80079f6:	461a      	mov	r2, r3
 80079f8:	d32f      	bcc.n	8007a5a <quorem+0xf4>
 80079fa:	613c      	str	r4, [r7, #16]
 80079fc:	4638      	mov	r0, r7
 80079fe:	f001 f97d 	bl	8008cfc <__mcmp>
 8007a02:	2800      	cmp	r0, #0
 8007a04:	db25      	blt.n	8007a52 <quorem+0xec>
 8007a06:	4629      	mov	r1, r5
 8007a08:	2000      	movs	r0, #0
 8007a0a:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a0e:	f8d1 c000 	ldr.w	ip, [r1]
 8007a12:	fa1f fe82 	uxth.w	lr, r2
 8007a16:	fa1f f38c 	uxth.w	r3, ip
 8007a1a:	eba3 030e 	sub.w	r3, r3, lr
 8007a1e:	4403      	add	r3, r0
 8007a20:	0c12      	lsrs	r2, r2, #16
 8007a22:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007a26:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a30:	45c1      	cmp	r9, r8
 8007a32:	f841 3b04 	str.w	r3, [r1], #4
 8007a36:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007a3a:	d2e6      	bcs.n	8007a0a <quorem+0xa4>
 8007a3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a44:	b922      	cbnz	r2, 8007a50 <quorem+0xea>
 8007a46:	3b04      	subs	r3, #4
 8007a48:	429d      	cmp	r5, r3
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	d30b      	bcc.n	8007a66 <quorem+0x100>
 8007a4e:	613c      	str	r4, [r7, #16]
 8007a50:	3601      	adds	r6, #1
 8007a52:	4630      	mov	r0, r6
 8007a54:	b003      	add	sp, #12
 8007a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a5a:	6812      	ldr	r2, [r2, #0]
 8007a5c:	3b04      	subs	r3, #4
 8007a5e:	2a00      	cmp	r2, #0
 8007a60:	d1cb      	bne.n	80079fa <quorem+0x94>
 8007a62:	3c01      	subs	r4, #1
 8007a64:	e7c6      	b.n	80079f4 <quorem+0x8e>
 8007a66:	6812      	ldr	r2, [r2, #0]
 8007a68:	3b04      	subs	r3, #4
 8007a6a:	2a00      	cmp	r2, #0
 8007a6c:	d1ef      	bne.n	8007a4e <quorem+0xe8>
 8007a6e:	3c01      	subs	r4, #1
 8007a70:	e7ea      	b.n	8007a48 <quorem+0xe2>
 8007a72:	2000      	movs	r0, #0
 8007a74:	e7ee      	b.n	8007a54 <quorem+0xee>
	...

08007a78 <_dtoa_r>:
 8007a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a7c:	69c7      	ldr	r7, [r0, #28]
 8007a7e:	b097      	sub	sp, #92	@ 0x5c
 8007a80:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007a84:	ec55 4b10 	vmov	r4, r5, d0
 8007a88:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007a8a:	9107      	str	r1, [sp, #28]
 8007a8c:	4681      	mov	r9, r0
 8007a8e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007a90:	9311      	str	r3, [sp, #68]	@ 0x44
 8007a92:	b97f      	cbnz	r7, 8007ab4 <_dtoa_r+0x3c>
 8007a94:	2010      	movs	r0, #16
 8007a96:	f000 fe09 	bl	80086ac <malloc>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	f8c9 001c 	str.w	r0, [r9, #28]
 8007aa0:	b920      	cbnz	r0, 8007aac <_dtoa_r+0x34>
 8007aa2:	4ba9      	ldr	r3, [pc, #676]	@ (8007d48 <_dtoa_r+0x2d0>)
 8007aa4:	21ef      	movs	r1, #239	@ 0xef
 8007aa6:	48a9      	ldr	r0, [pc, #676]	@ (8007d4c <_dtoa_r+0x2d4>)
 8007aa8:	f001 fcd0 	bl	800944c <__assert_func>
 8007aac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007ab0:	6007      	str	r7, [r0, #0]
 8007ab2:	60c7      	str	r7, [r0, #12]
 8007ab4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ab8:	6819      	ldr	r1, [r3, #0]
 8007aba:	b159      	cbz	r1, 8007ad4 <_dtoa_r+0x5c>
 8007abc:	685a      	ldr	r2, [r3, #4]
 8007abe:	604a      	str	r2, [r1, #4]
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	4093      	lsls	r3, r2
 8007ac4:	608b      	str	r3, [r1, #8]
 8007ac6:	4648      	mov	r0, r9
 8007ac8:	f000 fee6 	bl	8008898 <_Bfree>
 8007acc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	601a      	str	r2, [r3, #0]
 8007ad4:	1e2b      	subs	r3, r5, #0
 8007ad6:	bfb9      	ittee	lt
 8007ad8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007adc:	9305      	strlt	r3, [sp, #20]
 8007ade:	2300      	movge	r3, #0
 8007ae0:	6033      	strge	r3, [r6, #0]
 8007ae2:	9f05      	ldr	r7, [sp, #20]
 8007ae4:	4b9a      	ldr	r3, [pc, #616]	@ (8007d50 <_dtoa_r+0x2d8>)
 8007ae6:	bfbc      	itt	lt
 8007ae8:	2201      	movlt	r2, #1
 8007aea:	6032      	strlt	r2, [r6, #0]
 8007aec:	43bb      	bics	r3, r7
 8007aee:	d112      	bne.n	8007b16 <_dtoa_r+0x9e>
 8007af0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007af2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007af6:	6013      	str	r3, [r2, #0]
 8007af8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007afc:	4323      	orrs	r3, r4
 8007afe:	f000 855a 	beq.w	80085b6 <_dtoa_r+0xb3e>
 8007b02:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b04:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007d64 <_dtoa_r+0x2ec>
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 855c 	beq.w	80085c6 <_dtoa_r+0xb4e>
 8007b0e:	f10a 0303 	add.w	r3, sl, #3
 8007b12:	f000 bd56 	b.w	80085c2 <_dtoa_r+0xb4a>
 8007b16:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	ec51 0b17 	vmov	r0, r1, d7
 8007b20:	2300      	movs	r3, #0
 8007b22:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007b26:	f7f8 ffcf 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b2a:	4680      	mov	r8, r0
 8007b2c:	b158      	cbz	r0, 8007b46 <_dtoa_r+0xce>
 8007b2e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007b30:	2301      	movs	r3, #1
 8007b32:	6013      	str	r3, [r2, #0]
 8007b34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b36:	b113      	cbz	r3, 8007b3e <_dtoa_r+0xc6>
 8007b38:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007b3a:	4b86      	ldr	r3, [pc, #536]	@ (8007d54 <_dtoa_r+0x2dc>)
 8007b3c:	6013      	str	r3, [r2, #0]
 8007b3e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007d68 <_dtoa_r+0x2f0>
 8007b42:	f000 bd40 	b.w	80085c6 <_dtoa_r+0xb4e>
 8007b46:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007b4a:	aa14      	add	r2, sp, #80	@ 0x50
 8007b4c:	a915      	add	r1, sp, #84	@ 0x54
 8007b4e:	4648      	mov	r0, r9
 8007b50:	f001 f984 	bl	8008e5c <__d2b>
 8007b54:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007b58:	9002      	str	r0, [sp, #8]
 8007b5a:	2e00      	cmp	r6, #0
 8007b5c:	d078      	beq.n	8007c50 <_dtoa_r+0x1d8>
 8007b5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b60:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007b64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007b6c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007b70:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007b74:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007b78:	4619      	mov	r1, r3
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	4b76      	ldr	r3, [pc, #472]	@ (8007d58 <_dtoa_r+0x2e0>)
 8007b7e:	f7f8 fb83 	bl	8000288 <__aeabi_dsub>
 8007b82:	a36b      	add	r3, pc, #428	@ (adr r3, 8007d30 <_dtoa_r+0x2b8>)
 8007b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b88:	f7f8 fd36 	bl	80005f8 <__aeabi_dmul>
 8007b8c:	a36a      	add	r3, pc, #424	@ (adr r3, 8007d38 <_dtoa_r+0x2c0>)
 8007b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b92:	f7f8 fb7b 	bl	800028c <__adddf3>
 8007b96:	4604      	mov	r4, r0
 8007b98:	4630      	mov	r0, r6
 8007b9a:	460d      	mov	r5, r1
 8007b9c:	f7f8 fcc2 	bl	8000524 <__aeabi_i2d>
 8007ba0:	a367      	add	r3, pc, #412	@ (adr r3, 8007d40 <_dtoa_r+0x2c8>)
 8007ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba6:	f7f8 fd27 	bl	80005f8 <__aeabi_dmul>
 8007baa:	4602      	mov	r2, r0
 8007bac:	460b      	mov	r3, r1
 8007bae:	4620      	mov	r0, r4
 8007bb0:	4629      	mov	r1, r5
 8007bb2:	f7f8 fb6b 	bl	800028c <__adddf3>
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	460d      	mov	r5, r1
 8007bba:	f7f8 ffcd 	bl	8000b58 <__aeabi_d2iz>
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	4607      	mov	r7, r0
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	4629      	mov	r1, r5
 8007bc8:	f7f8 ff88 	bl	8000adc <__aeabi_dcmplt>
 8007bcc:	b140      	cbz	r0, 8007be0 <_dtoa_r+0x168>
 8007bce:	4638      	mov	r0, r7
 8007bd0:	f7f8 fca8 	bl	8000524 <__aeabi_i2d>
 8007bd4:	4622      	mov	r2, r4
 8007bd6:	462b      	mov	r3, r5
 8007bd8:	f7f8 ff76 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bdc:	b900      	cbnz	r0, 8007be0 <_dtoa_r+0x168>
 8007bde:	3f01      	subs	r7, #1
 8007be0:	2f16      	cmp	r7, #22
 8007be2:	d852      	bhi.n	8007c8a <_dtoa_r+0x212>
 8007be4:	4b5d      	ldr	r3, [pc, #372]	@ (8007d5c <_dtoa_r+0x2e4>)
 8007be6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007bf2:	f7f8 ff73 	bl	8000adc <__aeabi_dcmplt>
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	d049      	beq.n	8007c8e <_dtoa_r+0x216>
 8007bfa:	3f01      	subs	r7, #1
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c00:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c02:	1b9b      	subs	r3, r3, r6
 8007c04:	1e5a      	subs	r2, r3, #1
 8007c06:	bf45      	ittet	mi
 8007c08:	f1c3 0301 	rsbmi	r3, r3, #1
 8007c0c:	9300      	strmi	r3, [sp, #0]
 8007c0e:	2300      	movpl	r3, #0
 8007c10:	2300      	movmi	r3, #0
 8007c12:	9206      	str	r2, [sp, #24]
 8007c14:	bf54      	ite	pl
 8007c16:	9300      	strpl	r3, [sp, #0]
 8007c18:	9306      	strmi	r3, [sp, #24]
 8007c1a:	2f00      	cmp	r7, #0
 8007c1c:	db39      	blt.n	8007c92 <_dtoa_r+0x21a>
 8007c1e:	9b06      	ldr	r3, [sp, #24]
 8007c20:	970d      	str	r7, [sp, #52]	@ 0x34
 8007c22:	443b      	add	r3, r7
 8007c24:	9306      	str	r3, [sp, #24]
 8007c26:	2300      	movs	r3, #0
 8007c28:	9308      	str	r3, [sp, #32]
 8007c2a:	9b07      	ldr	r3, [sp, #28]
 8007c2c:	2b09      	cmp	r3, #9
 8007c2e:	d863      	bhi.n	8007cf8 <_dtoa_r+0x280>
 8007c30:	2b05      	cmp	r3, #5
 8007c32:	bfc4      	itt	gt
 8007c34:	3b04      	subgt	r3, #4
 8007c36:	9307      	strgt	r3, [sp, #28]
 8007c38:	9b07      	ldr	r3, [sp, #28]
 8007c3a:	f1a3 0302 	sub.w	r3, r3, #2
 8007c3e:	bfcc      	ite	gt
 8007c40:	2400      	movgt	r4, #0
 8007c42:	2401      	movle	r4, #1
 8007c44:	2b03      	cmp	r3, #3
 8007c46:	d863      	bhi.n	8007d10 <_dtoa_r+0x298>
 8007c48:	e8df f003 	tbb	[pc, r3]
 8007c4c:	2b375452 	.word	0x2b375452
 8007c50:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007c54:	441e      	add	r6, r3
 8007c56:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007c5a:	2b20      	cmp	r3, #32
 8007c5c:	bfc1      	itttt	gt
 8007c5e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007c62:	409f      	lslgt	r7, r3
 8007c64:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007c68:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007c6c:	bfd6      	itet	le
 8007c6e:	f1c3 0320 	rsble	r3, r3, #32
 8007c72:	ea47 0003 	orrgt.w	r0, r7, r3
 8007c76:	fa04 f003 	lslle.w	r0, r4, r3
 8007c7a:	f7f8 fc43 	bl	8000504 <__aeabi_ui2d>
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007c84:	3e01      	subs	r6, #1
 8007c86:	9212      	str	r2, [sp, #72]	@ 0x48
 8007c88:	e776      	b.n	8007b78 <_dtoa_r+0x100>
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e7b7      	b.n	8007bfe <_dtoa_r+0x186>
 8007c8e:	9010      	str	r0, [sp, #64]	@ 0x40
 8007c90:	e7b6      	b.n	8007c00 <_dtoa_r+0x188>
 8007c92:	9b00      	ldr	r3, [sp, #0]
 8007c94:	1bdb      	subs	r3, r3, r7
 8007c96:	9300      	str	r3, [sp, #0]
 8007c98:	427b      	negs	r3, r7
 8007c9a:	9308      	str	r3, [sp, #32]
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007ca0:	e7c3      	b.n	8007c2a <_dtoa_r+0x1b2>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ca6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ca8:	eb07 0b03 	add.w	fp, r7, r3
 8007cac:	f10b 0301 	add.w	r3, fp, #1
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	9303      	str	r3, [sp, #12]
 8007cb4:	bfb8      	it	lt
 8007cb6:	2301      	movlt	r3, #1
 8007cb8:	e006      	b.n	8007cc8 <_dtoa_r+0x250>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	dd28      	ble.n	8007d16 <_dtoa_r+0x29e>
 8007cc4:	469b      	mov	fp, r3
 8007cc6:	9303      	str	r3, [sp, #12]
 8007cc8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007ccc:	2100      	movs	r1, #0
 8007cce:	2204      	movs	r2, #4
 8007cd0:	f102 0514 	add.w	r5, r2, #20
 8007cd4:	429d      	cmp	r5, r3
 8007cd6:	d926      	bls.n	8007d26 <_dtoa_r+0x2ae>
 8007cd8:	6041      	str	r1, [r0, #4]
 8007cda:	4648      	mov	r0, r9
 8007cdc:	f000 fd9c 	bl	8008818 <_Balloc>
 8007ce0:	4682      	mov	sl, r0
 8007ce2:	2800      	cmp	r0, #0
 8007ce4:	d142      	bne.n	8007d6c <_dtoa_r+0x2f4>
 8007ce6:	4b1e      	ldr	r3, [pc, #120]	@ (8007d60 <_dtoa_r+0x2e8>)
 8007ce8:	4602      	mov	r2, r0
 8007cea:	f240 11af 	movw	r1, #431	@ 0x1af
 8007cee:	e6da      	b.n	8007aa6 <_dtoa_r+0x2e>
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	e7e3      	b.n	8007cbc <_dtoa_r+0x244>
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	e7d5      	b.n	8007ca4 <_dtoa_r+0x22c>
 8007cf8:	2401      	movs	r4, #1
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	9307      	str	r3, [sp, #28]
 8007cfe:	9409      	str	r4, [sp, #36]	@ 0x24
 8007d00:	f04f 3bff 	mov.w	fp, #4294967295
 8007d04:	2200      	movs	r2, #0
 8007d06:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d0a:	2312      	movs	r3, #18
 8007d0c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007d0e:	e7db      	b.n	8007cc8 <_dtoa_r+0x250>
 8007d10:	2301      	movs	r3, #1
 8007d12:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d14:	e7f4      	b.n	8007d00 <_dtoa_r+0x288>
 8007d16:	f04f 0b01 	mov.w	fp, #1
 8007d1a:	f8cd b00c 	str.w	fp, [sp, #12]
 8007d1e:	465b      	mov	r3, fp
 8007d20:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007d24:	e7d0      	b.n	8007cc8 <_dtoa_r+0x250>
 8007d26:	3101      	adds	r1, #1
 8007d28:	0052      	lsls	r2, r2, #1
 8007d2a:	e7d1      	b.n	8007cd0 <_dtoa_r+0x258>
 8007d2c:	f3af 8000 	nop.w
 8007d30:	636f4361 	.word	0x636f4361
 8007d34:	3fd287a7 	.word	0x3fd287a7
 8007d38:	8b60c8b3 	.word	0x8b60c8b3
 8007d3c:	3fc68a28 	.word	0x3fc68a28
 8007d40:	509f79fb 	.word	0x509f79fb
 8007d44:	3fd34413 	.word	0x3fd34413
 8007d48:	08009b39 	.word	0x08009b39
 8007d4c:	08009b50 	.word	0x08009b50
 8007d50:	7ff00000 	.word	0x7ff00000
 8007d54:	08009b09 	.word	0x08009b09
 8007d58:	3ff80000 	.word	0x3ff80000
 8007d5c:	08009ca0 	.word	0x08009ca0
 8007d60:	08009ba8 	.word	0x08009ba8
 8007d64:	08009b35 	.word	0x08009b35
 8007d68:	08009b08 	.word	0x08009b08
 8007d6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007d70:	6018      	str	r0, [r3, #0]
 8007d72:	9b03      	ldr	r3, [sp, #12]
 8007d74:	2b0e      	cmp	r3, #14
 8007d76:	f200 80a1 	bhi.w	8007ebc <_dtoa_r+0x444>
 8007d7a:	2c00      	cmp	r4, #0
 8007d7c:	f000 809e 	beq.w	8007ebc <_dtoa_r+0x444>
 8007d80:	2f00      	cmp	r7, #0
 8007d82:	dd33      	ble.n	8007dec <_dtoa_r+0x374>
 8007d84:	4b9c      	ldr	r3, [pc, #624]	@ (8007ff8 <_dtoa_r+0x580>)
 8007d86:	f007 020f 	and.w	r2, r7, #15
 8007d8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007d8e:	ed93 7b00 	vldr	d7, [r3]
 8007d92:	05f8      	lsls	r0, r7, #23
 8007d94:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007d98:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007d9c:	d516      	bpl.n	8007dcc <_dtoa_r+0x354>
 8007d9e:	4b97      	ldr	r3, [pc, #604]	@ (8007ffc <_dtoa_r+0x584>)
 8007da0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007da4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007da8:	f7f8 fd50 	bl	800084c <__aeabi_ddiv>
 8007dac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007db0:	f004 040f 	and.w	r4, r4, #15
 8007db4:	2603      	movs	r6, #3
 8007db6:	4d91      	ldr	r5, [pc, #580]	@ (8007ffc <_dtoa_r+0x584>)
 8007db8:	b954      	cbnz	r4, 8007dd0 <_dtoa_r+0x358>
 8007dba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007dbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dc2:	f7f8 fd43 	bl	800084c <__aeabi_ddiv>
 8007dc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007dca:	e028      	b.n	8007e1e <_dtoa_r+0x3a6>
 8007dcc:	2602      	movs	r6, #2
 8007dce:	e7f2      	b.n	8007db6 <_dtoa_r+0x33e>
 8007dd0:	07e1      	lsls	r1, r4, #31
 8007dd2:	d508      	bpl.n	8007de6 <_dtoa_r+0x36e>
 8007dd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007dd8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ddc:	f7f8 fc0c 	bl	80005f8 <__aeabi_dmul>
 8007de0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007de4:	3601      	adds	r6, #1
 8007de6:	1064      	asrs	r4, r4, #1
 8007de8:	3508      	adds	r5, #8
 8007dea:	e7e5      	b.n	8007db8 <_dtoa_r+0x340>
 8007dec:	f000 80af 	beq.w	8007f4e <_dtoa_r+0x4d6>
 8007df0:	427c      	negs	r4, r7
 8007df2:	4b81      	ldr	r3, [pc, #516]	@ (8007ff8 <_dtoa_r+0x580>)
 8007df4:	4d81      	ldr	r5, [pc, #516]	@ (8007ffc <_dtoa_r+0x584>)
 8007df6:	f004 020f 	and.w	r2, r4, #15
 8007dfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e02:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e06:	f7f8 fbf7 	bl	80005f8 <__aeabi_dmul>
 8007e0a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e0e:	1124      	asrs	r4, r4, #4
 8007e10:	2300      	movs	r3, #0
 8007e12:	2602      	movs	r6, #2
 8007e14:	2c00      	cmp	r4, #0
 8007e16:	f040 808f 	bne.w	8007f38 <_dtoa_r+0x4c0>
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1d3      	bne.n	8007dc6 <_dtoa_r+0x34e>
 8007e1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007e20:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	f000 8094 	beq.w	8007f52 <_dtoa_r+0x4da>
 8007e2a:	4b75      	ldr	r3, [pc, #468]	@ (8008000 <_dtoa_r+0x588>)
 8007e2c:	2200      	movs	r2, #0
 8007e2e:	4620      	mov	r0, r4
 8007e30:	4629      	mov	r1, r5
 8007e32:	f7f8 fe53 	bl	8000adc <__aeabi_dcmplt>
 8007e36:	2800      	cmp	r0, #0
 8007e38:	f000 808b 	beq.w	8007f52 <_dtoa_r+0x4da>
 8007e3c:	9b03      	ldr	r3, [sp, #12]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	f000 8087 	beq.w	8007f52 <_dtoa_r+0x4da>
 8007e44:	f1bb 0f00 	cmp.w	fp, #0
 8007e48:	dd34      	ble.n	8007eb4 <_dtoa_r+0x43c>
 8007e4a:	4620      	mov	r0, r4
 8007e4c:	4b6d      	ldr	r3, [pc, #436]	@ (8008004 <_dtoa_r+0x58c>)
 8007e4e:	2200      	movs	r2, #0
 8007e50:	4629      	mov	r1, r5
 8007e52:	f7f8 fbd1 	bl	80005f8 <__aeabi_dmul>
 8007e56:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e5a:	f107 38ff 	add.w	r8, r7, #4294967295
 8007e5e:	3601      	adds	r6, #1
 8007e60:	465c      	mov	r4, fp
 8007e62:	4630      	mov	r0, r6
 8007e64:	f7f8 fb5e 	bl	8000524 <__aeabi_i2d>
 8007e68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e6c:	f7f8 fbc4 	bl	80005f8 <__aeabi_dmul>
 8007e70:	4b65      	ldr	r3, [pc, #404]	@ (8008008 <_dtoa_r+0x590>)
 8007e72:	2200      	movs	r2, #0
 8007e74:	f7f8 fa0a 	bl	800028c <__adddf3>
 8007e78:	4605      	mov	r5, r0
 8007e7a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007e7e:	2c00      	cmp	r4, #0
 8007e80:	d16a      	bne.n	8007f58 <_dtoa_r+0x4e0>
 8007e82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e86:	4b61      	ldr	r3, [pc, #388]	@ (800800c <_dtoa_r+0x594>)
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f7f8 f9fd 	bl	8000288 <__aeabi_dsub>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e96:	462a      	mov	r2, r5
 8007e98:	4633      	mov	r3, r6
 8007e9a:	f7f8 fe3d 	bl	8000b18 <__aeabi_dcmpgt>
 8007e9e:	2800      	cmp	r0, #0
 8007ea0:	f040 8298 	bne.w	80083d4 <_dtoa_r+0x95c>
 8007ea4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ea8:	462a      	mov	r2, r5
 8007eaa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007eae:	f7f8 fe15 	bl	8000adc <__aeabi_dcmplt>
 8007eb2:	bb38      	cbnz	r0, 8007f04 <_dtoa_r+0x48c>
 8007eb4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007eb8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007ebc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	f2c0 8157 	blt.w	8008172 <_dtoa_r+0x6fa>
 8007ec4:	2f0e      	cmp	r7, #14
 8007ec6:	f300 8154 	bgt.w	8008172 <_dtoa_r+0x6fa>
 8007eca:	4b4b      	ldr	r3, [pc, #300]	@ (8007ff8 <_dtoa_r+0x580>)
 8007ecc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007ed0:	ed93 7b00 	vldr	d7, [r3]
 8007ed4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	ed8d 7b00 	vstr	d7, [sp]
 8007edc:	f280 80e5 	bge.w	80080aa <_dtoa_r+0x632>
 8007ee0:	9b03      	ldr	r3, [sp, #12]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f300 80e1 	bgt.w	80080aa <_dtoa_r+0x632>
 8007ee8:	d10c      	bne.n	8007f04 <_dtoa_r+0x48c>
 8007eea:	4b48      	ldr	r3, [pc, #288]	@ (800800c <_dtoa_r+0x594>)
 8007eec:	2200      	movs	r2, #0
 8007eee:	ec51 0b17 	vmov	r0, r1, d7
 8007ef2:	f7f8 fb81 	bl	80005f8 <__aeabi_dmul>
 8007ef6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007efa:	f7f8 fe03 	bl	8000b04 <__aeabi_dcmpge>
 8007efe:	2800      	cmp	r0, #0
 8007f00:	f000 8266 	beq.w	80083d0 <_dtoa_r+0x958>
 8007f04:	2400      	movs	r4, #0
 8007f06:	4625      	mov	r5, r4
 8007f08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f0a:	4656      	mov	r6, sl
 8007f0c:	ea6f 0803 	mvn.w	r8, r3
 8007f10:	2700      	movs	r7, #0
 8007f12:	4621      	mov	r1, r4
 8007f14:	4648      	mov	r0, r9
 8007f16:	f000 fcbf 	bl	8008898 <_Bfree>
 8007f1a:	2d00      	cmp	r5, #0
 8007f1c:	f000 80bd 	beq.w	800809a <_dtoa_r+0x622>
 8007f20:	b12f      	cbz	r7, 8007f2e <_dtoa_r+0x4b6>
 8007f22:	42af      	cmp	r7, r5
 8007f24:	d003      	beq.n	8007f2e <_dtoa_r+0x4b6>
 8007f26:	4639      	mov	r1, r7
 8007f28:	4648      	mov	r0, r9
 8007f2a:	f000 fcb5 	bl	8008898 <_Bfree>
 8007f2e:	4629      	mov	r1, r5
 8007f30:	4648      	mov	r0, r9
 8007f32:	f000 fcb1 	bl	8008898 <_Bfree>
 8007f36:	e0b0      	b.n	800809a <_dtoa_r+0x622>
 8007f38:	07e2      	lsls	r2, r4, #31
 8007f3a:	d505      	bpl.n	8007f48 <_dtoa_r+0x4d0>
 8007f3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007f40:	f7f8 fb5a 	bl	80005f8 <__aeabi_dmul>
 8007f44:	3601      	adds	r6, #1
 8007f46:	2301      	movs	r3, #1
 8007f48:	1064      	asrs	r4, r4, #1
 8007f4a:	3508      	adds	r5, #8
 8007f4c:	e762      	b.n	8007e14 <_dtoa_r+0x39c>
 8007f4e:	2602      	movs	r6, #2
 8007f50:	e765      	b.n	8007e1e <_dtoa_r+0x3a6>
 8007f52:	9c03      	ldr	r4, [sp, #12]
 8007f54:	46b8      	mov	r8, r7
 8007f56:	e784      	b.n	8007e62 <_dtoa_r+0x3ea>
 8007f58:	4b27      	ldr	r3, [pc, #156]	@ (8007ff8 <_dtoa_r+0x580>)
 8007f5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f64:	4454      	add	r4, sl
 8007f66:	2900      	cmp	r1, #0
 8007f68:	d054      	beq.n	8008014 <_dtoa_r+0x59c>
 8007f6a:	4929      	ldr	r1, [pc, #164]	@ (8008010 <_dtoa_r+0x598>)
 8007f6c:	2000      	movs	r0, #0
 8007f6e:	f7f8 fc6d 	bl	800084c <__aeabi_ddiv>
 8007f72:	4633      	mov	r3, r6
 8007f74:	462a      	mov	r2, r5
 8007f76:	f7f8 f987 	bl	8000288 <__aeabi_dsub>
 8007f7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007f7e:	4656      	mov	r6, sl
 8007f80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f84:	f7f8 fde8 	bl	8000b58 <__aeabi_d2iz>
 8007f88:	4605      	mov	r5, r0
 8007f8a:	f7f8 facb 	bl	8000524 <__aeabi_i2d>
 8007f8e:	4602      	mov	r2, r0
 8007f90:	460b      	mov	r3, r1
 8007f92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f96:	f7f8 f977 	bl	8000288 <__aeabi_dsub>
 8007f9a:	3530      	adds	r5, #48	@ 0x30
 8007f9c:	4602      	mov	r2, r0
 8007f9e:	460b      	mov	r3, r1
 8007fa0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007fa4:	f806 5b01 	strb.w	r5, [r6], #1
 8007fa8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fac:	f7f8 fd96 	bl	8000adc <__aeabi_dcmplt>
 8007fb0:	2800      	cmp	r0, #0
 8007fb2:	d172      	bne.n	800809a <_dtoa_r+0x622>
 8007fb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fb8:	4911      	ldr	r1, [pc, #68]	@ (8008000 <_dtoa_r+0x588>)
 8007fba:	2000      	movs	r0, #0
 8007fbc:	f7f8 f964 	bl	8000288 <__aeabi_dsub>
 8007fc0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007fc4:	f7f8 fd8a 	bl	8000adc <__aeabi_dcmplt>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	f040 80b4 	bne.w	8008136 <_dtoa_r+0x6be>
 8007fce:	42a6      	cmp	r6, r4
 8007fd0:	f43f af70 	beq.w	8007eb4 <_dtoa_r+0x43c>
 8007fd4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8008004 <_dtoa_r+0x58c>)
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f7f8 fb0c 	bl	80005f8 <__aeabi_dmul>
 8007fe0:	4b08      	ldr	r3, [pc, #32]	@ (8008004 <_dtoa_r+0x58c>)
 8007fe2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fec:	f7f8 fb04 	bl	80005f8 <__aeabi_dmul>
 8007ff0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ff4:	e7c4      	b.n	8007f80 <_dtoa_r+0x508>
 8007ff6:	bf00      	nop
 8007ff8:	08009ca0 	.word	0x08009ca0
 8007ffc:	08009c78 	.word	0x08009c78
 8008000:	3ff00000 	.word	0x3ff00000
 8008004:	40240000 	.word	0x40240000
 8008008:	401c0000 	.word	0x401c0000
 800800c:	40140000 	.word	0x40140000
 8008010:	3fe00000 	.word	0x3fe00000
 8008014:	4631      	mov	r1, r6
 8008016:	4628      	mov	r0, r5
 8008018:	f7f8 faee 	bl	80005f8 <__aeabi_dmul>
 800801c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008020:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008022:	4656      	mov	r6, sl
 8008024:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008028:	f7f8 fd96 	bl	8000b58 <__aeabi_d2iz>
 800802c:	4605      	mov	r5, r0
 800802e:	f7f8 fa79 	bl	8000524 <__aeabi_i2d>
 8008032:	4602      	mov	r2, r0
 8008034:	460b      	mov	r3, r1
 8008036:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800803a:	f7f8 f925 	bl	8000288 <__aeabi_dsub>
 800803e:	3530      	adds	r5, #48	@ 0x30
 8008040:	f806 5b01 	strb.w	r5, [r6], #1
 8008044:	4602      	mov	r2, r0
 8008046:	460b      	mov	r3, r1
 8008048:	42a6      	cmp	r6, r4
 800804a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800804e:	f04f 0200 	mov.w	r2, #0
 8008052:	d124      	bne.n	800809e <_dtoa_r+0x626>
 8008054:	4baf      	ldr	r3, [pc, #700]	@ (8008314 <_dtoa_r+0x89c>)
 8008056:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800805a:	f7f8 f917 	bl	800028c <__adddf3>
 800805e:	4602      	mov	r2, r0
 8008060:	460b      	mov	r3, r1
 8008062:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008066:	f7f8 fd57 	bl	8000b18 <__aeabi_dcmpgt>
 800806a:	2800      	cmp	r0, #0
 800806c:	d163      	bne.n	8008136 <_dtoa_r+0x6be>
 800806e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008072:	49a8      	ldr	r1, [pc, #672]	@ (8008314 <_dtoa_r+0x89c>)
 8008074:	2000      	movs	r0, #0
 8008076:	f7f8 f907 	bl	8000288 <__aeabi_dsub>
 800807a:	4602      	mov	r2, r0
 800807c:	460b      	mov	r3, r1
 800807e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008082:	f7f8 fd2b 	bl	8000adc <__aeabi_dcmplt>
 8008086:	2800      	cmp	r0, #0
 8008088:	f43f af14 	beq.w	8007eb4 <_dtoa_r+0x43c>
 800808c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800808e:	1e73      	subs	r3, r6, #1
 8008090:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008092:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008096:	2b30      	cmp	r3, #48	@ 0x30
 8008098:	d0f8      	beq.n	800808c <_dtoa_r+0x614>
 800809a:	4647      	mov	r7, r8
 800809c:	e03b      	b.n	8008116 <_dtoa_r+0x69e>
 800809e:	4b9e      	ldr	r3, [pc, #632]	@ (8008318 <_dtoa_r+0x8a0>)
 80080a0:	f7f8 faaa 	bl	80005f8 <__aeabi_dmul>
 80080a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080a8:	e7bc      	b.n	8008024 <_dtoa_r+0x5ac>
 80080aa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80080ae:	4656      	mov	r6, sl
 80080b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080b4:	4620      	mov	r0, r4
 80080b6:	4629      	mov	r1, r5
 80080b8:	f7f8 fbc8 	bl	800084c <__aeabi_ddiv>
 80080bc:	f7f8 fd4c 	bl	8000b58 <__aeabi_d2iz>
 80080c0:	4680      	mov	r8, r0
 80080c2:	f7f8 fa2f 	bl	8000524 <__aeabi_i2d>
 80080c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080ca:	f7f8 fa95 	bl	80005f8 <__aeabi_dmul>
 80080ce:	4602      	mov	r2, r0
 80080d0:	460b      	mov	r3, r1
 80080d2:	4620      	mov	r0, r4
 80080d4:	4629      	mov	r1, r5
 80080d6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80080da:	f7f8 f8d5 	bl	8000288 <__aeabi_dsub>
 80080de:	f806 4b01 	strb.w	r4, [r6], #1
 80080e2:	9d03      	ldr	r5, [sp, #12]
 80080e4:	eba6 040a 	sub.w	r4, r6, sl
 80080e8:	42a5      	cmp	r5, r4
 80080ea:	4602      	mov	r2, r0
 80080ec:	460b      	mov	r3, r1
 80080ee:	d133      	bne.n	8008158 <_dtoa_r+0x6e0>
 80080f0:	f7f8 f8cc 	bl	800028c <__adddf3>
 80080f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080f8:	4604      	mov	r4, r0
 80080fa:	460d      	mov	r5, r1
 80080fc:	f7f8 fd0c 	bl	8000b18 <__aeabi_dcmpgt>
 8008100:	b9c0      	cbnz	r0, 8008134 <_dtoa_r+0x6bc>
 8008102:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008106:	4620      	mov	r0, r4
 8008108:	4629      	mov	r1, r5
 800810a:	f7f8 fcdd 	bl	8000ac8 <__aeabi_dcmpeq>
 800810e:	b110      	cbz	r0, 8008116 <_dtoa_r+0x69e>
 8008110:	f018 0f01 	tst.w	r8, #1
 8008114:	d10e      	bne.n	8008134 <_dtoa_r+0x6bc>
 8008116:	9902      	ldr	r1, [sp, #8]
 8008118:	4648      	mov	r0, r9
 800811a:	f000 fbbd 	bl	8008898 <_Bfree>
 800811e:	2300      	movs	r3, #0
 8008120:	7033      	strb	r3, [r6, #0]
 8008122:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008124:	3701      	adds	r7, #1
 8008126:	601f      	str	r7, [r3, #0]
 8008128:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800812a:	2b00      	cmp	r3, #0
 800812c:	f000 824b 	beq.w	80085c6 <_dtoa_r+0xb4e>
 8008130:	601e      	str	r6, [r3, #0]
 8008132:	e248      	b.n	80085c6 <_dtoa_r+0xb4e>
 8008134:	46b8      	mov	r8, r7
 8008136:	4633      	mov	r3, r6
 8008138:	461e      	mov	r6, r3
 800813a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800813e:	2a39      	cmp	r2, #57	@ 0x39
 8008140:	d106      	bne.n	8008150 <_dtoa_r+0x6d8>
 8008142:	459a      	cmp	sl, r3
 8008144:	d1f8      	bne.n	8008138 <_dtoa_r+0x6c0>
 8008146:	2230      	movs	r2, #48	@ 0x30
 8008148:	f108 0801 	add.w	r8, r8, #1
 800814c:	f88a 2000 	strb.w	r2, [sl]
 8008150:	781a      	ldrb	r2, [r3, #0]
 8008152:	3201      	adds	r2, #1
 8008154:	701a      	strb	r2, [r3, #0]
 8008156:	e7a0      	b.n	800809a <_dtoa_r+0x622>
 8008158:	4b6f      	ldr	r3, [pc, #444]	@ (8008318 <_dtoa_r+0x8a0>)
 800815a:	2200      	movs	r2, #0
 800815c:	f7f8 fa4c 	bl	80005f8 <__aeabi_dmul>
 8008160:	2200      	movs	r2, #0
 8008162:	2300      	movs	r3, #0
 8008164:	4604      	mov	r4, r0
 8008166:	460d      	mov	r5, r1
 8008168:	f7f8 fcae 	bl	8000ac8 <__aeabi_dcmpeq>
 800816c:	2800      	cmp	r0, #0
 800816e:	d09f      	beq.n	80080b0 <_dtoa_r+0x638>
 8008170:	e7d1      	b.n	8008116 <_dtoa_r+0x69e>
 8008172:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008174:	2a00      	cmp	r2, #0
 8008176:	f000 80ea 	beq.w	800834e <_dtoa_r+0x8d6>
 800817a:	9a07      	ldr	r2, [sp, #28]
 800817c:	2a01      	cmp	r2, #1
 800817e:	f300 80cd 	bgt.w	800831c <_dtoa_r+0x8a4>
 8008182:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008184:	2a00      	cmp	r2, #0
 8008186:	f000 80c1 	beq.w	800830c <_dtoa_r+0x894>
 800818a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800818e:	9c08      	ldr	r4, [sp, #32]
 8008190:	9e00      	ldr	r6, [sp, #0]
 8008192:	9a00      	ldr	r2, [sp, #0]
 8008194:	441a      	add	r2, r3
 8008196:	9200      	str	r2, [sp, #0]
 8008198:	9a06      	ldr	r2, [sp, #24]
 800819a:	2101      	movs	r1, #1
 800819c:	441a      	add	r2, r3
 800819e:	4648      	mov	r0, r9
 80081a0:	9206      	str	r2, [sp, #24]
 80081a2:	f000 fc2d 	bl	8008a00 <__i2b>
 80081a6:	4605      	mov	r5, r0
 80081a8:	b166      	cbz	r6, 80081c4 <_dtoa_r+0x74c>
 80081aa:	9b06      	ldr	r3, [sp, #24]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	dd09      	ble.n	80081c4 <_dtoa_r+0x74c>
 80081b0:	42b3      	cmp	r3, r6
 80081b2:	9a00      	ldr	r2, [sp, #0]
 80081b4:	bfa8      	it	ge
 80081b6:	4633      	movge	r3, r6
 80081b8:	1ad2      	subs	r2, r2, r3
 80081ba:	9200      	str	r2, [sp, #0]
 80081bc:	9a06      	ldr	r2, [sp, #24]
 80081be:	1af6      	subs	r6, r6, r3
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	9306      	str	r3, [sp, #24]
 80081c4:	9b08      	ldr	r3, [sp, #32]
 80081c6:	b30b      	cbz	r3, 800820c <_dtoa_r+0x794>
 80081c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	f000 80c6 	beq.w	800835c <_dtoa_r+0x8e4>
 80081d0:	2c00      	cmp	r4, #0
 80081d2:	f000 80c0 	beq.w	8008356 <_dtoa_r+0x8de>
 80081d6:	4629      	mov	r1, r5
 80081d8:	4622      	mov	r2, r4
 80081da:	4648      	mov	r0, r9
 80081dc:	f000 fcc8 	bl	8008b70 <__pow5mult>
 80081e0:	9a02      	ldr	r2, [sp, #8]
 80081e2:	4601      	mov	r1, r0
 80081e4:	4605      	mov	r5, r0
 80081e6:	4648      	mov	r0, r9
 80081e8:	f000 fc20 	bl	8008a2c <__multiply>
 80081ec:	9902      	ldr	r1, [sp, #8]
 80081ee:	4680      	mov	r8, r0
 80081f0:	4648      	mov	r0, r9
 80081f2:	f000 fb51 	bl	8008898 <_Bfree>
 80081f6:	9b08      	ldr	r3, [sp, #32]
 80081f8:	1b1b      	subs	r3, r3, r4
 80081fa:	9308      	str	r3, [sp, #32]
 80081fc:	f000 80b1 	beq.w	8008362 <_dtoa_r+0x8ea>
 8008200:	9a08      	ldr	r2, [sp, #32]
 8008202:	4641      	mov	r1, r8
 8008204:	4648      	mov	r0, r9
 8008206:	f000 fcb3 	bl	8008b70 <__pow5mult>
 800820a:	9002      	str	r0, [sp, #8]
 800820c:	2101      	movs	r1, #1
 800820e:	4648      	mov	r0, r9
 8008210:	f000 fbf6 	bl	8008a00 <__i2b>
 8008214:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008216:	4604      	mov	r4, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	f000 81d8 	beq.w	80085ce <_dtoa_r+0xb56>
 800821e:	461a      	mov	r2, r3
 8008220:	4601      	mov	r1, r0
 8008222:	4648      	mov	r0, r9
 8008224:	f000 fca4 	bl	8008b70 <__pow5mult>
 8008228:	9b07      	ldr	r3, [sp, #28]
 800822a:	2b01      	cmp	r3, #1
 800822c:	4604      	mov	r4, r0
 800822e:	f300 809f 	bgt.w	8008370 <_dtoa_r+0x8f8>
 8008232:	9b04      	ldr	r3, [sp, #16]
 8008234:	2b00      	cmp	r3, #0
 8008236:	f040 8097 	bne.w	8008368 <_dtoa_r+0x8f0>
 800823a:	9b05      	ldr	r3, [sp, #20]
 800823c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008240:	2b00      	cmp	r3, #0
 8008242:	f040 8093 	bne.w	800836c <_dtoa_r+0x8f4>
 8008246:	9b05      	ldr	r3, [sp, #20]
 8008248:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800824c:	0d1b      	lsrs	r3, r3, #20
 800824e:	051b      	lsls	r3, r3, #20
 8008250:	b133      	cbz	r3, 8008260 <_dtoa_r+0x7e8>
 8008252:	9b00      	ldr	r3, [sp, #0]
 8008254:	3301      	adds	r3, #1
 8008256:	9300      	str	r3, [sp, #0]
 8008258:	9b06      	ldr	r3, [sp, #24]
 800825a:	3301      	adds	r3, #1
 800825c:	9306      	str	r3, [sp, #24]
 800825e:	2301      	movs	r3, #1
 8008260:	9308      	str	r3, [sp, #32]
 8008262:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008264:	2b00      	cmp	r3, #0
 8008266:	f000 81b8 	beq.w	80085da <_dtoa_r+0xb62>
 800826a:	6923      	ldr	r3, [r4, #16]
 800826c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008270:	6918      	ldr	r0, [r3, #16]
 8008272:	f000 fb79 	bl	8008968 <__hi0bits>
 8008276:	f1c0 0020 	rsb	r0, r0, #32
 800827a:	9b06      	ldr	r3, [sp, #24]
 800827c:	4418      	add	r0, r3
 800827e:	f010 001f 	ands.w	r0, r0, #31
 8008282:	f000 8082 	beq.w	800838a <_dtoa_r+0x912>
 8008286:	f1c0 0320 	rsb	r3, r0, #32
 800828a:	2b04      	cmp	r3, #4
 800828c:	dd73      	ble.n	8008376 <_dtoa_r+0x8fe>
 800828e:	9b00      	ldr	r3, [sp, #0]
 8008290:	f1c0 001c 	rsb	r0, r0, #28
 8008294:	4403      	add	r3, r0
 8008296:	9300      	str	r3, [sp, #0]
 8008298:	9b06      	ldr	r3, [sp, #24]
 800829a:	4403      	add	r3, r0
 800829c:	4406      	add	r6, r0
 800829e:	9306      	str	r3, [sp, #24]
 80082a0:	9b00      	ldr	r3, [sp, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	dd05      	ble.n	80082b2 <_dtoa_r+0x83a>
 80082a6:	9902      	ldr	r1, [sp, #8]
 80082a8:	461a      	mov	r2, r3
 80082aa:	4648      	mov	r0, r9
 80082ac:	f000 fcba 	bl	8008c24 <__lshift>
 80082b0:	9002      	str	r0, [sp, #8]
 80082b2:	9b06      	ldr	r3, [sp, #24]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	dd05      	ble.n	80082c4 <_dtoa_r+0x84c>
 80082b8:	4621      	mov	r1, r4
 80082ba:	461a      	mov	r2, r3
 80082bc:	4648      	mov	r0, r9
 80082be:	f000 fcb1 	bl	8008c24 <__lshift>
 80082c2:	4604      	mov	r4, r0
 80082c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d061      	beq.n	800838e <_dtoa_r+0x916>
 80082ca:	9802      	ldr	r0, [sp, #8]
 80082cc:	4621      	mov	r1, r4
 80082ce:	f000 fd15 	bl	8008cfc <__mcmp>
 80082d2:	2800      	cmp	r0, #0
 80082d4:	da5b      	bge.n	800838e <_dtoa_r+0x916>
 80082d6:	2300      	movs	r3, #0
 80082d8:	9902      	ldr	r1, [sp, #8]
 80082da:	220a      	movs	r2, #10
 80082dc:	4648      	mov	r0, r9
 80082de:	f000 fafd 	bl	80088dc <__multadd>
 80082e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082e4:	9002      	str	r0, [sp, #8]
 80082e6:	f107 38ff 	add.w	r8, r7, #4294967295
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	f000 8177 	beq.w	80085de <_dtoa_r+0xb66>
 80082f0:	4629      	mov	r1, r5
 80082f2:	2300      	movs	r3, #0
 80082f4:	220a      	movs	r2, #10
 80082f6:	4648      	mov	r0, r9
 80082f8:	f000 faf0 	bl	80088dc <__multadd>
 80082fc:	f1bb 0f00 	cmp.w	fp, #0
 8008300:	4605      	mov	r5, r0
 8008302:	dc6f      	bgt.n	80083e4 <_dtoa_r+0x96c>
 8008304:	9b07      	ldr	r3, [sp, #28]
 8008306:	2b02      	cmp	r3, #2
 8008308:	dc49      	bgt.n	800839e <_dtoa_r+0x926>
 800830a:	e06b      	b.n	80083e4 <_dtoa_r+0x96c>
 800830c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800830e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008312:	e73c      	b.n	800818e <_dtoa_r+0x716>
 8008314:	3fe00000 	.word	0x3fe00000
 8008318:	40240000 	.word	0x40240000
 800831c:	9b03      	ldr	r3, [sp, #12]
 800831e:	1e5c      	subs	r4, r3, #1
 8008320:	9b08      	ldr	r3, [sp, #32]
 8008322:	42a3      	cmp	r3, r4
 8008324:	db09      	blt.n	800833a <_dtoa_r+0x8c2>
 8008326:	1b1c      	subs	r4, r3, r4
 8008328:	9b03      	ldr	r3, [sp, #12]
 800832a:	2b00      	cmp	r3, #0
 800832c:	f6bf af30 	bge.w	8008190 <_dtoa_r+0x718>
 8008330:	9b00      	ldr	r3, [sp, #0]
 8008332:	9a03      	ldr	r2, [sp, #12]
 8008334:	1a9e      	subs	r6, r3, r2
 8008336:	2300      	movs	r3, #0
 8008338:	e72b      	b.n	8008192 <_dtoa_r+0x71a>
 800833a:	9b08      	ldr	r3, [sp, #32]
 800833c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800833e:	9408      	str	r4, [sp, #32]
 8008340:	1ae3      	subs	r3, r4, r3
 8008342:	441a      	add	r2, r3
 8008344:	9e00      	ldr	r6, [sp, #0]
 8008346:	9b03      	ldr	r3, [sp, #12]
 8008348:	920d      	str	r2, [sp, #52]	@ 0x34
 800834a:	2400      	movs	r4, #0
 800834c:	e721      	b.n	8008192 <_dtoa_r+0x71a>
 800834e:	9c08      	ldr	r4, [sp, #32]
 8008350:	9e00      	ldr	r6, [sp, #0]
 8008352:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008354:	e728      	b.n	80081a8 <_dtoa_r+0x730>
 8008356:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800835a:	e751      	b.n	8008200 <_dtoa_r+0x788>
 800835c:	9a08      	ldr	r2, [sp, #32]
 800835e:	9902      	ldr	r1, [sp, #8]
 8008360:	e750      	b.n	8008204 <_dtoa_r+0x78c>
 8008362:	f8cd 8008 	str.w	r8, [sp, #8]
 8008366:	e751      	b.n	800820c <_dtoa_r+0x794>
 8008368:	2300      	movs	r3, #0
 800836a:	e779      	b.n	8008260 <_dtoa_r+0x7e8>
 800836c:	9b04      	ldr	r3, [sp, #16]
 800836e:	e777      	b.n	8008260 <_dtoa_r+0x7e8>
 8008370:	2300      	movs	r3, #0
 8008372:	9308      	str	r3, [sp, #32]
 8008374:	e779      	b.n	800826a <_dtoa_r+0x7f2>
 8008376:	d093      	beq.n	80082a0 <_dtoa_r+0x828>
 8008378:	9a00      	ldr	r2, [sp, #0]
 800837a:	331c      	adds	r3, #28
 800837c:	441a      	add	r2, r3
 800837e:	9200      	str	r2, [sp, #0]
 8008380:	9a06      	ldr	r2, [sp, #24]
 8008382:	441a      	add	r2, r3
 8008384:	441e      	add	r6, r3
 8008386:	9206      	str	r2, [sp, #24]
 8008388:	e78a      	b.n	80082a0 <_dtoa_r+0x828>
 800838a:	4603      	mov	r3, r0
 800838c:	e7f4      	b.n	8008378 <_dtoa_r+0x900>
 800838e:	9b03      	ldr	r3, [sp, #12]
 8008390:	2b00      	cmp	r3, #0
 8008392:	46b8      	mov	r8, r7
 8008394:	dc20      	bgt.n	80083d8 <_dtoa_r+0x960>
 8008396:	469b      	mov	fp, r3
 8008398:	9b07      	ldr	r3, [sp, #28]
 800839a:	2b02      	cmp	r3, #2
 800839c:	dd1e      	ble.n	80083dc <_dtoa_r+0x964>
 800839e:	f1bb 0f00 	cmp.w	fp, #0
 80083a2:	f47f adb1 	bne.w	8007f08 <_dtoa_r+0x490>
 80083a6:	4621      	mov	r1, r4
 80083a8:	465b      	mov	r3, fp
 80083aa:	2205      	movs	r2, #5
 80083ac:	4648      	mov	r0, r9
 80083ae:	f000 fa95 	bl	80088dc <__multadd>
 80083b2:	4601      	mov	r1, r0
 80083b4:	4604      	mov	r4, r0
 80083b6:	9802      	ldr	r0, [sp, #8]
 80083b8:	f000 fca0 	bl	8008cfc <__mcmp>
 80083bc:	2800      	cmp	r0, #0
 80083be:	f77f ada3 	ble.w	8007f08 <_dtoa_r+0x490>
 80083c2:	4656      	mov	r6, sl
 80083c4:	2331      	movs	r3, #49	@ 0x31
 80083c6:	f806 3b01 	strb.w	r3, [r6], #1
 80083ca:	f108 0801 	add.w	r8, r8, #1
 80083ce:	e59f      	b.n	8007f10 <_dtoa_r+0x498>
 80083d0:	9c03      	ldr	r4, [sp, #12]
 80083d2:	46b8      	mov	r8, r7
 80083d4:	4625      	mov	r5, r4
 80083d6:	e7f4      	b.n	80083c2 <_dtoa_r+0x94a>
 80083d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80083dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083de:	2b00      	cmp	r3, #0
 80083e0:	f000 8101 	beq.w	80085e6 <_dtoa_r+0xb6e>
 80083e4:	2e00      	cmp	r6, #0
 80083e6:	dd05      	ble.n	80083f4 <_dtoa_r+0x97c>
 80083e8:	4629      	mov	r1, r5
 80083ea:	4632      	mov	r2, r6
 80083ec:	4648      	mov	r0, r9
 80083ee:	f000 fc19 	bl	8008c24 <__lshift>
 80083f2:	4605      	mov	r5, r0
 80083f4:	9b08      	ldr	r3, [sp, #32]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d05c      	beq.n	80084b4 <_dtoa_r+0xa3c>
 80083fa:	6869      	ldr	r1, [r5, #4]
 80083fc:	4648      	mov	r0, r9
 80083fe:	f000 fa0b 	bl	8008818 <_Balloc>
 8008402:	4606      	mov	r6, r0
 8008404:	b928      	cbnz	r0, 8008412 <_dtoa_r+0x99a>
 8008406:	4b82      	ldr	r3, [pc, #520]	@ (8008610 <_dtoa_r+0xb98>)
 8008408:	4602      	mov	r2, r0
 800840a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800840e:	f7ff bb4a 	b.w	8007aa6 <_dtoa_r+0x2e>
 8008412:	692a      	ldr	r2, [r5, #16]
 8008414:	3202      	adds	r2, #2
 8008416:	0092      	lsls	r2, r2, #2
 8008418:	f105 010c 	add.w	r1, r5, #12
 800841c:	300c      	adds	r0, #12
 800841e:	f001 f807 	bl	8009430 <memcpy>
 8008422:	2201      	movs	r2, #1
 8008424:	4631      	mov	r1, r6
 8008426:	4648      	mov	r0, r9
 8008428:	f000 fbfc 	bl	8008c24 <__lshift>
 800842c:	f10a 0301 	add.w	r3, sl, #1
 8008430:	9300      	str	r3, [sp, #0]
 8008432:	eb0a 030b 	add.w	r3, sl, fp
 8008436:	9308      	str	r3, [sp, #32]
 8008438:	9b04      	ldr	r3, [sp, #16]
 800843a:	f003 0301 	and.w	r3, r3, #1
 800843e:	462f      	mov	r7, r5
 8008440:	9306      	str	r3, [sp, #24]
 8008442:	4605      	mov	r5, r0
 8008444:	9b00      	ldr	r3, [sp, #0]
 8008446:	9802      	ldr	r0, [sp, #8]
 8008448:	4621      	mov	r1, r4
 800844a:	f103 3bff 	add.w	fp, r3, #4294967295
 800844e:	f7ff fa8a 	bl	8007966 <quorem>
 8008452:	4603      	mov	r3, r0
 8008454:	3330      	adds	r3, #48	@ 0x30
 8008456:	9003      	str	r0, [sp, #12]
 8008458:	4639      	mov	r1, r7
 800845a:	9802      	ldr	r0, [sp, #8]
 800845c:	9309      	str	r3, [sp, #36]	@ 0x24
 800845e:	f000 fc4d 	bl	8008cfc <__mcmp>
 8008462:	462a      	mov	r2, r5
 8008464:	9004      	str	r0, [sp, #16]
 8008466:	4621      	mov	r1, r4
 8008468:	4648      	mov	r0, r9
 800846a:	f000 fc63 	bl	8008d34 <__mdiff>
 800846e:	68c2      	ldr	r2, [r0, #12]
 8008470:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008472:	4606      	mov	r6, r0
 8008474:	bb02      	cbnz	r2, 80084b8 <_dtoa_r+0xa40>
 8008476:	4601      	mov	r1, r0
 8008478:	9802      	ldr	r0, [sp, #8]
 800847a:	f000 fc3f 	bl	8008cfc <__mcmp>
 800847e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008480:	4602      	mov	r2, r0
 8008482:	4631      	mov	r1, r6
 8008484:	4648      	mov	r0, r9
 8008486:	920c      	str	r2, [sp, #48]	@ 0x30
 8008488:	9309      	str	r3, [sp, #36]	@ 0x24
 800848a:	f000 fa05 	bl	8008898 <_Bfree>
 800848e:	9b07      	ldr	r3, [sp, #28]
 8008490:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008492:	9e00      	ldr	r6, [sp, #0]
 8008494:	ea42 0103 	orr.w	r1, r2, r3
 8008498:	9b06      	ldr	r3, [sp, #24]
 800849a:	4319      	orrs	r1, r3
 800849c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800849e:	d10d      	bne.n	80084bc <_dtoa_r+0xa44>
 80084a0:	2b39      	cmp	r3, #57	@ 0x39
 80084a2:	d027      	beq.n	80084f4 <_dtoa_r+0xa7c>
 80084a4:	9a04      	ldr	r2, [sp, #16]
 80084a6:	2a00      	cmp	r2, #0
 80084a8:	dd01      	ble.n	80084ae <_dtoa_r+0xa36>
 80084aa:	9b03      	ldr	r3, [sp, #12]
 80084ac:	3331      	adds	r3, #49	@ 0x31
 80084ae:	f88b 3000 	strb.w	r3, [fp]
 80084b2:	e52e      	b.n	8007f12 <_dtoa_r+0x49a>
 80084b4:	4628      	mov	r0, r5
 80084b6:	e7b9      	b.n	800842c <_dtoa_r+0x9b4>
 80084b8:	2201      	movs	r2, #1
 80084ba:	e7e2      	b.n	8008482 <_dtoa_r+0xa0a>
 80084bc:	9904      	ldr	r1, [sp, #16]
 80084be:	2900      	cmp	r1, #0
 80084c0:	db04      	blt.n	80084cc <_dtoa_r+0xa54>
 80084c2:	9807      	ldr	r0, [sp, #28]
 80084c4:	4301      	orrs	r1, r0
 80084c6:	9806      	ldr	r0, [sp, #24]
 80084c8:	4301      	orrs	r1, r0
 80084ca:	d120      	bne.n	800850e <_dtoa_r+0xa96>
 80084cc:	2a00      	cmp	r2, #0
 80084ce:	ddee      	ble.n	80084ae <_dtoa_r+0xa36>
 80084d0:	9902      	ldr	r1, [sp, #8]
 80084d2:	9300      	str	r3, [sp, #0]
 80084d4:	2201      	movs	r2, #1
 80084d6:	4648      	mov	r0, r9
 80084d8:	f000 fba4 	bl	8008c24 <__lshift>
 80084dc:	4621      	mov	r1, r4
 80084de:	9002      	str	r0, [sp, #8]
 80084e0:	f000 fc0c 	bl	8008cfc <__mcmp>
 80084e4:	2800      	cmp	r0, #0
 80084e6:	9b00      	ldr	r3, [sp, #0]
 80084e8:	dc02      	bgt.n	80084f0 <_dtoa_r+0xa78>
 80084ea:	d1e0      	bne.n	80084ae <_dtoa_r+0xa36>
 80084ec:	07da      	lsls	r2, r3, #31
 80084ee:	d5de      	bpl.n	80084ae <_dtoa_r+0xa36>
 80084f0:	2b39      	cmp	r3, #57	@ 0x39
 80084f2:	d1da      	bne.n	80084aa <_dtoa_r+0xa32>
 80084f4:	2339      	movs	r3, #57	@ 0x39
 80084f6:	f88b 3000 	strb.w	r3, [fp]
 80084fa:	4633      	mov	r3, r6
 80084fc:	461e      	mov	r6, r3
 80084fe:	3b01      	subs	r3, #1
 8008500:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008504:	2a39      	cmp	r2, #57	@ 0x39
 8008506:	d04e      	beq.n	80085a6 <_dtoa_r+0xb2e>
 8008508:	3201      	adds	r2, #1
 800850a:	701a      	strb	r2, [r3, #0]
 800850c:	e501      	b.n	8007f12 <_dtoa_r+0x49a>
 800850e:	2a00      	cmp	r2, #0
 8008510:	dd03      	ble.n	800851a <_dtoa_r+0xaa2>
 8008512:	2b39      	cmp	r3, #57	@ 0x39
 8008514:	d0ee      	beq.n	80084f4 <_dtoa_r+0xa7c>
 8008516:	3301      	adds	r3, #1
 8008518:	e7c9      	b.n	80084ae <_dtoa_r+0xa36>
 800851a:	9a00      	ldr	r2, [sp, #0]
 800851c:	9908      	ldr	r1, [sp, #32]
 800851e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008522:	428a      	cmp	r2, r1
 8008524:	d028      	beq.n	8008578 <_dtoa_r+0xb00>
 8008526:	9902      	ldr	r1, [sp, #8]
 8008528:	2300      	movs	r3, #0
 800852a:	220a      	movs	r2, #10
 800852c:	4648      	mov	r0, r9
 800852e:	f000 f9d5 	bl	80088dc <__multadd>
 8008532:	42af      	cmp	r7, r5
 8008534:	9002      	str	r0, [sp, #8]
 8008536:	f04f 0300 	mov.w	r3, #0
 800853a:	f04f 020a 	mov.w	r2, #10
 800853e:	4639      	mov	r1, r7
 8008540:	4648      	mov	r0, r9
 8008542:	d107      	bne.n	8008554 <_dtoa_r+0xadc>
 8008544:	f000 f9ca 	bl	80088dc <__multadd>
 8008548:	4607      	mov	r7, r0
 800854a:	4605      	mov	r5, r0
 800854c:	9b00      	ldr	r3, [sp, #0]
 800854e:	3301      	adds	r3, #1
 8008550:	9300      	str	r3, [sp, #0]
 8008552:	e777      	b.n	8008444 <_dtoa_r+0x9cc>
 8008554:	f000 f9c2 	bl	80088dc <__multadd>
 8008558:	4629      	mov	r1, r5
 800855a:	4607      	mov	r7, r0
 800855c:	2300      	movs	r3, #0
 800855e:	220a      	movs	r2, #10
 8008560:	4648      	mov	r0, r9
 8008562:	f000 f9bb 	bl	80088dc <__multadd>
 8008566:	4605      	mov	r5, r0
 8008568:	e7f0      	b.n	800854c <_dtoa_r+0xad4>
 800856a:	f1bb 0f00 	cmp.w	fp, #0
 800856e:	bfcc      	ite	gt
 8008570:	465e      	movgt	r6, fp
 8008572:	2601      	movle	r6, #1
 8008574:	4456      	add	r6, sl
 8008576:	2700      	movs	r7, #0
 8008578:	9902      	ldr	r1, [sp, #8]
 800857a:	9300      	str	r3, [sp, #0]
 800857c:	2201      	movs	r2, #1
 800857e:	4648      	mov	r0, r9
 8008580:	f000 fb50 	bl	8008c24 <__lshift>
 8008584:	4621      	mov	r1, r4
 8008586:	9002      	str	r0, [sp, #8]
 8008588:	f000 fbb8 	bl	8008cfc <__mcmp>
 800858c:	2800      	cmp	r0, #0
 800858e:	dcb4      	bgt.n	80084fa <_dtoa_r+0xa82>
 8008590:	d102      	bne.n	8008598 <_dtoa_r+0xb20>
 8008592:	9b00      	ldr	r3, [sp, #0]
 8008594:	07db      	lsls	r3, r3, #31
 8008596:	d4b0      	bmi.n	80084fa <_dtoa_r+0xa82>
 8008598:	4633      	mov	r3, r6
 800859a:	461e      	mov	r6, r3
 800859c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085a0:	2a30      	cmp	r2, #48	@ 0x30
 80085a2:	d0fa      	beq.n	800859a <_dtoa_r+0xb22>
 80085a4:	e4b5      	b.n	8007f12 <_dtoa_r+0x49a>
 80085a6:	459a      	cmp	sl, r3
 80085a8:	d1a8      	bne.n	80084fc <_dtoa_r+0xa84>
 80085aa:	2331      	movs	r3, #49	@ 0x31
 80085ac:	f108 0801 	add.w	r8, r8, #1
 80085b0:	f88a 3000 	strb.w	r3, [sl]
 80085b4:	e4ad      	b.n	8007f12 <_dtoa_r+0x49a>
 80085b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008614 <_dtoa_r+0xb9c>
 80085bc:	b11b      	cbz	r3, 80085c6 <_dtoa_r+0xb4e>
 80085be:	f10a 0308 	add.w	r3, sl, #8
 80085c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80085c4:	6013      	str	r3, [r2, #0]
 80085c6:	4650      	mov	r0, sl
 80085c8:	b017      	add	sp, #92	@ 0x5c
 80085ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085ce:	9b07      	ldr	r3, [sp, #28]
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	f77f ae2e 	ble.w	8008232 <_dtoa_r+0x7ba>
 80085d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085d8:	9308      	str	r3, [sp, #32]
 80085da:	2001      	movs	r0, #1
 80085dc:	e64d      	b.n	800827a <_dtoa_r+0x802>
 80085de:	f1bb 0f00 	cmp.w	fp, #0
 80085e2:	f77f aed9 	ble.w	8008398 <_dtoa_r+0x920>
 80085e6:	4656      	mov	r6, sl
 80085e8:	9802      	ldr	r0, [sp, #8]
 80085ea:	4621      	mov	r1, r4
 80085ec:	f7ff f9bb 	bl	8007966 <quorem>
 80085f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80085f4:	f806 3b01 	strb.w	r3, [r6], #1
 80085f8:	eba6 020a 	sub.w	r2, r6, sl
 80085fc:	4593      	cmp	fp, r2
 80085fe:	ddb4      	ble.n	800856a <_dtoa_r+0xaf2>
 8008600:	9902      	ldr	r1, [sp, #8]
 8008602:	2300      	movs	r3, #0
 8008604:	220a      	movs	r2, #10
 8008606:	4648      	mov	r0, r9
 8008608:	f000 f968 	bl	80088dc <__multadd>
 800860c:	9002      	str	r0, [sp, #8]
 800860e:	e7eb      	b.n	80085e8 <_dtoa_r+0xb70>
 8008610:	08009ba8 	.word	0x08009ba8
 8008614:	08009b2c 	.word	0x08009b2c

08008618 <_free_r>:
 8008618:	b538      	push	{r3, r4, r5, lr}
 800861a:	4605      	mov	r5, r0
 800861c:	2900      	cmp	r1, #0
 800861e:	d041      	beq.n	80086a4 <_free_r+0x8c>
 8008620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008624:	1f0c      	subs	r4, r1, #4
 8008626:	2b00      	cmp	r3, #0
 8008628:	bfb8      	it	lt
 800862a:	18e4      	addlt	r4, r4, r3
 800862c:	f000 f8e8 	bl	8008800 <__malloc_lock>
 8008630:	4a1d      	ldr	r2, [pc, #116]	@ (80086a8 <_free_r+0x90>)
 8008632:	6813      	ldr	r3, [r2, #0]
 8008634:	b933      	cbnz	r3, 8008644 <_free_r+0x2c>
 8008636:	6063      	str	r3, [r4, #4]
 8008638:	6014      	str	r4, [r2, #0]
 800863a:	4628      	mov	r0, r5
 800863c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008640:	f000 b8e4 	b.w	800880c <__malloc_unlock>
 8008644:	42a3      	cmp	r3, r4
 8008646:	d908      	bls.n	800865a <_free_r+0x42>
 8008648:	6820      	ldr	r0, [r4, #0]
 800864a:	1821      	adds	r1, r4, r0
 800864c:	428b      	cmp	r3, r1
 800864e:	bf01      	itttt	eq
 8008650:	6819      	ldreq	r1, [r3, #0]
 8008652:	685b      	ldreq	r3, [r3, #4]
 8008654:	1809      	addeq	r1, r1, r0
 8008656:	6021      	streq	r1, [r4, #0]
 8008658:	e7ed      	b.n	8008636 <_free_r+0x1e>
 800865a:	461a      	mov	r2, r3
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	b10b      	cbz	r3, 8008664 <_free_r+0x4c>
 8008660:	42a3      	cmp	r3, r4
 8008662:	d9fa      	bls.n	800865a <_free_r+0x42>
 8008664:	6811      	ldr	r1, [r2, #0]
 8008666:	1850      	adds	r0, r2, r1
 8008668:	42a0      	cmp	r0, r4
 800866a:	d10b      	bne.n	8008684 <_free_r+0x6c>
 800866c:	6820      	ldr	r0, [r4, #0]
 800866e:	4401      	add	r1, r0
 8008670:	1850      	adds	r0, r2, r1
 8008672:	4283      	cmp	r3, r0
 8008674:	6011      	str	r1, [r2, #0]
 8008676:	d1e0      	bne.n	800863a <_free_r+0x22>
 8008678:	6818      	ldr	r0, [r3, #0]
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	6053      	str	r3, [r2, #4]
 800867e:	4408      	add	r0, r1
 8008680:	6010      	str	r0, [r2, #0]
 8008682:	e7da      	b.n	800863a <_free_r+0x22>
 8008684:	d902      	bls.n	800868c <_free_r+0x74>
 8008686:	230c      	movs	r3, #12
 8008688:	602b      	str	r3, [r5, #0]
 800868a:	e7d6      	b.n	800863a <_free_r+0x22>
 800868c:	6820      	ldr	r0, [r4, #0]
 800868e:	1821      	adds	r1, r4, r0
 8008690:	428b      	cmp	r3, r1
 8008692:	bf04      	itt	eq
 8008694:	6819      	ldreq	r1, [r3, #0]
 8008696:	685b      	ldreq	r3, [r3, #4]
 8008698:	6063      	str	r3, [r4, #4]
 800869a:	bf04      	itt	eq
 800869c:	1809      	addeq	r1, r1, r0
 800869e:	6021      	streq	r1, [r4, #0]
 80086a0:	6054      	str	r4, [r2, #4]
 80086a2:	e7ca      	b.n	800863a <_free_r+0x22>
 80086a4:	bd38      	pop	{r3, r4, r5, pc}
 80086a6:	bf00      	nop
 80086a8:	20000548 	.word	0x20000548

080086ac <malloc>:
 80086ac:	4b02      	ldr	r3, [pc, #8]	@ (80086b8 <malloc+0xc>)
 80086ae:	4601      	mov	r1, r0
 80086b0:	6818      	ldr	r0, [r3, #0]
 80086b2:	f000 b825 	b.w	8008700 <_malloc_r>
 80086b6:	bf00      	nop
 80086b8:	20000018 	.word	0x20000018

080086bc <sbrk_aligned>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	4e0f      	ldr	r6, [pc, #60]	@ (80086fc <sbrk_aligned+0x40>)
 80086c0:	460c      	mov	r4, r1
 80086c2:	6831      	ldr	r1, [r6, #0]
 80086c4:	4605      	mov	r5, r0
 80086c6:	b911      	cbnz	r1, 80086ce <sbrk_aligned+0x12>
 80086c8:	f000 fea2 	bl	8009410 <_sbrk_r>
 80086cc:	6030      	str	r0, [r6, #0]
 80086ce:	4621      	mov	r1, r4
 80086d0:	4628      	mov	r0, r5
 80086d2:	f000 fe9d 	bl	8009410 <_sbrk_r>
 80086d6:	1c43      	adds	r3, r0, #1
 80086d8:	d103      	bne.n	80086e2 <sbrk_aligned+0x26>
 80086da:	f04f 34ff 	mov.w	r4, #4294967295
 80086de:	4620      	mov	r0, r4
 80086e0:	bd70      	pop	{r4, r5, r6, pc}
 80086e2:	1cc4      	adds	r4, r0, #3
 80086e4:	f024 0403 	bic.w	r4, r4, #3
 80086e8:	42a0      	cmp	r0, r4
 80086ea:	d0f8      	beq.n	80086de <sbrk_aligned+0x22>
 80086ec:	1a21      	subs	r1, r4, r0
 80086ee:	4628      	mov	r0, r5
 80086f0:	f000 fe8e 	bl	8009410 <_sbrk_r>
 80086f4:	3001      	adds	r0, #1
 80086f6:	d1f2      	bne.n	80086de <sbrk_aligned+0x22>
 80086f8:	e7ef      	b.n	80086da <sbrk_aligned+0x1e>
 80086fa:	bf00      	nop
 80086fc:	20000544 	.word	0x20000544

08008700 <_malloc_r>:
 8008700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008704:	1ccd      	adds	r5, r1, #3
 8008706:	f025 0503 	bic.w	r5, r5, #3
 800870a:	3508      	adds	r5, #8
 800870c:	2d0c      	cmp	r5, #12
 800870e:	bf38      	it	cc
 8008710:	250c      	movcc	r5, #12
 8008712:	2d00      	cmp	r5, #0
 8008714:	4606      	mov	r6, r0
 8008716:	db01      	blt.n	800871c <_malloc_r+0x1c>
 8008718:	42a9      	cmp	r1, r5
 800871a:	d904      	bls.n	8008726 <_malloc_r+0x26>
 800871c:	230c      	movs	r3, #12
 800871e:	6033      	str	r3, [r6, #0]
 8008720:	2000      	movs	r0, #0
 8008722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008726:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80087fc <_malloc_r+0xfc>
 800872a:	f000 f869 	bl	8008800 <__malloc_lock>
 800872e:	f8d8 3000 	ldr.w	r3, [r8]
 8008732:	461c      	mov	r4, r3
 8008734:	bb44      	cbnz	r4, 8008788 <_malloc_r+0x88>
 8008736:	4629      	mov	r1, r5
 8008738:	4630      	mov	r0, r6
 800873a:	f7ff ffbf 	bl	80086bc <sbrk_aligned>
 800873e:	1c43      	adds	r3, r0, #1
 8008740:	4604      	mov	r4, r0
 8008742:	d158      	bne.n	80087f6 <_malloc_r+0xf6>
 8008744:	f8d8 4000 	ldr.w	r4, [r8]
 8008748:	4627      	mov	r7, r4
 800874a:	2f00      	cmp	r7, #0
 800874c:	d143      	bne.n	80087d6 <_malloc_r+0xd6>
 800874e:	2c00      	cmp	r4, #0
 8008750:	d04b      	beq.n	80087ea <_malloc_r+0xea>
 8008752:	6823      	ldr	r3, [r4, #0]
 8008754:	4639      	mov	r1, r7
 8008756:	4630      	mov	r0, r6
 8008758:	eb04 0903 	add.w	r9, r4, r3
 800875c:	f000 fe58 	bl	8009410 <_sbrk_r>
 8008760:	4581      	cmp	r9, r0
 8008762:	d142      	bne.n	80087ea <_malloc_r+0xea>
 8008764:	6821      	ldr	r1, [r4, #0]
 8008766:	1a6d      	subs	r5, r5, r1
 8008768:	4629      	mov	r1, r5
 800876a:	4630      	mov	r0, r6
 800876c:	f7ff ffa6 	bl	80086bc <sbrk_aligned>
 8008770:	3001      	adds	r0, #1
 8008772:	d03a      	beq.n	80087ea <_malloc_r+0xea>
 8008774:	6823      	ldr	r3, [r4, #0]
 8008776:	442b      	add	r3, r5
 8008778:	6023      	str	r3, [r4, #0]
 800877a:	f8d8 3000 	ldr.w	r3, [r8]
 800877e:	685a      	ldr	r2, [r3, #4]
 8008780:	bb62      	cbnz	r2, 80087dc <_malloc_r+0xdc>
 8008782:	f8c8 7000 	str.w	r7, [r8]
 8008786:	e00f      	b.n	80087a8 <_malloc_r+0xa8>
 8008788:	6822      	ldr	r2, [r4, #0]
 800878a:	1b52      	subs	r2, r2, r5
 800878c:	d420      	bmi.n	80087d0 <_malloc_r+0xd0>
 800878e:	2a0b      	cmp	r2, #11
 8008790:	d917      	bls.n	80087c2 <_malloc_r+0xc2>
 8008792:	1961      	adds	r1, r4, r5
 8008794:	42a3      	cmp	r3, r4
 8008796:	6025      	str	r5, [r4, #0]
 8008798:	bf18      	it	ne
 800879a:	6059      	strne	r1, [r3, #4]
 800879c:	6863      	ldr	r3, [r4, #4]
 800879e:	bf08      	it	eq
 80087a0:	f8c8 1000 	streq.w	r1, [r8]
 80087a4:	5162      	str	r2, [r4, r5]
 80087a6:	604b      	str	r3, [r1, #4]
 80087a8:	4630      	mov	r0, r6
 80087aa:	f000 f82f 	bl	800880c <__malloc_unlock>
 80087ae:	f104 000b 	add.w	r0, r4, #11
 80087b2:	1d23      	adds	r3, r4, #4
 80087b4:	f020 0007 	bic.w	r0, r0, #7
 80087b8:	1ac2      	subs	r2, r0, r3
 80087ba:	bf1c      	itt	ne
 80087bc:	1a1b      	subne	r3, r3, r0
 80087be:	50a3      	strne	r3, [r4, r2]
 80087c0:	e7af      	b.n	8008722 <_malloc_r+0x22>
 80087c2:	6862      	ldr	r2, [r4, #4]
 80087c4:	42a3      	cmp	r3, r4
 80087c6:	bf0c      	ite	eq
 80087c8:	f8c8 2000 	streq.w	r2, [r8]
 80087cc:	605a      	strne	r2, [r3, #4]
 80087ce:	e7eb      	b.n	80087a8 <_malloc_r+0xa8>
 80087d0:	4623      	mov	r3, r4
 80087d2:	6864      	ldr	r4, [r4, #4]
 80087d4:	e7ae      	b.n	8008734 <_malloc_r+0x34>
 80087d6:	463c      	mov	r4, r7
 80087d8:	687f      	ldr	r7, [r7, #4]
 80087da:	e7b6      	b.n	800874a <_malloc_r+0x4a>
 80087dc:	461a      	mov	r2, r3
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	42a3      	cmp	r3, r4
 80087e2:	d1fb      	bne.n	80087dc <_malloc_r+0xdc>
 80087e4:	2300      	movs	r3, #0
 80087e6:	6053      	str	r3, [r2, #4]
 80087e8:	e7de      	b.n	80087a8 <_malloc_r+0xa8>
 80087ea:	230c      	movs	r3, #12
 80087ec:	6033      	str	r3, [r6, #0]
 80087ee:	4630      	mov	r0, r6
 80087f0:	f000 f80c 	bl	800880c <__malloc_unlock>
 80087f4:	e794      	b.n	8008720 <_malloc_r+0x20>
 80087f6:	6005      	str	r5, [r0, #0]
 80087f8:	e7d6      	b.n	80087a8 <_malloc_r+0xa8>
 80087fa:	bf00      	nop
 80087fc:	20000548 	.word	0x20000548

08008800 <__malloc_lock>:
 8008800:	4801      	ldr	r0, [pc, #4]	@ (8008808 <__malloc_lock+0x8>)
 8008802:	f7ff b8ae 	b.w	8007962 <__retarget_lock_acquire_recursive>
 8008806:	bf00      	nop
 8008808:	20000540 	.word	0x20000540

0800880c <__malloc_unlock>:
 800880c:	4801      	ldr	r0, [pc, #4]	@ (8008814 <__malloc_unlock+0x8>)
 800880e:	f7ff b8a9 	b.w	8007964 <__retarget_lock_release_recursive>
 8008812:	bf00      	nop
 8008814:	20000540 	.word	0x20000540

08008818 <_Balloc>:
 8008818:	b570      	push	{r4, r5, r6, lr}
 800881a:	69c6      	ldr	r6, [r0, #28]
 800881c:	4604      	mov	r4, r0
 800881e:	460d      	mov	r5, r1
 8008820:	b976      	cbnz	r6, 8008840 <_Balloc+0x28>
 8008822:	2010      	movs	r0, #16
 8008824:	f7ff ff42 	bl	80086ac <malloc>
 8008828:	4602      	mov	r2, r0
 800882a:	61e0      	str	r0, [r4, #28]
 800882c:	b920      	cbnz	r0, 8008838 <_Balloc+0x20>
 800882e:	4b18      	ldr	r3, [pc, #96]	@ (8008890 <_Balloc+0x78>)
 8008830:	4818      	ldr	r0, [pc, #96]	@ (8008894 <_Balloc+0x7c>)
 8008832:	216b      	movs	r1, #107	@ 0x6b
 8008834:	f000 fe0a 	bl	800944c <__assert_func>
 8008838:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800883c:	6006      	str	r6, [r0, #0]
 800883e:	60c6      	str	r6, [r0, #12]
 8008840:	69e6      	ldr	r6, [r4, #28]
 8008842:	68f3      	ldr	r3, [r6, #12]
 8008844:	b183      	cbz	r3, 8008868 <_Balloc+0x50>
 8008846:	69e3      	ldr	r3, [r4, #28]
 8008848:	68db      	ldr	r3, [r3, #12]
 800884a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800884e:	b9b8      	cbnz	r0, 8008880 <_Balloc+0x68>
 8008850:	2101      	movs	r1, #1
 8008852:	fa01 f605 	lsl.w	r6, r1, r5
 8008856:	1d72      	adds	r2, r6, #5
 8008858:	0092      	lsls	r2, r2, #2
 800885a:	4620      	mov	r0, r4
 800885c:	f000 fe14 	bl	8009488 <_calloc_r>
 8008860:	b160      	cbz	r0, 800887c <_Balloc+0x64>
 8008862:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008866:	e00e      	b.n	8008886 <_Balloc+0x6e>
 8008868:	2221      	movs	r2, #33	@ 0x21
 800886a:	2104      	movs	r1, #4
 800886c:	4620      	mov	r0, r4
 800886e:	f000 fe0b 	bl	8009488 <_calloc_r>
 8008872:	69e3      	ldr	r3, [r4, #28]
 8008874:	60f0      	str	r0, [r6, #12]
 8008876:	68db      	ldr	r3, [r3, #12]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d1e4      	bne.n	8008846 <_Balloc+0x2e>
 800887c:	2000      	movs	r0, #0
 800887e:	bd70      	pop	{r4, r5, r6, pc}
 8008880:	6802      	ldr	r2, [r0, #0]
 8008882:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008886:	2300      	movs	r3, #0
 8008888:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800888c:	e7f7      	b.n	800887e <_Balloc+0x66>
 800888e:	bf00      	nop
 8008890:	08009b39 	.word	0x08009b39
 8008894:	08009bb9 	.word	0x08009bb9

08008898 <_Bfree>:
 8008898:	b570      	push	{r4, r5, r6, lr}
 800889a:	69c6      	ldr	r6, [r0, #28]
 800889c:	4605      	mov	r5, r0
 800889e:	460c      	mov	r4, r1
 80088a0:	b976      	cbnz	r6, 80088c0 <_Bfree+0x28>
 80088a2:	2010      	movs	r0, #16
 80088a4:	f7ff ff02 	bl	80086ac <malloc>
 80088a8:	4602      	mov	r2, r0
 80088aa:	61e8      	str	r0, [r5, #28]
 80088ac:	b920      	cbnz	r0, 80088b8 <_Bfree+0x20>
 80088ae:	4b09      	ldr	r3, [pc, #36]	@ (80088d4 <_Bfree+0x3c>)
 80088b0:	4809      	ldr	r0, [pc, #36]	@ (80088d8 <_Bfree+0x40>)
 80088b2:	218f      	movs	r1, #143	@ 0x8f
 80088b4:	f000 fdca 	bl	800944c <__assert_func>
 80088b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088bc:	6006      	str	r6, [r0, #0]
 80088be:	60c6      	str	r6, [r0, #12]
 80088c0:	b13c      	cbz	r4, 80088d2 <_Bfree+0x3a>
 80088c2:	69eb      	ldr	r3, [r5, #28]
 80088c4:	6862      	ldr	r2, [r4, #4]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80088cc:	6021      	str	r1, [r4, #0]
 80088ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80088d2:	bd70      	pop	{r4, r5, r6, pc}
 80088d4:	08009b39 	.word	0x08009b39
 80088d8:	08009bb9 	.word	0x08009bb9

080088dc <__multadd>:
 80088dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088e0:	690d      	ldr	r5, [r1, #16]
 80088e2:	4607      	mov	r7, r0
 80088e4:	460c      	mov	r4, r1
 80088e6:	461e      	mov	r6, r3
 80088e8:	f101 0c14 	add.w	ip, r1, #20
 80088ec:	2000      	movs	r0, #0
 80088ee:	f8dc 3000 	ldr.w	r3, [ip]
 80088f2:	b299      	uxth	r1, r3
 80088f4:	fb02 6101 	mla	r1, r2, r1, r6
 80088f8:	0c1e      	lsrs	r6, r3, #16
 80088fa:	0c0b      	lsrs	r3, r1, #16
 80088fc:	fb02 3306 	mla	r3, r2, r6, r3
 8008900:	b289      	uxth	r1, r1
 8008902:	3001      	adds	r0, #1
 8008904:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008908:	4285      	cmp	r5, r0
 800890a:	f84c 1b04 	str.w	r1, [ip], #4
 800890e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008912:	dcec      	bgt.n	80088ee <__multadd+0x12>
 8008914:	b30e      	cbz	r6, 800895a <__multadd+0x7e>
 8008916:	68a3      	ldr	r3, [r4, #8]
 8008918:	42ab      	cmp	r3, r5
 800891a:	dc19      	bgt.n	8008950 <__multadd+0x74>
 800891c:	6861      	ldr	r1, [r4, #4]
 800891e:	4638      	mov	r0, r7
 8008920:	3101      	adds	r1, #1
 8008922:	f7ff ff79 	bl	8008818 <_Balloc>
 8008926:	4680      	mov	r8, r0
 8008928:	b928      	cbnz	r0, 8008936 <__multadd+0x5a>
 800892a:	4602      	mov	r2, r0
 800892c:	4b0c      	ldr	r3, [pc, #48]	@ (8008960 <__multadd+0x84>)
 800892e:	480d      	ldr	r0, [pc, #52]	@ (8008964 <__multadd+0x88>)
 8008930:	21ba      	movs	r1, #186	@ 0xba
 8008932:	f000 fd8b 	bl	800944c <__assert_func>
 8008936:	6922      	ldr	r2, [r4, #16]
 8008938:	3202      	adds	r2, #2
 800893a:	f104 010c 	add.w	r1, r4, #12
 800893e:	0092      	lsls	r2, r2, #2
 8008940:	300c      	adds	r0, #12
 8008942:	f000 fd75 	bl	8009430 <memcpy>
 8008946:	4621      	mov	r1, r4
 8008948:	4638      	mov	r0, r7
 800894a:	f7ff ffa5 	bl	8008898 <_Bfree>
 800894e:	4644      	mov	r4, r8
 8008950:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008954:	3501      	adds	r5, #1
 8008956:	615e      	str	r6, [r3, #20]
 8008958:	6125      	str	r5, [r4, #16]
 800895a:	4620      	mov	r0, r4
 800895c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008960:	08009ba8 	.word	0x08009ba8
 8008964:	08009bb9 	.word	0x08009bb9

08008968 <__hi0bits>:
 8008968:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800896c:	4603      	mov	r3, r0
 800896e:	bf36      	itet	cc
 8008970:	0403      	lslcc	r3, r0, #16
 8008972:	2000      	movcs	r0, #0
 8008974:	2010      	movcc	r0, #16
 8008976:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800897a:	bf3c      	itt	cc
 800897c:	021b      	lslcc	r3, r3, #8
 800897e:	3008      	addcc	r0, #8
 8008980:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008984:	bf3c      	itt	cc
 8008986:	011b      	lslcc	r3, r3, #4
 8008988:	3004      	addcc	r0, #4
 800898a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800898e:	bf3c      	itt	cc
 8008990:	009b      	lslcc	r3, r3, #2
 8008992:	3002      	addcc	r0, #2
 8008994:	2b00      	cmp	r3, #0
 8008996:	db05      	blt.n	80089a4 <__hi0bits+0x3c>
 8008998:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800899c:	f100 0001 	add.w	r0, r0, #1
 80089a0:	bf08      	it	eq
 80089a2:	2020      	moveq	r0, #32
 80089a4:	4770      	bx	lr

080089a6 <__lo0bits>:
 80089a6:	6803      	ldr	r3, [r0, #0]
 80089a8:	4602      	mov	r2, r0
 80089aa:	f013 0007 	ands.w	r0, r3, #7
 80089ae:	d00b      	beq.n	80089c8 <__lo0bits+0x22>
 80089b0:	07d9      	lsls	r1, r3, #31
 80089b2:	d421      	bmi.n	80089f8 <__lo0bits+0x52>
 80089b4:	0798      	lsls	r0, r3, #30
 80089b6:	bf49      	itett	mi
 80089b8:	085b      	lsrmi	r3, r3, #1
 80089ba:	089b      	lsrpl	r3, r3, #2
 80089bc:	2001      	movmi	r0, #1
 80089be:	6013      	strmi	r3, [r2, #0]
 80089c0:	bf5c      	itt	pl
 80089c2:	6013      	strpl	r3, [r2, #0]
 80089c4:	2002      	movpl	r0, #2
 80089c6:	4770      	bx	lr
 80089c8:	b299      	uxth	r1, r3
 80089ca:	b909      	cbnz	r1, 80089d0 <__lo0bits+0x2a>
 80089cc:	0c1b      	lsrs	r3, r3, #16
 80089ce:	2010      	movs	r0, #16
 80089d0:	b2d9      	uxtb	r1, r3
 80089d2:	b909      	cbnz	r1, 80089d8 <__lo0bits+0x32>
 80089d4:	3008      	adds	r0, #8
 80089d6:	0a1b      	lsrs	r3, r3, #8
 80089d8:	0719      	lsls	r1, r3, #28
 80089da:	bf04      	itt	eq
 80089dc:	091b      	lsreq	r3, r3, #4
 80089de:	3004      	addeq	r0, #4
 80089e0:	0799      	lsls	r1, r3, #30
 80089e2:	bf04      	itt	eq
 80089e4:	089b      	lsreq	r3, r3, #2
 80089e6:	3002      	addeq	r0, #2
 80089e8:	07d9      	lsls	r1, r3, #31
 80089ea:	d403      	bmi.n	80089f4 <__lo0bits+0x4e>
 80089ec:	085b      	lsrs	r3, r3, #1
 80089ee:	f100 0001 	add.w	r0, r0, #1
 80089f2:	d003      	beq.n	80089fc <__lo0bits+0x56>
 80089f4:	6013      	str	r3, [r2, #0]
 80089f6:	4770      	bx	lr
 80089f8:	2000      	movs	r0, #0
 80089fa:	4770      	bx	lr
 80089fc:	2020      	movs	r0, #32
 80089fe:	4770      	bx	lr

08008a00 <__i2b>:
 8008a00:	b510      	push	{r4, lr}
 8008a02:	460c      	mov	r4, r1
 8008a04:	2101      	movs	r1, #1
 8008a06:	f7ff ff07 	bl	8008818 <_Balloc>
 8008a0a:	4602      	mov	r2, r0
 8008a0c:	b928      	cbnz	r0, 8008a1a <__i2b+0x1a>
 8008a0e:	4b05      	ldr	r3, [pc, #20]	@ (8008a24 <__i2b+0x24>)
 8008a10:	4805      	ldr	r0, [pc, #20]	@ (8008a28 <__i2b+0x28>)
 8008a12:	f240 1145 	movw	r1, #325	@ 0x145
 8008a16:	f000 fd19 	bl	800944c <__assert_func>
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	6144      	str	r4, [r0, #20]
 8008a1e:	6103      	str	r3, [r0, #16]
 8008a20:	bd10      	pop	{r4, pc}
 8008a22:	bf00      	nop
 8008a24:	08009ba8 	.word	0x08009ba8
 8008a28:	08009bb9 	.word	0x08009bb9

08008a2c <__multiply>:
 8008a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a30:	4617      	mov	r7, r2
 8008a32:	690a      	ldr	r2, [r1, #16]
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	429a      	cmp	r2, r3
 8008a38:	bfa8      	it	ge
 8008a3a:	463b      	movge	r3, r7
 8008a3c:	4689      	mov	r9, r1
 8008a3e:	bfa4      	itt	ge
 8008a40:	460f      	movge	r7, r1
 8008a42:	4699      	movge	r9, r3
 8008a44:	693d      	ldr	r5, [r7, #16]
 8008a46:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	6879      	ldr	r1, [r7, #4]
 8008a4e:	eb05 060a 	add.w	r6, r5, sl
 8008a52:	42b3      	cmp	r3, r6
 8008a54:	b085      	sub	sp, #20
 8008a56:	bfb8      	it	lt
 8008a58:	3101      	addlt	r1, #1
 8008a5a:	f7ff fedd 	bl	8008818 <_Balloc>
 8008a5e:	b930      	cbnz	r0, 8008a6e <__multiply+0x42>
 8008a60:	4602      	mov	r2, r0
 8008a62:	4b41      	ldr	r3, [pc, #260]	@ (8008b68 <__multiply+0x13c>)
 8008a64:	4841      	ldr	r0, [pc, #260]	@ (8008b6c <__multiply+0x140>)
 8008a66:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008a6a:	f000 fcef 	bl	800944c <__assert_func>
 8008a6e:	f100 0414 	add.w	r4, r0, #20
 8008a72:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008a76:	4623      	mov	r3, r4
 8008a78:	2200      	movs	r2, #0
 8008a7a:	4573      	cmp	r3, lr
 8008a7c:	d320      	bcc.n	8008ac0 <__multiply+0x94>
 8008a7e:	f107 0814 	add.w	r8, r7, #20
 8008a82:	f109 0114 	add.w	r1, r9, #20
 8008a86:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008a8a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008a8e:	9302      	str	r3, [sp, #8]
 8008a90:	1beb      	subs	r3, r5, r7
 8008a92:	3b15      	subs	r3, #21
 8008a94:	f023 0303 	bic.w	r3, r3, #3
 8008a98:	3304      	adds	r3, #4
 8008a9a:	3715      	adds	r7, #21
 8008a9c:	42bd      	cmp	r5, r7
 8008a9e:	bf38      	it	cc
 8008aa0:	2304      	movcc	r3, #4
 8008aa2:	9301      	str	r3, [sp, #4]
 8008aa4:	9b02      	ldr	r3, [sp, #8]
 8008aa6:	9103      	str	r1, [sp, #12]
 8008aa8:	428b      	cmp	r3, r1
 8008aaa:	d80c      	bhi.n	8008ac6 <__multiply+0x9a>
 8008aac:	2e00      	cmp	r6, #0
 8008aae:	dd03      	ble.n	8008ab8 <__multiply+0x8c>
 8008ab0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d055      	beq.n	8008b64 <__multiply+0x138>
 8008ab8:	6106      	str	r6, [r0, #16]
 8008aba:	b005      	add	sp, #20
 8008abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ac0:	f843 2b04 	str.w	r2, [r3], #4
 8008ac4:	e7d9      	b.n	8008a7a <__multiply+0x4e>
 8008ac6:	f8b1 a000 	ldrh.w	sl, [r1]
 8008aca:	f1ba 0f00 	cmp.w	sl, #0
 8008ace:	d01f      	beq.n	8008b10 <__multiply+0xe4>
 8008ad0:	46c4      	mov	ip, r8
 8008ad2:	46a1      	mov	r9, r4
 8008ad4:	2700      	movs	r7, #0
 8008ad6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ada:	f8d9 3000 	ldr.w	r3, [r9]
 8008ade:	fa1f fb82 	uxth.w	fp, r2
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	fb0a 330b 	mla	r3, sl, fp, r3
 8008ae8:	443b      	add	r3, r7
 8008aea:	f8d9 7000 	ldr.w	r7, [r9]
 8008aee:	0c12      	lsrs	r2, r2, #16
 8008af0:	0c3f      	lsrs	r7, r7, #16
 8008af2:	fb0a 7202 	mla	r2, sl, r2, r7
 8008af6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008afa:	b29b      	uxth	r3, r3
 8008afc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b00:	4565      	cmp	r5, ip
 8008b02:	f849 3b04 	str.w	r3, [r9], #4
 8008b06:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008b0a:	d8e4      	bhi.n	8008ad6 <__multiply+0xaa>
 8008b0c:	9b01      	ldr	r3, [sp, #4]
 8008b0e:	50e7      	str	r7, [r4, r3]
 8008b10:	9b03      	ldr	r3, [sp, #12]
 8008b12:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008b16:	3104      	adds	r1, #4
 8008b18:	f1b9 0f00 	cmp.w	r9, #0
 8008b1c:	d020      	beq.n	8008b60 <__multiply+0x134>
 8008b1e:	6823      	ldr	r3, [r4, #0]
 8008b20:	4647      	mov	r7, r8
 8008b22:	46a4      	mov	ip, r4
 8008b24:	f04f 0a00 	mov.w	sl, #0
 8008b28:	f8b7 b000 	ldrh.w	fp, [r7]
 8008b2c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008b30:	fb09 220b 	mla	r2, r9, fp, r2
 8008b34:	4452      	add	r2, sl
 8008b36:	b29b      	uxth	r3, r3
 8008b38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b3c:	f84c 3b04 	str.w	r3, [ip], #4
 8008b40:	f857 3b04 	ldr.w	r3, [r7], #4
 8008b44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b48:	f8bc 3000 	ldrh.w	r3, [ip]
 8008b4c:	fb09 330a 	mla	r3, r9, sl, r3
 8008b50:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008b54:	42bd      	cmp	r5, r7
 8008b56:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b5a:	d8e5      	bhi.n	8008b28 <__multiply+0xfc>
 8008b5c:	9a01      	ldr	r2, [sp, #4]
 8008b5e:	50a3      	str	r3, [r4, r2]
 8008b60:	3404      	adds	r4, #4
 8008b62:	e79f      	b.n	8008aa4 <__multiply+0x78>
 8008b64:	3e01      	subs	r6, #1
 8008b66:	e7a1      	b.n	8008aac <__multiply+0x80>
 8008b68:	08009ba8 	.word	0x08009ba8
 8008b6c:	08009bb9 	.word	0x08009bb9

08008b70 <__pow5mult>:
 8008b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b74:	4615      	mov	r5, r2
 8008b76:	f012 0203 	ands.w	r2, r2, #3
 8008b7a:	4607      	mov	r7, r0
 8008b7c:	460e      	mov	r6, r1
 8008b7e:	d007      	beq.n	8008b90 <__pow5mult+0x20>
 8008b80:	4c25      	ldr	r4, [pc, #148]	@ (8008c18 <__pow5mult+0xa8>)
 8008b82:	3a01      	subs	r2, #1
 8008b84:	2300      	movs	r3, #0
 8008b86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b8a:	f7ff fea7 	bl	80088dc <__multadd>
 8008b8e:	4606      	mov	r6, r0
 8008b90:	10ad      	asrs	r5, r5, #2
 8008b92:	d03d      	beq.n	8008c10 <__pow5mult+0xa0>
 8008b94:	69fc      	ldr	r4, [r7, #28]
 8008b96:	b97c      	cbnz	r4, 8008bb8 <__pow5mult+0x48>
 8008b98:	2010      	movs	r0, #16
 8008b9a:	f7ff fd87 	bl	80086ac <malloc>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	61f8      	str	r0, [r7, #28]
 8008ba2:	b928      	cbnz	r0, 8008bb0 <__pow5mult+0x40>
 8008ba4:	4b1d      	ldr	r3, [pc, #116]	@ (8008c1c <__pow5mult+0xac>)
 8008ba6:	481e      	ldr	r0, [pc, #120]	@ (8008c20 <__pow5mult+0xb0>)
 8008ba8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008bac:	f000 fc4e 	bl	800944c <__assert_func>
 8008bb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008bb4:	6004      	str	r4, [r0, #0]
 8008bb6:	60c4      	str	r4, [r0, #12]
 8008bb8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008bbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008bc0:	b94c      	cbnz	r4, 8008bd6 <__pow5mult+0x66>
 8008bc2:	f240 2171 	movw	r1, #625	@ 0x271
 8008bc6:	4638      	mov	r0, r7
 8008bc8:	f7ff ff1a 	bl	8008a00 <__i2b>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	f8c8 0008 	str.w	r0, [r8, #8]
 8008bd2:	4604      	mov	r4, r0
 8008bd4:	6003      	str	r3, [r0, #0]
 8008bd6:	f04f 0900 	mov.w	r9, #0
 8008bda:	07eb      	lsls	r3, r5, #31
 8008bdc:	d50a      	bpl.n	8008bf4 <__pow5mult+0x84>
 8008bde:	4631      	mov	r1, r6
 8008be0:	4622      	mov	r2, r4
 8008be2:	4638      	mov	r0, r7
 8008be4:	f7ff ff22 	bl	8008a2c <__multiply>
 8008be8:	4631      	mov	r1, r6
 8008bea:	4680      	mov	r8, r0
 8008bec:	4638      	mov	r0, r7
 8008bee:	f7ff fe53 	bl	8008898 <_Bfree>
 8008bf2:	4646      	mov	r6, r8
 8008bf4:	106d      	asrs	r5, r5, #1
 8008bf6:	d00b      	beq.n	8008c10 <__pow5mult+0xa0>
 8008bf8:	6820      	ldr	r0, [r4, #0]
 8008bfa:	b938      	cbnz	r0, 8008c0c <__pow5mult+0x9c>
 8008bfc:	4622      	mov	r2, r4
 8008bfe:	4621      	mov	r1, r4
 8008c00:	4638      	mov	r0, r7
 8008c02:	f7ff ff13 	bl	8008a2c <__multiply>
 8008c06:	6020      	str	r0, [r4, #0]
 8008c08:	f8c0 9000 	str.w	r9, [r0]
 8008c0c:	4604      	mov	r4, r0
 8008c0e:	e7e4      	b.n	8008bda <__pow5mult+0x6a>
 8008c10:	4630      	mov	r0, r6
 8008c12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c16:	bf00      	nop
 8008c18:	08009c6c 	.word	0x08009c6c
 8008c1c:	08009b39 	.word	0x08009b39
 8008c20:	08009bb9 	.word	0x08009bb9

08008c24 <__lshift>:
 8008c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c28:	460c      	mov	r4, r1
 8008c2a:	6849      	ldr	r1, [r1, #4]
 8008c2c:	6923      	ldr	r3, [r4, #16]
 8008c2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008c32:	68a3      	ldr	r3, [r4, #8]
 8008c34:	4607      	mov	r7, r0
 8008c36:	4691      	mov	r9, r2
 8008c38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c3c:	f108 0601 	add.w	r6, r8, #1
 8008c40:	42b3      	cmp	r3, r6
 8008c42:	db0b      	blt.n	8008c5c <__lshift+0x38>
 8008c44:	4638      	mov	r0, r7
 8008c46:	f7ff fde7 	bl	8008818 <_Balloc>
 8008c4a:	4605      	mov	r5, r0
 8008c4c:	b948      	cbnz	r0, 8008c62 <__lshift+0x3e>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	4b28      	ldr	r3, [pc, #160]	@ (8008cf4 <__lshift+0xd0>)
 8008c52:	4829      	ldr	r0, [pc, #164]	@ (8008cf8 <__lshift+0xd4>)
 8008c54:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008c58:	f000 fbf8 	bl	800944c <__assert_func>
 8008c5c:	3101      	adds	r1, #1
 8008c5e:	005b      	lsls	r3, r3, #1
 8008c60:	e7ee      	b.n	8008c40 <__lshift+0x1c>
 8008c62:	2300      	movs	r3, #0
 8008c64:	f100 0114 	add.w	r1, r0, #20
 8008c68:	f100 0210 	add.w	r2, r0, #16
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	4553      	cmp	r3, sl
 8008c70:	db33      	blt.n	8008cda <__lshift+0xb6>
 8008c72:	6920      	ldr	r0, [r4, #16]
 8008c74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c78:	f104 0314 	add.w	r3, r4, #20
 8008c7c:	f019 091f 	ands.w	r9, r9, #31
 8008c80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c88:	d02b      	beq.n	8008ce2 <__lshift+0xbe>
 8008c8a:	f1c9 0e20 	rsb	lr, r9, #32
 8008c8e:	468a      	mov	sl, r1
 8008c90:	2200      	movs	r2, #0
 8008c92:	6818      	ldr	r0, [r3, #0]
 8008c94:	fa00 f009 	lsl.w	r0, r0, r9
 8008c98:	4310      	orrs	r0, r2
 8008c9a:	f84a 0b04 	str.w	r0, [sl], #4
 8008c9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ca2:	459c      	cmp	ip, r3
 8008ca4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008ca8:	d8f3      	bhi.n	8008c92 <__lshift+0x6e>
 8008caa:	ebac 0304 	sub.w	r3, ip, r4
 8008cae:	3b15      	subs	r3, #21
 8008cb0:	f023 0303 	bic.w	r3, r3, #3
 8008cb4:	3304      	adds	r3, #4
 8008cb6:	f104 0015 	add.w	r0, r4, #21
 8008cba:	4560      	cmp	r0, ip
 8008cbc:	bf88      	it	hi
 8008cbe:	2304      	movhi	r3, #4
 8008cc0:	50ca      	str	r2, [r1, r3]
 8008cc2:	b10a      	cbz	r2, 8008cc8 <__lshift+0xa4>
 8008cc4:	f108 0602 	add.w	r6, r8, #2
 8008cc8:	3e01      	subs	r6, #1
 8008cca:	4638      	mov	r0, r7
 8008ccc:	612e      	str	r6, [r5, #16]
 8008cce:	4621      	mov	r1, r4
 8008cd0:	f7ff fde2 	bl	8008898 <_Bfree>
 8008cd4:	4628      	mov	r0, r5
 8008cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cda:	f842 0f04 	str.w	r0, [r2, #4]!
 8008cde:	3301      	adds	r3, #1
 8008ce0:	e7c5      	b.n	8008c6e <__lshift+0x4a>
 8008ce2:	3904      	subs	r1, #4
 8008ce4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ce8:	f841 2f04 	str.w	r2, [r1, #4]!
 8008cec:	459c      	cmp	ip, r3
 8008cee:	d8f9      	bhi.n	8008ce4 <__lshift+0xc0>
 8008cf0:	e7ea      	b.n	8008cc8 <__lshift+0xa4>
 8008cf2:	bf00      	nop
 8008cf4:	08009ba8 	.word	0x08009ba8
 8008cf8:	08009bb9 	.word	0x08009bb9

08008cfc <__mcmp>:
 8008cfc:	690a      	ldr	r2, [r1, #16]
 8008cfe:	4603      	mov	r3, r0
 8008d00:	6900      	ldr	r0, [r0, #16]
 8008d02:	1a80      	subs	r0, r0, r2
 8008d04:	b530      	push	{r4, r5, lr}
 8008d06:	d10e      	bne.n	8008d26 <__mcmp+0x2a>
 8008d08:	3314      	adds	r3, #20
 8008d0a:	3114      	adds	r1, #20
 8008d0c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008d10:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008d14:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008d18:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008d1c:	4295      	cmp	r5, r2
 8008d1e:	d003      	beq.n	8008d28 <__mcmp+0x2c>
 8008d20:	d205      	bcs.n	8008d2e <__mcmp+0x32>
 8008d22:	f04f 30ff 	mov.w	r0, #4294967295
 8008d26:	bd30      	pop	{r4, r5, pc}
 8008d28:	42a3      	cmp	r3, r4
 8008d2a:	d3f3      	bcc.n	8008d14 <__mcmp+0x18>
 8008d2c:	e7fb      	b.n	8008d26 <__mcmp+0x2a>
 8008d2e:	2001      	movs	r0, #1
 8008d30:	e7f9      	b.n	8008d26 <__mcmp+0x2a>
	...

08008d34 <__mdiff>:
 8008d34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d38:	4689      	mov	r9, r1
 8008d3a:	4606      	mov	r6, r0
 8008d3c:	4611      	mov	r1, r2
 8008d3e:	4648      	mov	r0, r9
 8008d40:	4614      	mov	r4, r2
 8008d42:	f7ff ffdb 	bl	8008cfc <__mcmp>
 8008d46:	1e05      	subs	r5, r0, #0
 8008d48:	d112      	bne.n	8008d70 <__mdiff+0x3c>
 8008d4a:	4629      	mov	r1, r5
 8008d4c:	4630      	mov	r0, r6
 8008d4e:	f7ff fd63 	bl	8008818 <_Balloc>
 8008d52:	4602      	mov	r2, r0
 8008d54:	b928      	cbnz	r0, 8008d62 <__mdiff+0x2e>
 8008d56:	4b3f      	ldr	r3, [pc, #252]	@ (8008e54 <__mdiff+0x120>)
 8008d58:	f240 2137 	movw	r1, #567	@ 0x237
 8008d5c:	483e      	ldr	r0, [pc, #248]	@ (8008e58 <__mdiff+0x124>)
 8008d5e:	f000 fb75 	bl	800944c <__assert_func>
 8008d62:	2301      	movs	r3, #1
 8008d64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d68:	4610      	mov	r0, r2
 8008d6a:	b003      	add	sp, #12
 8008d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d70:	bfbc      	itt	lt
 8008d72:	464b      	movlt	r3, r9
 8008d74:	46a1      	movlt	r9, r4
 8008d76:	4630      	mov	r0, r6
 8008d78:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008d7c:	bfba      	itte	lt
 8008d7e:	461c      	movlt	r4, r3
 8008d80:	2501      	movlt	r5, #1
 8008d82:	2500      	movge	r5, #0
 8008d84:	f7ff fd48 	bl	8008818 <_Balloc>
 8008d88:	4602      	mov	r2, r0
 8008d8a:	b918      	cbnz	r0, 8008d94 <__mdiff+0x60>
 8008d8c:	4b31      	ldr	r3, [pc, #196]	@ (8008e54 <__mdiff+0x120>)
 8008d8e:	f240 2145 	movw	r1, #581	@ 0x245
 8008d92:	e7e3      	b.n	8008d5c <__mdiff+0x28>
 8008d94:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008d98:	6926      	ldr	r6, [r4, #16]
 8008d9a:	60c5      	str	r5, [r0, #12]
 8008d9c:	f109 0310 	add.w	r3, r9, #16
 8008da0:	f109 0514 	add.w	r5, r9, #20
 8008da4:	f104 0e14 	add.w	lr, r4, #20
 8008da8:	f100 0b14 	add.w	fp, r0, #20
 8008dac:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008db0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008db4:	9301      	str	r3, [sp, #4]
 8008db6:	46d9      	mov	r9, fp
 8008db8:	f04f 0c00 	mov.w	ip, #0
 8008dbc:	9b01      	ldr	r3, [sp, #4]
 8008dbe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008dc2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008dc6:	9301      	str	r3, [sp, #4]
 8008dc8:	fa1f f38a 	uxth.w	r3, sl
 8008dcc:	4619      	mov	r1, r3
 8008dce:	b283      	uxth	r3, r0
 8008dd0:	1acb      	subs	r3, r1, r3
 8008dd2:	0c00      	lsrs	r0, r0, #16
 8008dd4:	4463      	add	r3, ip
 8008dd6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008dda:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008dde:	b29b      	uxth	r3, r3
 8008de0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008de4:	4576      	cmp	r6, lr
 8008de6:	f849 3b04 	str.w	r3, [r9], #4
 8008dea:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008dee:	d8e5      	bhi.n	8008dbc <__mdiff+0x88>
 8008df0:	1b33      	subs	r3, r6, r4
 8008df2:	3b15      	subs	r3, #21
 8008df4:	f023 0303 	bic.w	r3, r3, #3
 8008df8:	3415      	adds	r4, #21
 8008dfa:	3304      	adds	r3, #4
 8008dfc:	42a6      	cmp	r6, r4
 8008dfe:	bf38      	it	cc
 8008e00:	2304      	movcc	r3, #4
 8008e02:	441d      	add	r5, r3
 8008e04:	445b      	add	r3, fp
 8008e06:	461e      	mov	r6, r3
 8008e08:	462c      	mov	r4, r5
 8008e0a:	4544      	cmp	r4, r8
 8008e0c:	d30e      	bcc.n	8008e2c <__mdiff+0xf8>
 8008e0e:	f108 0103 	add.w	r1, r8, #3
 8008e12:	1b49      	subs	r1, r1, r5
 8008e14:	f021 0103 	bic.w	r1, r1, #3
 8008e18:	3d03      	subs	r5, #3
 8008e1a:	45a8      	cmp	r8, r5
 8008e1c:	bf38      	it	cc
 8008e1e:	2100      	movcc	r1, #0
 8008e20:	440b      	add	r3, r1
 8008e22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008e26:	b191      	cbz	r1, 8008e4e <__mdiff+0x11a>
 8008e28:	6117      	str	r7, [r2, #16]
 8008e2a:	e79d      	b.n	8008d68 <__mdiff+0x34>
 8008e2c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008e30:	46e6      	mov	lr, ip
 8008e32:	0c08      	lsrs	r0, r1, #16
 8008e34:	fa1c fc81 	uxtah	ip, ip, r1
 8008e38:	4471      	add	r1, lr
 8008e3a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008e3e:	b289      	uxth	r1, r1
 8008e40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008e44:	f846 1b04 	str.w	r1, [r6], #4
 8008e48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008e4c:	e7dd      	b.n	8008e0a <__mdiff+0xd6>
 8008e4e:	3f01      	subs	r7, #1
 8008e50:	e7e7      	b.n	8008e22 <__mdiff+0xee>
 8008e52:	bf00      	nop
 8008e54:	08009ba8 	.word	0x08009ba8
 8008e58:	08009bb9 	.word	0x08009bb9

08008e5c <__d2b>:
 8008e5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e60:	460f      	mov	r7, r1
 8008e62:	2101      	movs	r1, #1
 8008e64:	ec59 8b10 	vmov	r8, r9, d0
 8008e68:	4616      	mov	r6, r2
 8008e6a:	f7ff fcd5 	bl	8008818 <_Balloc>
 8008e6e:	4604      	mov	r4, r0
 8008e70:	b930      	cbnz	r0, 8008e80 <__d2b+0x24>
 8008e72:	4602      	mov	r2, r0
 8008e74:	4b23      	ldr	r3, [pc, #140]	@ (8008f04 <__d2b+0xa8>)
 8008e76:	4824      	ldr	r0, [pc, #144]	@ (8008f08 <__d2b+0xac>)
 8008e78:	f240 310f 	movw	r1, #783	@ 0x30f
 8008e7c:	f000 fae6 	bl	800944c <__assert_func>
 8008e80:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e84:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e88:	b10d      	cbz	r5, 8008e8e <__d2b+0x32>
 8008e8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e8e:	9301      	str	r3, [sp, #4]
 8008e90:	f1b8 0300 	subs.w	r3, r8, #0
 8008e94:	d023      	beq.n	8008ede <__d2b+0x82>
 8008e96:	4668      	mov	r0, sp
 8008e98:	9300      	str	r3, [sp, #0]
 8008e9a:	f7ff fd84 	bl	80089a6 <__lo0bits>
 8008e9e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008ea2:	b1d0      	cbz	r0, 8008eda <__d2b+0x7e>
 8008ea4:	f1c0 0320 	rsb	r3, r0, #32
 8008ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8008eac:	430b      	orrs	r3, r1
 8008eae:	40c2      	lsrs	r2, r0
 8008eb0:	6163      	str	r3, [r4, #20]
 8008eb2:	9201      	str	r2, [sp, #4]
 8008eb4:	9b01      	ldr	r3, [sp, #4]
 8008eb6:	61a3      	str	r3, [r4, #24]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	bf0c      	ite	eq
 8008ebc:	2201      	moveq	r2, #1
 8008ebe:	2202      	movne	r2, #2
 8008ec0:	6122      	str	r2, [r4, #16]
 8008ec2:	b1a5      	cbz	r5, 8008eee <__d2b+0x92>
 8008ec4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008ec8:	4405      	add	r5, r0
 8008eca:	603d      	str	r5, [r7, #0]
 8008ecc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008ed0:	6030      	str	r0, [r6, #0]
 8008ed2:	4620      	mov	r0, r4
 8008ed4:	b003      	add	sp, #12
 8008ed6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008eda:	6161      	str	r1, [r4, #20]
 8008edc:	e7ea      	b.n	8008eb4 <__d2b+0x58>
 8008ede:	a801      	add	r0, sp, #4
 8008ee0:	f7ff fd61 	bl	80089a6 <__lo0bits>
 8008ee4:	9b01      	ldr	r3, [sp, #4]
 8008ee6:	6163      	str	r3, [r4, #20]
 8008ee8:	3020      	adds	r0, #32
 8008eea:	2201      	movs	r2, #1
 8008eec:	e7e8      	b.n	8008ec0 <__d2b+0x64>
 8008eee:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ef2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008ef6:	6038      	str	r0, [r7, #0]
 8008ef8:	6918      	ldr	r0, [r3, #16]
 8008efa:	f7ff fd35 	bl	8008968 <__hi0bits>
 8008efe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008f02:	e7e5      	b.n	8008ed0 <__d2b+0x74>
 8008f04:	08009ba8 	.word	0x08009ba8
 8008f08:	08009bb9 	.word	0x08009bb9

08008f0c <__sfputc_r>:
 8008f0c:	6893      	ldr	r3, [r2, #8]
 8008f0e:	3b01      	subs	r3, #1
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	b410      	push	{r4}
 8008f14:	6093      	str	r3, [r2, #8]
 8008f16:	da08      	bge.n	8008f2a <__sfputc_r+0x1e>
 8008f18:	6994      	ldr	r4, [r2, #24]
 8008f1a:	42a3      	cmp	r3, r4
 8008f1c:	db01      	blt.n	8008f22 <__sfputc_r+0x16>
 8008f1e:	290a      	cmp	r1, #10
 8008f20:	d103      	bne.n	8008f2a <__sfputc_r+0x1e>
 8008f22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f26:	f000 b9df 	b.w	80092e8 <__swbuf_r>
 8008f2a:	6813      	ldr	r3, [r2, #0]
 8008f2c:	1c58      	adds	r0, r3, #1
 8008f2e:	6010      	str	r0, [r2, #0]
 8008f30:	7019      	strb	r1, [r3, #0]
 8008f32:	4608      	mov	r0, r1
 8008f34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f38:	4770      	bx	lr

08008f3a <__sfputs_r>:
 8008f3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f3c:	4606      	mov	r6, r0
 8008f3e:	460f      	mov	r7, r1
 8008f40:	4614      	mov	r4, r2
 8008f42:	18d5      	adds	r5, r2, r3
 8008f44:	42ac      	cmp	r4, r5
 8008f46:	d101      	bne.n	8008f4c <__sfputs_r+0x12>
 8008f48:	2000      	movs	r0, #0
 8008f4a:	e007      	b.n	8008f5c <__sfputs_r+0x22>
 8008f4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f50:	463a      	mov	r2, r7
 8008f52:	4630      	mov	r0, r6
 8008f54:	f7ff ffda 	bl	8008f0c <__sfputc_r>
 8008f58:	1c43      	adds	r3, r0, #1
 8008f5a:	d1f3      	bne.n	8008f44 <__sfputs_r+0xa>
 8008f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008f60 <_vfiprintf_r>:
 8008f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f64:	460d      	mov	r5, r1
 8008f66:	b09d      	sub	sp, #116	@ 0x74
 8008f68:	4614      	mov	r4, r2
 8008f6a:	4698      	mov	r8, r3
 8008f6c:	4606      	mov	r6, r0
 8008f6e:	b118      	cbz	r0, 8008f78 <_vfiprintf_r+0x18>
 8008f70:	6a03      	ldr	r3, [r0, #32]
 8008f72:	b90b      	cbnz	r3, 8008f78 <_vfiprintf_r+0x18>
 8008f74:	f7fe fbec 	bl	8007750 <__sinit>
 8008f78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f7a:	07d9      	lsls	r1, r3, #31
 8008f7c:	d405      	bmi.n	8008f8a <_vfiprintf_r+0x2a>
 8008f7e:	89ab      	ldrh	r3, [r5, #12]
 8008f80:	059a      	lsls	r2, r3, #22
 8008f82:	d402      	bmi.n	8008f8a <_vfiprintf_r+0x2a>
 8008f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f86:	f7fe fcec 	bl	8007962 <__retarget_lock_acquire_recursive>
 8008f8a:	89ab      	ldrh	r3, [r5, #12]
 8008f8c:	071b      	lsls	r3, r3, #28
 8008f8e:	d501      	bpl.n	8008f94 <_vfiprintf_r+0x34>
 8008f90:	692b      	ldr	r3, [r5, #16]
 8008f92:	b99b      	cbnz	r3, 8008fbc <_vfiprintf_r+0x5c>
 8008f94:	4629      	mov	r1, r5
 8008f96:	4630      	mov	r0, r6
 8008f98:	f000 f9e4 	bl	8009364 <__swsetup_r>
 8008f9c:	b170      	cbz	r0, 8008fbc <_vfiprintf_r+0x5c>
 8008f9e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fa0:	07dc      	lsls	r4, r3, #31
 8008fa2:	d504      	bpl.n	8008fae <_vfiprintf_r+0x4e>
 8008fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa8:	b01d      	add	sp, #116	@ 0x74
 8008faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fae:	89ab      	ldrh	r3, [r5, #12]
 8008fb0:	0598      	lsls	r0, r3, #22
 8008fb2:	d4f7      	bmi.n	8008fa4 <_vfiprintf_r+0x44>
 8008fb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fb6:	f7fe fcd5 	bl	8007964 <__retarget_lock_release_recursive>
 8008fba:	e7f3      	b.n	8008fa4 <_vfiprintf_r+0x44>
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fc0:	2320      	movs	r3, #32
 8008fc2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008fc6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008fca:	2330      	movs	r3, #48	@ 0x30
 8008fcc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800917c <_vfiprintf_r+0x21c>
 8008fd0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008fd4:	f04f 0901 	mov.w	r9, #1
 8008fd8:	4623      	mov	r3, r4
 8008fda:	469a      	mov	sl, r3
 8008fdc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fe0:	b10a      	cbz	r2, 8008fe6 <_vfiprintf_r+0x86>
 8008fe2:	2a25      	cmp	r2, #37	@ 0x25
 8008fe4:	d1f9      	bne.n	8008fda <_vfiprintf_r+0x7a>
 8008fe6:	ebba 0b04 	subs.w	fp, sl, r4
 8008fea:	d00b      	beq.n	8009004 <_vfiprintf_r+0xa4>
 8008fec:	465b      	mov	r3, fp
 8008fee:	4622      	mov	r2, r4
 8008ff0:	4629      	mov	r1, r5
 8008ff2:	4630      	mov	r0, r6
 8008ff4:	f7ff ffa1 	bl	8008f3a <__sfputs_r>
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	f000 80a7 	beq.w	800914c <_vfiprintf_r+0x1ec>
 8008ffe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009000:	445a      	add	r2, fp
 8009002:	9209      	str	r2, [sp, #36]	@ 0x24
 8009004:	f89a 3000 	ldrb.w	r3, [sl]
 8009008:	2b00      	cmp	r3, #0
 800900a:	f000 809f 	beq.w	800914c <_vfiprintf_r+0x1ec>
 800900e:	2300      	movs	r3, #0
 8009010:	f04f 32ff 	mov.w	r2, #4294967295
 8009014:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009018:	f10a 0a01 	add.w	sl, sl, #1
 800901c:	9304      	str	r3, [sp, #16]
 800901e:	9307      	str	r3, [sp, #28]
 8009020:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009024:	931a      	str	r3, [sp, #104]	@ 0x68
 8009026:	4654      	mov	r4, sl
 8009028:	2205      	movs	r2, #5
 800902a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800902e:	4853      	ldr	r0, [pc, #332]	@ (800917c <_vfiprintf_r+0x21c>)
 8009030:	f7f7 f8ce 	bl	80001d0 <memchr>
 8009034:	9a04      	ldr	r2, [sp, #16]
 8009036:	b9d8      	cbnz	r0, 8009070 <_vfiprintf_r+0x110>
 8009038:	06d1      	lsls	r1, r2, #27
 800903a:	bf44      	itt	mi
 800903c:	2320      	movmi	r3, #32
 800903e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009042:	0713      	lsls	r3, r2, #28
 8009044:	bf44      	itt	mi
 8009046:	232b      	movmi	r3, #43	@ 0x2b
 8009048:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800904c:	f89a 3000 	ldrb.w	r3, [sl]
 8009050:	2b2a      	cmp	r3, #42	@ 0x2a
 8009052:	d015      	beq.n	8009080 <_vfiprintf_r+0x120>
 8009054:	9a07      	ldr	r2, [sp, #28]
 8009056:	4654      	mov	r4, sl
 8009058:	2000      	movs	r0, #0
 800905a:	f04f 0c0a 	mov.w	ip, #10
 800905e:	4621      	mov	r1, r4
 8009060:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009064:	3b30      	subs	r3, #48	@ 0x30
 8009066:	2b09      	cmp	r3, #9
 8009068:	d94b      	bls.n	8009102 <_vfiprintf_r+0x1a2>
 800906a:	b1b0      	cbz	r0, 800909a <_vfiprintf_r+0x13a>
 800906c:	9207      	str	r2, [sp, #28]
 800906e:	e014      	b.n	800909a <_vfiprintf_r+0x13a>
 8009070:	eba0 0308 	sub.w	r3, r0, r8
 8009074:	fa09 f303 	lsl.w	r3, r9, r3
 8009078:	4313      	orrs	r3, r2
 800907a:	9304      	str	r3, [sp, #16]
 800907c:	46a2      	mov	sl, r4
 800907e:	e7d2      	b.n	8009026 <_vfiprintf_r+0xc6>
 8009080:	9b03      	ldr	r3, [sp, #12]
 8009082:	1d19      	adds	r1, r3, #4
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	9103      	str	r1, [sp, #12]
 8009088:	2b00      	cmp	r3, #0
 800908a:	bfbb      	ittet	lt
 800908c:	425b      	neglt	r3, r3
 800908e:	f042 0202 	orrlt.w	r2, r2, #2
 8009092:	9307      	strge	r3, [sp, #28]
 8009094:	9307      	strlt	r3, [sp, #28]
 8009096:	bfb8      	it	lt
 8009098:	9204      	strlt	r2, [sp, #16]
 800909a:	7823      	ldrb	r3, [r4, #0]
 800909c:	2b2e      	cmp	r3, #46	@ 0x2e
 800909e:	d10a      	bne.n	80090b6 <_vfiprintf_r+0x156>
 80090a0:	7863      	ldrb	r3, [r4, #1]
 80090a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80090a4:	d132      	bne.n	800910c <_vfiprintf_r+0x1ac>
 80090a6:	9b03      	ldr	r3, [sp, #12]
 80090a8:	1d1a      	adds	r2, r3, #4
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	9203      	str	r2, [sp, #12]
 80090ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80090b2:	3402      	adds	r4, #2
 80090b4:	9305      	str	r3, [sp, #20]
 80090b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800918c <_vfiprintf_r+0x22c>
 80090ba:	7821      	ldrb	r1, [r4, #0]
 80090bc:	2203      	movs	r2, #3
 80090be:	4650      	mov	r0, sl
 80090c0:	f7f7 f886 	bl	80001d0 <memchr>
 80090c4:	b138      	cbz	r0, 80090d6 <_vfiprintf_r+0x176>
 80090c6:	9b04      	ldr	r3, [sp, #16]
 80090c8:	eba0 000a 	sub.w	r0, r0, sl
 80090cc:	2240      	movs	r2, #64	@ 0x40
 80090ce:	4082      	lsls	r2, r0
 80090d0:	4313      	orrs	r3, r2
 80090d2:	3401      	adds	r4, #1
 80090d4:	9304      	str	r3, [sp, #16]
 80090d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090da:	4829      	ldr	r0, [pc, #164]	@ (8009180 <_vfiprintf_r+0x220>)
 80090dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80090e0:	2206      	movs	r2, #6
 80090e2:	f7f7 f875 	bl	80001d0 <memchr>
 80090e6:	2800      	cmp	r0, #0
 80090e8:	d03f      	beq.n	800916a <_vfiprintf_r+0x20a>
 80090ea:	4b26      	ldr	r3, [pc, #152]	@ (8009184 <_vfiprintf_r+0x224>)
 80090ec:	bb1b      	cbnz	r3, 8009136 <_vfiprintf_r+0x1d6>
 80090ee:	9b03      	ldr	r3, [sp, #12]
 80090f0:	3307      	adds	r3, #7
 80090f2:	f023 0307 	bic.w	r3, r3, #7
 80090f6:	3308      	adds	r3, #8
 80090f8:	9303      	str	r3, [sp, #12]
 80090fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090fc:	443b      	add	r3, r7
 80090fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8009100:	e76a      	b.n	8008fd8 <_vfiprintf_r+0x78>
 8009102:	fb0c 3202 	mla	r2, ip, r2, r3
 8009106:	460c      	mov	r4, r1
 8009108:	2001      	movs	r0, #1
 800910a:	e7a8      	b.n	800905e <_vfiprintf_r+0xfe>
 800910c:	2300      	movs	r3, #0
 800910e:	3401      	adds	r4, #1
 8009110:	9305      	str	r3, [sp, #20]
 8009112:	4619      	mov	r1, r3
 8009114:	f04f 0c0a 	mov.w	ip, #10
 8009118:	4620      	mov	r0, r4
 800911a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800911e:	3a30      	subs	r2, #48	@ 0x30
 8009120:	2a09      	cmp	r2, #9
 8009122:	d903      	bls.n	800912c <_vfiprintf_r+0x1cc>
 8009124:	2b00      	cmp	r3, #0
 8009126:	d0c6      	beq.n	80090b6 <_vfiprintf_r+0x156>
 8009128:	9105      	str	r1, [sp, #20]
 800912a:	e7c4      	b.n	80090b6 <_vfiprintf_r+0x156>
 800912c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009130:	4604      	mov	r4, r0
 8009132:	2301      	movs	r3, #1
 8009134:	e7f0      	b.n	8009118 <_vfiprintf_r+0x1b8>
 8009136:	ab03      	add	r3, sp, #12
 8009138:	9300      	str	r3, [sp, #0]
 800913a:	462a      	mov	r2, r5
 800913c:	4b12      	ldr	r3, [pc, #72]	@ (8009188 <_vfiprintf_r+0x228>)
 800913e:	a904      	add	r1, sp, #16
 8009140:	4630      	mov	r0, r6
 8009142:	f7fd fec3 	bl	8006ecc <_printf_float>
 8009146:	4607      	mov	r7, r0
 8009148:	1c78      	adds	r0, r7, #1
 800914a:	d1d6      	bne.n	80090fa <_vfiprintf_r+0x19a>
 800914c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800914e:	07d9      	lsls	r1, r3, #31
 8009150:	d405      	bmi.n	800915e <_vfiprintf_r+0x1fe>
 8009152:	89ab      	ldrh	r3, [r5, #12]
 8009154:	059a      	lsls	r2, r3, #22
 8009156:	d402      	bmi.n	800915e <_vfiprintf_r+0x1fe>
 8009158:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800915a:	f7fe fc03 	bl	8007964 <__retarget_lock_release_recursive>
 800915e:	89ab      	ldrh	r3, [r5, #12]
 8009160:	065b      	lsls	r3, r3, #25
 8009162:	f53f af1f 	bmi.w	8008fa4 <_vfiprintf_r+0x44>
 8009166:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009168:	e71e      	b.n	8008fa8 <_vfiprintf_r+0x48>
 800916a:	ab03      	add	r3, sp, #12
 800916c:	9300      	str	r3, [sp, #0]
 800916e:	462a      	mov	r2, r5
 8009170:	4b05      	ldr	r3, [pc, #20]	@ (8009188 <_vfiprintf_r+0x228>)
 8009172:	a904      	add	r1, sp, #16
 8009174:	4630      	mov	r0, r6
 8009176:	f7fe f941 	bl	80073fc <_printf_i>
 800917a:	e7e4      	b.n	8009146 <_vfiprintf_r+0x1e6>
 800917c:	08009c12 	.word	0x08009c12
 8009180:	08009c1c 	.word	0x08009c1c
 8009184:	08006ecd 	.word	0x08006ecd
 8009188:	08008f3b 	.word	0x08008f3b
 800918c:	08009c18 	.word	0x08009c18

08009190 <__sflush_r>:
 8009190:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009198:	0716      	lsls	r6, r2, #28
 800919a:	4605      	mov	r5, r0
 800919c:	460c      	mov	r4, r1
 800919e:	d454      	bmi.n	800924a <__sflush_r+0xba>
 80091a0:	684b      	ldr	r3, [r1, #4]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	dc02      	bgt.n	80091ac <__sflush_r+0x1c>
 80091a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	dd48      	ble.n	800923e <__sflush_r+0xae>
 80091ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091ae:	2e00      	cmp	r6, #0
 80091b0:	d045      	beq.n	800923e <__sflush_r+0xae>
 80091b2:	2300      	movs	r3, #0
 80091b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80091b8:	682f      	ldr	r7, [r5, #0]
 80091ba:	6a21      	ldr	r1, [r4, #32]
 80091bc:	602b      	str	r3, [r5, #0]
 80091be:	d030      	beq.n	8009222 <__sflush_r+0x92>
 80091c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80091c2:	89a3      	ldrh	r3, [r4, #12]
 80091c4:	0759      	lsls	r1, r3, #29
 80091c6:	d505      	bpl.n	80091d4 <__sflush_r+0x44>
 80091c8:	6863      	ldr	r3, [r4, #4]
 80091ca:	1ad2      	subs	r2, r2, r3
 80091cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80091ce:	b10b      	cbz	r3, 80091d4 <__sflush_r+0x44>
 80091d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80091d2:	1ad2      	subs	r2, r2, r3
 80091d4:	2300      	movs	r3, #0
 80091d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091d8:	6a21      	ldr	r1, [r4, #32]
 80091da:	4628      	mov	r0, r5
 80091dc:	47b0      	blx	r6
 80091de:	1c43      	adds	r3, r0, #1
 80091e0:	89a3      	ldrh	r3, [r4, #12]
 80091e2:	d106      	bne.n	80091f2 <__sflush_r+0x62>
 80091e4:	6829      	ldr	r1, [r5, #0]
 80091e6:	291d      	cmp	r1, #29
 80091e8:	d82b      	bhi.n	8009242 <__sflush_r+0xb2>
 80091ea:	4a2a      	ldr	r2, [pc, #168]	@ (8009294 <__sflush_r+0x104>)
 80091ec:	40ca      	lsrs	r2, r1
 80091ee:	07d6      	lsls	r6, r2, #31
 80091f0:	d527      	bpl.n	8009242 <__sflush_r+0xb2>
 80091f2:	2200      	movs	r2, #0
 80091f4:	6062      	str	r2, [r4, #4]
 80091f6:	04d9      	lsls	r1, r3, #19
 80091f8:	6922      	ldr	r2, [r4, #16]
 80091fa:	6022      	str	r2, [r4, #0]
 80091fc:	d504      	bpl.n	8009208 <__sflush_r+0x78>
 80091fe:	1c42      	adds	r2, r0, #1
 8009200:	d101      	bne.n	8009206 <__sflush_r+0x76>
 8009202:	682b      	ldr	r3, [r5, #0]
 8009204:	b903      	cbnz	r3, 8009208 <__sflush_r+0x78>
 8009206:	6560      	str	r0, [r4, #84]	@ 0x54
 8009208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800920a:	602f      	str	r7, [r5, #0]
 800920c:	b1b9      	cbz	r1, 800923e <__sflush_r+0xae>
 800920e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009212:	4299      	cmp	r1, r3
 8009214:	d002      	beq.n	800921c <__sflush_r+0x8c>
 8009216:	4628      	mov	r0, r5
 8009218:	f7ff f9fe 	bl	8008618 <_free_r>
 800921c:	2300      	movs	r3, #0
 800921e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009220:	e00d      	b.n	800923e <__sflush_r+0xae>
 8009222:	2301      	movs	r3, #1
 8009224:	4628      	mov	r0, r5
 8009226:	47b0      	blx	r6
 8009228:	4602      	mov	r2, r0
 800922a:	1c50      	adds	r0, r2, #1
 800922c:	d1c9      	bne.n	80091c2 <__sflush_r+0x32>
 800922e:	682b      	ldr	r3, [r5, #0]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d0c6      	beq.n	80091c2 <__sflush_r+0x32>
 8009234:	2b1d      	cmp	r3, #29
 8009236:	d001      	beq.n	800923c <__sflush_r+0xac>
 8009238:	2b16      	cmp	r3, #22
 800923a:	d11e      	bne.n	800927a <__sflush_r+0xea>
 800923c:	602f      	str	r7, [r5, #0]
 800923e:	2000      	movs	r0, #0
 8009240:	e022      	b.n	8009288 <__sflush_r+0xf8>
 8009242:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009246:	b21b      	sxth	r3, r3
 8009248:	e01b      	b.n	8009282 <__sflush_r+0xf2>
 800924a:	690f      	ldr	r7, [r1, #16]
 800924c:	2f00      	cmp	r7, #0
 800924e:	d0f6      	beq.n	800923e <__sflush_r+0xae>
 8009250:	0793      	lsls	r3, r2, #30
 8009252:	680e      	ldr	r6, [r1, #0]
 8009254:	bf08      	it	eq
 8009256:	694b      	ldreq	r3, [r1, #20]
 8009258:	600f      	str	r7, [r1, #0]
 800925a:	bf18      	it	ne
 800925c:	2300      	movne	r3, #0
 800925e:	eba6 0807 	sub.w	r8, r6, r7
 8009262:	608b      	str	r3, [r1, #8]
 8009264:	f1b8 0f00 	cmp.w	r8, #0
 8009268:	dde9      	ble.n	800923e <__sflush_r+0xae>
 800926a:	6a21      	ldr	r1, [r4, #32]
 800926c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800926e:	4643      	mov	r3, r8
 8009270:	463a      	mov	r2, r7
 8009272:	4628      	mov	r0, r5
 8009274:	47b0      	blx	r6
 8009276:	2800      	cmp	r0, #0
 8009278:	dc08      	bgt.n	800928c <__sflush_r+0xfc>
 800927a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800927e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009282:	81a3      	strh	r3, [r4, #12]
 8009284:	f04f 30ff 	mov.w	r0, #4294967295
 8009288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800928c:	4407      	add	r7, r0
 800928e:	eba8 0800 	sub.w	r8, r8, r0
 8009292:	e7e7      	b.n	8009264 <__sflush_r+0xd4>
 8009294:	20400001 	.word	0x20400001

08009298 <_fflush_r>:
 8009298:	b538      	push	{r3, r4, r5, lr}
 800929a:	690b      	ldr	r3, [r1, #16]
 800929c:	4605      	mov	r5, r0
 800929e:	460c      	mov	r4, r1
 80092a0:	b913      	cbnz	r3, 80092a8 <_fflush_r+0x10>
 80092a2:	2500      	movs	r5, #0
 80092a4:	4628      	mov	r0, r5
 80092a6:	bd38      	pop	{r3, r4, r5, pc}
 80092a8:	b118      	cbz	r0, 80092b2 <_fflush_r+0x1a>
 80092aa:	6a03      	ldr	r3, [r0, #32]
 80092ac:	b90b      	cbnz	r3, 80092b2 <_fflush_r+0x1a>
 80092ae:	f7fe fa4f 	bl	8007750 <__sinit>
 80092b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d0f3      	beq.n	80092a2 <_fflush_r+0xa>
 80092ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80092bc:	07d0      	lsls	r0, r2, #31
 80092be:	d404      	bmi.n	80092ca <_fflush_r+0x32>
 80092c0:	0599      	lsls	r1, r3, #22
 80092c2:	d402      	bmi.n	80092ca <_fflush_r+0x32>
 80092c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092c6:	f7fe fb4c 	bl	8007962 <__retarget_lock_acquire_recursive>
 80092ca:	4628      	mov	r0, r5
 80092cc:	4621      	mov	r1, r4
 80092ce:	f7ff ff5f 	bl	8009190 <__sflush_r>
 80092d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092d4:	07da      	lsls	r2, r3, #31
 80092d6:	4605      	mov	r5, r0
 80092d8:	d4e4      	bmi.n	80092a4 <_fflush_r+0xc>
 80092da:	89a3      	ldrh	r3, [r4, #12]
 80092dc:	059b      	lsls	r3, r3, #22
 80092de:	d4e1      	bmi.n	80092a4 <_fflush_r+0xc>
 80092e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092e2:	f7fe fb3f 	bl	8007964 <__retarget_lock_release_recursive>
 80092e6:	e7dd      	b.n	80092a4 <_fflush_r+0xc>

080092e8 <__swbuf_r>:
 80092e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ea:	460e      	mov	r6, r1
 80092ec:	4614      	mov	r4, r2
 80092ee:	4605      	mov	r5, r0
 80092f0:	b118      	cbz	r0, 80092fa <__swbuf_r+0x12>
 80092f2:	6a03      	ldr	r3, [r0, #32]
 80092f4:	b90b      	cbnz	r3, 80092fa <__swbuf_r+0x12>
 80092f6:	f7fe fa2b 	bl	8007750 <__sinit>
 80092fa:	69a3      	ldr	r3, [r4, #24]
 80092fc:	60a3      	str	r3, [r4, #8]
 80092fe:	89a3      	ldrh	r3, [r4, #12]
 8009300:	071a      	lsls	r2, r3, #28
 8009302:	d501      	bpl.n	8009308 <__swbuf_r+0x20>
 8009304:	6923      	ldr	r3, [r4, #16]
 8009306:	b943      	cbnz	r3, 800931a <__swbuf_r+0x32>
 8009308:	4621      	mov	r1, r4
 800930a:	4628      	mov	r0, r5
 800930c:	f000 f82a 	bl	8009364 <__swsetup_r>
 8009310:	b118      	cbz	r0, 800931a <__swbuf_r+0x32>
 8009312:	f04f 37ff 	mov.w	r7, #4294967295
 8009316:	4638      	mov	r0, r7
 8009318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800931a:	6823      	ldr	r3, [r4, #0]
 800931c:	6922      	ldr	r2, [r4, #16]
 800931e:	1a98      	subs	r0, r3, r2
 8009320:	6963      	ldr	r3, [r4, #20]
 8009322:	b2f6      	uxtb	r6, r6
 8009324:	4283      	cmp	r3, r0
 8009326:	4637      	mov	r7, r6
 8009328:	dc05      	bgt.n	8009336 <__swbuf_r+0x4e>
 800932a:	4621      	mov	r1, r4
 800932c:	4628      	mov	r0, r5
 800932e:	f7ff ffb3 	bl	8009298 <_fflush_r>
 8009332:	2800      	cmp	r0, #0
 8009334:	d1ed      	bne.n	8009312 <__swbuf_r+0x2a>
 8009336:	68a3      	ldr	r3, [r4, #8]
 8009338:	3b01      	subs	r3, #1
 800933a:	60a3      	str	r3, [r4, #8]
 800933c:	6823      	ldr	r3, [r4, #0]
 800933e:	1c5a      	adds	r2, r3, #1
 8009340:	6022      	str	r2, [r4, #0]
 8009342:	701e      	strb	r6, [r3, #0]
 8009344:	6962      	ldr	r2, [r4, #20]
 8009346:	1c43      	adds	r3, r0, #1
 8009348:	429a      	cmp	r2, r3
 800934a:	d004      	beq.n	8009356 <__swbuf_r+0x6e>
 800934c:	89a3      	ldrh	r3, [r4, #12]
 800934e:	07db      	lsls	r3, r3, #31
 8009350:	d5e1      	bpl.n	8009316 <__swbuf_r+0x2e>
 8009352:	2e0a      	cmp	r6, #10
 8009354:	d1df      	bne.n	8009316 <__swbuf_r+0x2e>
 8009356:	4621      	mov	r1, r4
 8009358:	4628      	mov	r0, r5
 800935a:	f7ff ff9d 	bl	8009298 <_fflush_r>
 800935e:	2800      	cmp	r0, #0
 8009360:	d0d9      	beq.n	8009316 <__swbuf_r+0x2e>
 8009362:	e7d6      	b.n	8009312 <__swbuf_r+0x2a>

08009364 <__swsetup_r>:
 8009364:	b538      	push	{r3, r4, r5, lr}
 8009366:	4b29      	ldr	r3, [pc, #164]	@ (800940c <__swsetup_r+0xa8>)
 8009368:	4605      	mov	r5, r0
 800936a:	6818      	ldr	r0, [r3, #0]
 800936c:	460c      	mov	r4, r1
 800936e:	b118      	cbz	r0, 8009378 <__swsetup_r+0x14>
 8009370:	6a03      	ldr	r3, [r0, #32]
 8009372:	b90b      	cbnz	r3, 8009378 <__swsetup_r+0x14>
 8009374:	f7fe f9ec 	bl	8007750 <__sinit>
 8009378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800937c:	0719      	lsls	r1, r3, #28
 800937e:	d422      	bmi.n	80093c6 <__swsetup_r+0x62>
 8009380:	06da      	lsls	r2, r3, #27
 8009382:	d407      	bmi.n	8009394 <__swsetup_r+0x30>
 8009384:	2209      	movs	r2, #9
 8009386:	602a      	str	r2, [r5, #0]
 8009388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800938c:	81a3      	strh	r3, [r4, #12]
 800938e:	f04f 30ff 	mov.w	r0, #4294967295
 8009392:	e033      	b.n	80093fc <__swsetup_r+0x98>
 8009394:	0758      	lsls	r0, r3, #29
 8009396:	d512      	bpl.n	80093be <__swsetup_r+0x5a>
 8009398:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800939a:	b141      	cbz	r1, 80093ae <__swsetup_r+0x4a>
 800939c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80093a0:	4299      	cmp	r1, r3
 80093a2:	d002      	beq.n	80093aa <__swsetup_r+0x46>
 80093a4:	4628      	mov	r0, r5
 80093a6:	f7ff f937 	bl	8008618 <_free_r>
 80093aa:	2300      	movs	r3, #0
 80093ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80093ae:	89a3      	ldrh	r3, [r4, #12]
 80093b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80093b4:	81a3      	strh	r3, [r4, #12]
 80093b6:	2300      	movs	r3, #0
 80093b8:	6063      	str	r3, [r4, #4]
 80093ba:	6923      	ldr	r3, [r4, #16]
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	89a3      	ldrh	r3, [r4, #12]
 80093c0:	f043 0308 	orr.w	r3, r3, #8
 80093c4:	81a3      	strh	r3, [r4, #12]
 80093c6:	6923      	ldr	r3, [r4, #16]
 80093c8:	b94b      	cbnz	r3, 80093de <__swsetup_r+0x7a>
 80093ca:	89a3      	ldrh	r3, [r4, #12]
 80093cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80093d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093d4:	d003      	beq.n	80093de <__swsetup_r+0x7a>
 80093d6:	4621      	mov	r1, r4
 80093d8:	4628      	mov	r0, r5
 80093da:	f000 f8c1 	bl	8009560 <__smakebuf_r>
 80093de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093e2:	f013 0201 	ands.w	r2, r3, #1
 80093e6:	d00a      	beq.n	80093fe <__swsetup_r+0x9a>
 80093e8:	2200      	movs	r2, #0
 80093ea:	60a2      	str	r2, [r4, #8]
 80093ec:	6962      	ldr	r2, [r4, #20]
 80093ee:	4252      	negs	r2, r2
 80093f0:	61a2      	str	r2, [r4, #24]
 80093f2:	6922      	ldr	r2, [r4, #16]
 80093f4:	b942      	cbnz	r2, 8009408 <__swsetup_r+0xa4>
 80093f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80093fa:	d1c5      	bne.n	8009388 <__swsetup_r+0x24>
 80093fc:	bd38      	pop	{r3, r4, r5, pc}
 80093fe:	0799      	lsls	r1, r3, #30
 8009400:	bf58      	it	pl
 8009402:	6962      	ldrpl	r2, [r4, #20]
 8009404:	60a2      	str	r2, [r4, #8]
 8009406:	e7f4      	b.n	80093f2 <__swsetup_r+0x8e>
 8009408:	2000      	movs	r0, #0
 800940a:	e7f7      	b.n	80093fc <__swsetup_r+0x98>
 800940c:	20000018 	.word	0x20000018

08009410 <_sbrk_r>:
 8009410:	b538      	push	{r3, r4, r5, lr}
 8009412:	4d06      	ldr	r5, [pc, #24]	@ (800942c <_sbrk_r+0x1c>)
 8009414:	2300      	movs	r3, #0
 8009416:	4604      	mov	r4, r0
 8009418:	4608      	mov	r0, r1
 800941a:	602b      	str	r3, [r5, #0]
 800941c:	f7f8 fc00 	bl	8001c20 <_sbrk>
 8009420:	1c43      	adds	r3, r0, #1
 8009422:	d102      	bne.n	800942a <_sbrk_r+0x1a>
 8009424:	682b      	ldr	r3, [r5, #0]
 8009426:	b103      	cbz	r3, 800942a <_sbrk_r+0x1a>
 8009428:	6023      	str	r3, [r4, #0]
 800942a:	bd38      	pop	{r3, r4, r5, pc}
 800942c:	2000053c 	.word	0x2000053c

08009430 <memcpy>:
 8009430:	440a      	add	r2, r1
 8009432:	4291      	cmp	r1, r2
 8009434:	f100 33ff 	add.w	r3, r0, #4294967295
 8009438:	d100      	bne.n	800943c <memcpy+0xc>
 800943a:	4770      	bx	lr
 800943c:	b510      	push	{r4, lr}
 800943e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009442:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009446:	4291      	cmp	r1, r2
 8009448:	d1f9      	bne.n	800943e <memcpy+0xe>
 800944a:	bd10      	pop	{r4, pc}

0800944c <__assert_func>:
 800944c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800944e:	4614      	mov	r4, r2
 8009450:	461a      	mov	r2, r3
 8009452:	4b09      	ldr	r3, [pc, #36]	@ (8009478 <__assert_func+0x2c>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	4605      	mov	r5, r0
 8009458:	68d8      	ldr	r0, [r3, #12]
 800945a:	b14c      	cbz	r4, 8009470 <__assert_func+0x24>
 800945c:	4b07      	ldr	r3, [pc, #28]	@ (800947c <__assert_func+0x30>)
 800945e:	9100      	str	r1, [sp, #0]
 8009460:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009464:	4906      	ldr	r1, [pc, #24]	@ (8009480 <__assert_func+0x34>)
 8009466:	462b      	mov	r3, r5
 8009468:	f000 f842 	bl	80094f0 <fiprintf>
 800946c:	f000 f8d6 	bl	800961c <abort>
 8009470:	4b04      	ldr	r3, [pc, #16]	@ (8009484 <__assert_func+0x38>)
 8009472:	461c      	mov	r4, r3
 8009474:	e7f3      	b.n	800945e <__assert_func+0x12>
 8009476:	bf00      	nop
 8009478:	20000018 	.word	0x20000018
 800947c:	08009c2d 	.word	0x08009c2d
 8009480:	08009c3a 	.word	0x08009c3a
 8009484:	08009c68 	.word	0x08009c68

08009488 <_calloc_r>:
 8009488:	b570      	push	{r4, r5, r6, lr}
 800948a:	fba1 5402 	umull	r5, r4, r1, r2
 800948e:	b934      	cbnz	r4, 800949e <_calloc_r+0x16>
 8009490:	4629      	mov	r1, r5
 8009492:	f7ff f935 	bl	8008700 <_malloc_r>
 8009496:	4606      	mov	r6, r0
 8009498:	b928      	cbnz	r0, 80094a6 <_calloc_r+0x1e>
 800949a:	4630      	mov	r0, r6
 800949c:	bd70      	pop	{r4, r5, r6, pc}
 800949e:	220c      	movs	r2, #12
 80094a0:	6002      	str	r2, [r0, #0]
 80094a2:	2600      	movs	r6, #0
 80094a4:	e7f9      	b.n	800949a <_calloc_r+0x12>
 80094a6:	462a      	mov	r2, r5
 80094a8:	4621      	mov	r1, r4
 80094aa:	f7fe f9dc 	bl	8007866 <memset>
 80094ae:	e7f4      	b.n	800949a <_calloc_r+0x12>

080094b0 <__ascii_mbtowc>:
 80094b0:	b082      	sub	sp, #8
 80094b2:	b901      	cbnz	r1, 80094b6 <__ascii_mbtowc+0x6>
 80094b4:	a901      	add	r1, sp, #4
 80094b6:	b142      	cbz	r2, 80094ca <__ascii_mbtowc+0x1a>
 80094b8:	b14b      	cbz	r3, 80094ce <__ascii_mbtowc+0x1e>
 80094ba:	7813      	ldrb	r3, [r2, #0]
 80094bc:	600b      	str	r3, [r1, #0]
 80094be:	7812      	ldrb	r2, [r2, #0]
 80094c0:	1e10      	subs	r0, r2, #0
 80094c2:	bf18      	it	ne
 80094c4:	2001      	movne	r0, #1
 80094c6:	b002      	add	sp, #8
 80094c8:	4770      	bx	lr
 80094ca:	4610      	mov	r0, r2
 80094cc:	e7fb      	b.n	80094c6 <__ascii_mbtowc+0x16>
 80094ce:	f06f 0001 	mvn.w	r0, #1
 80094d2:	e7f8      	b.n	80094c6 <__ascii_mbtowc+0x16>

080094d4 <__ascii_wctomb>:
 80094d4:	4603      	mov	r3, r0
 80094d6:	4608      	mov	r0, r1
 80094d8:	b141      	cbz	r1, 80094ec <__ascii_wctomb+0x18>
 80094da:	2aff      	cmp	r2, #255	@ 0xff
 80094dc:	d904      	bls.n	80094e8 <__ascii_wctomb+0x14>
 80094de:	228a      	movs	r2, #138	@ 0x8a
 80094e0:	601a      	str	r2, [r3, #0]
 80094e2:	f04f 30ff 	mov.w	r0, #4294967295
 80094e6:	4770      	bx	lr
 80094e8:	700a      	strb	r2, [r1, #0]
 80094ea:	2001      	movs	r0, #1
 80094ec:	4770      	bx	lr
	...

080094f0 <fiprintf>:
 80094f0:	b40e      	push	{r1, r2, r3}
 80094f2:	b503      	push	{r0, r1, lr}
 80094f4:	4601      	mov	r1, r0
 80094f6:	ab03      	add	r3, sp, #12
 80094f8:	4805      	ldr	r0, [pc, #20]	@ (8009510 <fiprintf+0x20>)
 80094fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80094fe:	6800      	ldr	r0, [r0, #0]
 8009500:	9301      	str	r3, [sp, #4]
 8009502:	f7ff fd2d 	bl	8008f60 <_vfiprintf_r>
 8009506:	b002      	add	sp, #8
 8009508:	f85d eb04 	ldr.w	lr, [sp], #4
 800950c:	b003      	add	sp, #12
 800950e:	4770      	bx	lr
 8009510:	20000018 	.word	0x20000018

08009514 <__swhatbuf_r>:
 8009514:	b570      	push	{r4, r5, r6, lr}
 8009516:	460c      	mov	r4, r1
 8009518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800951c:	2900      	cmp	r1, #0
 800951e:	b096      	sub	sp, #88	@ 0x58
 8009520:	4615      	mov	r5, r2
 8009522:	461e      	mov	r6, r3
 8009524:	da0d      	bge.n	8009542 <__swhatbuf_r+0x2e>
 8009526:	89a3      	ldrh	r3, [r4, #12]
 8009528:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800952c:	f04f 0100 	mov.w	r1, #0
 8009530:	bf14      	ite	ne
 8009532:	2340      	movne	r3, #64	@ 0x40
 8009534:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009538:	2000      	movs	r0, #0
 800953a:	6031      	str	r1, [r6, #0]
 800953c:	602b      	str	r3, [r5, #0]
 800953e:	b016      	add	sp, #88	@ 0x58
 8009540:	bd70      	pop	{r4, r5, r6, pc}
 8009542:	466a      	mov	r2, sp
 8009544:	f000 f848 	bl	80095d8 <_fstat_r>
 8009548:	2800      	cmp	r0, #0
 800954a:	dbec      	blt.n	8009526 <__swhatbuf_r+0x12>
 800954c:	9901      	ldr	r1, [sp, #4]
 800954e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009552:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009556:	4259      	negs	r1, r3
 8009558:	4159      	adcs	r1, r3
 800955a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800955e:	e7eb      	b.n	8009538 <__swhatbuf_r+0x24>

08009560 <__smakebuf_r>:
 8009560:	898b      	ldrh	r3, [r1, #12]
 8009562:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009564:	079d      	lsls	r5, r3, #30
 8009566:	4606      	mov	r6, r0
 8009568:	460c      	mov	r4, r1
 800956a:	d507      	bpl.n	800957c <__smakebuf_r+0x1c>
 800956c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009570:	6023      	str	r3, [r4, #0]
 8009572:	6123      	str	r3, [r4, #16]
 8009574:	2301      	movs	r3, #1
 8009576:	6163      	str	r3, [r4, #20]
 8009578:	b003      	add	sp, #12
 800957a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800957c:	ab01      	add	r3, sp, #4
 800957e:	466a      	mov	r2, sp
 8009580:	f7ff ffc8 	bl	8009514 <__swhatbuf_r>
 8009584:	9f00      	ldr	r7, [sp, #0]
 8009586:	4605      	mov	r5, r0
 8009588:	4639      	mov	r1, r7
 800958a:	4630      	mov	r0, r6
 800958c:	f7ff f8b8 	bl	8008700 <_malloc_r>
 8009590:	b948      	cbnz	r0, 80095a6 <__smakebuf_r+0x46>
 8009592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009596:	059a      	lsls	r2, r3, #22
 8009598:	d4ee      	bmi.n	8009578 <__smakebuf_r+0x18>
 800959a:	f023 0303 	bic.w	r3, r3, #3
 800959e:	f043 0302 	orr.w	r3, r3, #2
 80095a2:	81a3      	strh	r3, [r4, #12]
 80095a4:	e7e2      	b.n	800956c <__smakebuf_r+0xc>
 80095a6:	89a3      	ldrh	r3, [r4, #12]
 80095a8:	6020      	str	r0, [r4, #0]
 80095aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095ae:	81a3      	strh	r3, [r4, #12]
 80095b0:	9b01      	ldr	r3, [sp, #4]
 80095b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80095b6:	b15b      	cbz	r3, 80095d0 <__smakebuf_r+0x70>
 80095b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095bc:	4630      	mov	r0, r6
 80095be:	f000 f81d 	bl	80095fc <_isatty_r>
 80095c2:	b128      	cbz	r0, 80095d0 <__smakebuf_r+0x70>
 80095c4:	89a3      	ldrh	r3, [r4, #12]
 80095c6:	f023 0303 	bic.w	r3, r3, #3
 80095ca:	f043 0301 	orr.w	r3, r3, #1
 80095ce:	81a3      	strh	r3, [r4, #12]
 80095d0:	89a3      	ldrh	r3, [r4, #12]
 80095d2:	431d      	orrs	r5, r3
 80095d4:	81a5      	strh	r5, [r4, #12]
 80095d6:	e7cf      	b.n	8009578 <__smakebuf_r+0x18>

080095d8 <_fstat_r>:
 80095d8:	b538      	push	{r3, r4, r5, lr}
 80095da:	4d07      	ldr	r5, [pc, #28]	@ (80095f8 <_fstat_r+0x20>)
 80095dc:	2300      	movs	r3, #0
 80095de:	4604      	mov	r4, r0
 80095e0:	4608      	mov	r0, r1
 80095e2:	4611      	mov	r1, r2
 80095e4:	602b      	str	r3, [r5, #0]
 80095e6:	f7f8 faf3 	bl	8001bd0 <_fstat>
 80095ea:	1c43      	adds	r3, r0, #1
 80095ec:	d102      	bne.n	80095f4 <_fstat_r+0x1c>
 80095ee:	682b      	ldr	r3, [r5, #0]
 80095f0:	b103      	cbz	r3, 80095f4 <_fstat_r+0x1c>
 80095f2:	6023      	str	r3, [r4, #0]
 80095f4:	bd38      	pop	{r3, r4, r5, pc}
 80095f6:	bf00      	nop
 80095f8:	2000053c 	.word	0x2000053c

080095fc <_isatty_r>:
 80095fc:	b538      	push	{r3, r4, r5, lr}
 80095fe:	4d06      	ldr	r5, [pc, #24]	@ (8009618 <_isatty_r+0x1c>)
 8009600:	2300      	movs	r3, #0
 8009602:	4604      	mov	r4, r0
 8009604:	4608      	mov	r0, r1
 8009606:	602b      	str	r3, [r5, #0]
 8009608:	f7f8 faf2 	bl	8001bf0 <_isatty>
 800960c:	1c43      	adds	r3, r0, #1
 800960e:	d102      	bne.n	8009616 <_isatty_r+0x1a>
 8009610:	682b      	ldr	r3, [r5, #0]
 8009612:	b103      	cbz	r3, 8009616 <_isatty_r+0x1a>
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	bd38      	pop	{r3, r4, r5, pc}
 8009618:	2000053c 	.word	0x2000053c

0800961c <abort>:
 800961c:	b508      	push	{r3, lr}
 800961e:	2006      	movs	r0, #6
 8009620:	f000 f82c 	bl	800967c <raise>
 8009624:	2001      	movs	r0, #1
 8009626:	f7f8 fa83 	bl	8001b30 <_exit>

0800962a <_raise_r>:
 800962a:	291f      	cmp	r1, #31
 800962c:	b538      	push	{r3, r4, r5, lr}
 800962e:	4605      	mov	r5, r0
 8009630:	460c      	mov	r4, r1
 8009632:	d904      	bls.n	800963e <_raise_r+0x14>
 8009634:	2316      	movs	r3, #22
 8009636:	6003      	str	r3, [r0, #0]
 8009638:	f04f 30ff 	mov.w	r0, #4294967295
 800963c:	bd38      	pop	{r3, r4, r5, pc}
 800963e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009640:	b112      	cbz	r2, 8009648 <_raise_r+0x1e>
 8009642:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009646:	b94b      	cbnz	r3, 800965c <_raise_r+0x32>
 8009648:	4628      	mov	r0, r5
 800964a:	f000 f831 	bl	80096b0 <_getpid_r>
 800964e:	4622      	mov	r2, r4
 8009650:	4601      	mov	r1, r0
 8009652:	4628      	mov	r0, r5
 8009654:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009658:	f000 b818 	b.w	800968c <_kill_r>
 800965c:	2b01      	cmp	r3, #1
 800965e:	d00a      	beq.n	8009676 <_raise_r+0x4c>
 8009660:	1c59      	adds	r1, r3, #1
 8009662:	d103      	bne.n	800966c <_raise_r+0x42>
 8009664:	2316      	movs	r3, #22
 8009666:	6003      	str	r3, [r0, #0]
 8009668:	2001      	movs	r0, #1
 800966a:	e7e7      	b.n	800963c <_raise_r+0x12>
 800966c:	2100      	movs	r1, #0
 800966e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009672:	4620      	mov	r0, r4
 8009674:	4798      	blx	r3
 8009676:	2000      	movs	r0, #0
 8009678:	e7e0      	b.n	800963c <_raise_r+0x12>
	...

0800967c <raise>:
 800967c:	4b02      	ldr	r3, [pc, #8]	@ (8009688 <raise+0xc>)
 800967e:	4601      	mov	r1, r0
 8009680:	6818      	ldr	r0, [r3, #0]
 8009682:	f7ff bfd2 	b.w	800962a <_raise_r>
 8009686:	bf00      	nop
 8009688:	20000018 	.word	0x20000018

0800968c <_kill_r>:
 800968c:	b538      	push	{r3, r4, r5, lr}
 800968e:	4d07      	ldr	r5, [pc, #28]	@ (80096ac <_kill_r+0x20>)
 8009690:	2300      	movs	r3, #0
 8009692:	4604      	mov	r4, r0
 8009694:	4608      	mov	r0, r1
 8009696:	4611      	mov	r1, r2
 8009698:	602b      	str	r3, [r5, #0]
 800969a:	f7f8 fa39 	bl	8001b10 <_kill>
 800969e:	1c43      	adds	r3, r0, #1
 80096a0:	d102      	bne.n	80096a8 <_kill_r+0x1c>
 80096a2:	682b      	ldr	r3, [r5, #0]
 80096a4:	b103      	cbz	r3, 80096a8 <_kill_r+0x1c>
 80096a6:	6023      	str	r3, [r4, #0]
 80096a8:	bd38      	pop	{r3, r4, r5, pc}
 80096aa:	bf00      	nop
 80096ac:	2000053c 	.word	0x2000053c

080096b0 <_getpid_r>:
 80096b0:	f7f8 ba26 	b.w	8001b00 <_getpid>

080096b4 <atan2f>:
 80096b4:	f000 b800 	b.w	80096b8 <__ieee754_atan2f>

080096b8 <__ieee754_atan2f>:
 80096b8:	ee10 2a90 	vmov	r2, s1
 80096bc:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80096c0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80096c4:	b510      	push	{r4, lr}
 80096c6:	eef0 7a40 	vmov.f32	s15, s0
 80096ca:	d806      	bhi.n	80096da <__ieee754_atan2f+0x22>
 80096cc:	ee10 0a10 	vmov	r0, s0
 80096d0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80096d4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80096d8:	d904      	bls.n	80096e4 <__ieee754_atan2f+0x2c>
 80096da:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80096de:	eeb0 0a67 	vmov.f32	s0, s15
 80096e2:	bd10      	pop	{r4, pc}
 80096e4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80096e8:	d103      	bne.n	80096f2 <__ieee754_atan2f+0x3a>
 80096ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096ee:	f000 b883 	b.w	80097f8 <atanf>
 80096f2:	1794      	asrs	r4, r2, #30
 80096f4:	f004 0402 	and.w	r4, r4, #2
 80096f8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80096fc:	b943      	cbnz	r3, 8009710 <__ieee754_atan2f+0x58>
 80096fe:	2c02      	cmp	r4, #2
 8009700:	d05e      	beq.n	80097c0 <__ieee754_atan2f+0x108>
 8009702:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80097d4 <__ieee754_atan2f+0x11c>
 8009706:	2c03      	cmp	r4, #3
 8009708:	bf08      	it	eq
 800970a:	eef0 7a47 	vmoveq.f32	s15, s14
 800970e:	e7e6      	b.n	80096de <__ieee754_atan2f+0x26>
 8009710:	b941      	cbnz	r1, 8009724 <__ieee754_atan2f+0x6c>
 8009712:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80097d8 <__ieee754_atan2f+0x120>
 8009716:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80097dc <__ieee754_atan2f+0x124>
 800971a:	2800      	cmp	r0, #0
 800971c:	bfa8      	it	ge
 800971e:	eef0 7a47 	vmovge.f32	s15, s14
 8009722:	e7dc      	b.n	80096de <__ieee754_atan2f+0x26>
 8009724:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009728:	d110      	bne.n	800974c <__ieee754_atan2f+0x94>
 800972a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800972e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009732:	d107      	bne.n	8009744 <__ieee754_atan2f+0x8c>
 8009734:	2c02      	cmp	r4, #2
 8009736:	d846      	bhi.n	80097c6 <__ieee754_atan2f+0x10e>
 8009738:	4b29      	ldr	r3, [pc, #164]	@ (80097e0 <__ieee754_atan2f+0x128>)
 800973a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800973e:	edd3 7a00 	vldr	s15, [r3]
 8009742:	e7cc      	b.n	80096de <__ieee754_atan2f+0x26>
 8009744:	2c02      	cmp	r4, #2
 8009746:	d841      	bhi.n	80097cc <__ieee754_atan2f+0x114>
 8009748:	4b26      	ldr	r3, [pc, #152]	@ (80097e4 <__ieee754_atan2f+0x12c>)
 800974a:	e7f6      	b.n	800973a <__ieee754_atan2f+0x82>
 800974c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009750:	d0df      	beq.n	8009712 <__ieee754_atan2f+0x5a>
 8009752:	1a5b      	subs	r3, r3, r1
 8009754:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8009758:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800975c:	da1a      	bge.n	8009794 <__ieee754_atan2f+0xdc>
 800975e:	2a00      	cmp	r2, #0
 8009760:	da01      	bge.n	8009766 <__ieee754_atan2f+0xae>
 8009762:	313c      	adds	r1, #60	@ 0x3c
 8009764:	db19      	blt.n	800979a <__ieee754_atan2f+0xe2>
 8009766:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800976a:	f000 f919 	bl	80099a0 <fabsf>
 800976e:	f000 f843 	bl	80097f8 <atanf>
 8009772:	eef0 7a40 	vmov.f32	s15, s0
 8009776:	2c01      	cmp	r4, #1
 8009778:	d012      	beq.n	80097a0 <__ieee754_atan2f+0xe8>
 800977a:	2c02      	cmp	r4, #2
 800977c:	d017      	beq.n	80097ae <__ieee754_atan2f+0xf6>
 800977e:	2c00      	cmp	r4, #0
 8009780:	d0ad      	beq.n	80096de <__ieee754_atan2f+0x26>
 8009782:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80097e8 <__ieee754_atan2f+0x130>
 8009786:	ee77 7a87 	vadd.f32	s15, s15, s14
 800978a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80097ec <__ieee754_atan2f+0x134>
 800978e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009792:	e7a4      	b.n	80096de <__ieee754_atan2f+0x26>
 8009794:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80097dc <__ieee754_atan2f+0x124>
 8009798:	e7ed      	b.n	8009776 <__ieee754_atan2f+0xbe>
 800979a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80097f0 <__ieee754_atan2f+0x138>
 800979e:	e7ea      	b.n	8009776 <__ieee754_atan2f+0xbe>
 80097a0:	ee17 3a90 	vmov	r3, s15
 80097a4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80097a8:	ee07 3a90 	vmov	s15, r3
 80097ac:	e797      	b.n	80096de <__ieee754_atan2f+0x26>
 80097ae:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80097e8 <__ieee754_atan2f+0x130>
 80097b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80097b6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80097ec <__ieee754_atan2f+0x134>
 80097ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80097be:	e78e      	b.n	80096de <__ieee754_atan2f+0x26>
 80097c0:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80097ec <__ieee754_atan2f+0x134>
 80097c4:	e78b      	b.n	80096de <__ieee754_atan2f+0x26>
 80097c6:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80097f4 <__ieee754_atan2f+0x13c>
 80097ca:	e788      	b.n	80096de <__ieee754_atan2f+0x26>
 80097cc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80097f0 <__ieee754_atan2f+0x138>
 80097d0:	e785      	b.n	80096de <__ieee754_atan2f+0x26>
 80097d2:	bf00      	nop
 80097d4:	c0490fdb 	.word	0xc0490fdb
 80097d8:	bfc90fdb 	.word	0xbfc90fdb
 80097dc:	3fc90fdb 	.word	0x3fc90fdb
 80097e0:	08009e78 	.word	0x08009e78
 80097e4:	08009e6c 	.word	0x08009e6c
 80097e8:	33bbbd2e 	.word	0x33bbbd2e
 80097ec:	40490fdb 	.word	0x40490fdb
 80097f0:	00000000 	.word	0x00000000
 80097f4:	3f490fdb 	.word	0x3f490fdb

080097f8 <atanf>:
 80097f8:	b538      	push	{r3, r4, r5, lr}
 80097fa:	ee10 5a10 	vmov	r5, s0
 80097fe:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8009802:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8009806:	eef0 7a40 	vmov.f32	s15, s0
 800980a:	d310      	bcc.n	800982e <atanf+0x36>
 800980c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8009810:	d904      	bls.n	800981c <atanf+0x24>
 8009812:	ee70 7a00 	vadd.f32	s15, s0, s0
 8009816:	eeb0 0a67 	vmov.f32	s0, s15
 800981a:	bd38      	pop	{r3, r4, r5, pc}
 800981c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8009954 <atanf+0x15c>
 8009820:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8009958 <atanf+0x160>
 8009824:	2d00      	cmp	r5, #0
 8009826:	bfc8      	it	gt
 8009828:	eef0 7a47 	vmovgt.f32	s15, s14
 800982c:	e7f3      	b.n	8009816 <atanf+0x1e>
 800982e:	4b4b      	ldr	r3, [pc, #300]	@ (800995c <atanf+0x164>)
 8009830:	429c      	cmp	r4, r3
 8009832:	d810      	bhi.n	8009856 <atanf+0x5e>
 8009834:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8009838:	d20a      	bcs.n	8009850 <atanf+0x58>
 800983a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8009960 <atanf+0x168>
 800983e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8009842:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009846:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800984a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800984e:	dce2      	bgt.n	8009816 <atanf+0x1e>
 8009850:	f04f 33ff 	mov.w	r3, #4294967295
 8009854:	e013      	b.n	800987e <atanf+0x86>
 8009856:	f000 f8a3 	bl	80099a0 <fabsf>
 800985a:	4b42      	ldr	r3, [pc, #264]	@ (8009964 <atanf+0x16c>)
 800985c:	429c      	cmp	r4, r3
 800985e:	d84f      	bhi.n	8009900 <atanf+0x108>
 8009860:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8009864:	429c      	cmp	r4, r3
 8009866:	d841      	bhi.n	80098ec <atanf+0xf4>
 8009868:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800986c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009870:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009874:	2300      	movs	r3, #0
 8009876:	ee30 0a27 	vadd.f32	s0, s0, s15
 800987a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800987e:	1c5a      	adds	r2, r3, #1
 8009880:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8009884:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009968 <atanf+0x170>
 8009888:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800996c <atanf+0x174>
 800988c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8009970 <atanf+0x178>
 8009890:	ee66 6a06 	vmul.f32	s13, s12, s12
 8009894:	eee6 5a87 	vfma.f32	s11, s13, s14
 8009898:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8009974 <atanf+0x17c>
 800989c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80098a0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8009978 <atanf+0x180>
 80098a4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80098a8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800997c <atanf+0x184>
 80098ac:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80098b0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009980 <atanf+0x188>
 80098b4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80098b8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8009984 <atanf+0x18c>
 80098bc:	eea6 5a87 	vfma.f32	s10, s13, s14
 80098c0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009988 <atanf+0x190>
 80098c4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80098c8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800998c <atanf+0x194>
 80098cc:	eea7 5a26 	vfma.f32	s10, s14, s13
 80098d0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8009990 <atanf+0x198>
 80098d4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80098d8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80098dc:	eea5 7a86 	vfma.f32	s14, s11, s12
 80098e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80098e4:	d121      	bne.n	800992a <atanf+0x132>
 80098e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80098ea:	e794      	b.n	8009816 <atanf+0x1e>
 80098ec:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80098f0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80098f4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80098f8:	2301      	movs	r3, #1
 80098fa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80098fe:	e7be      	b.n	800987e <atanf+0x86>
 8009900:	4b24      	ldr	r3, [pc, #144]	@ (8009994 <atanf+0x19c>)
 8009902:	429c      	cmp	r4, r3
 8009904:	d80b      	bhi.n	800991e <atanf+0x126>
 8009906:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800990a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800990e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009912:	2302      	movs	r3, #2
 8009914:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009918:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800991c:	e7af      	b.n	800987e <atanf+0x86>
 800991e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009922:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009926:	2303      	movs	r3, #3
 8009928:	e7a9      	b.n	800987e <atanf+0x86>
 800992a:	4a1b      	ldr	r2, [pc, #108]	@ (8009998 <atanf+0x1a0>)
 800992c:	491b      	ldr	r1, [pc, #108]	@ (800999c <atanf+0x1a4>)
 800992e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009932:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009936:	edd3 6a00 	vldr	s13, [r3]
 800993a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800993e:	2d00      	cmp	r5, #0
 8009940:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009944:	edd2 7a00 	vldr	s15, [r2]
 8009948:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800994c:	bfb8      	it	lt
 800994e:	eef1 7a67 	vneglt.f32	s15, s15
 8009952:	e760      	b.n	8009816 <atanf+0x1e>
 8009954:	bfc90fdb 	.word	0xbfc90fdb
 8009958:	3fc90fdb 	.word	0x3fc90fdb
 800995c:	3edfffff 	.word	0x3edfffff
 8009960:	7149f2ca 	.word	0x7149f2ca
 8009964:	3f97ffff 	.word	0x3f97ffff
 8009968:	3c8569d7 	.word	0x3c8569d7
 800996c:	3d4bda59 	.word	0x3d4bda59
 8009970:	bd6ef16b 	.word	0xbd6ef16b
 8009974:	3d886b35 	.word	0x3d886b35
 8009978:	3dba2e6e 	.word	0x3dba2e6e
 800997c:	3e124925 	.word	0x3e124925
 8009980:	3eaaaaab 	.word	0x3eaaaaab
 8009984:	bd15a221 	.word	0xbd15a221
 8009988:	bd9d8795 	.word	0xbd9d8795
 800998c:	bde38e38 	.word	0xbde38e38
 8009990:	be4ccccd 	.word	0xbe4ccccd
 8009994:	401bffff 	.word	0x401bffff
 8009998:	08009e94 	.word	0x08009e94
 800999c:	08009e84 	.word	0x08009e84

080099a0 <fabsf>:
 80099a0:	ee10 3a10 	vmov	r3, s0
 80099a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80099a8:	ee00 3a10 	vmov	s0, r3
 80099ac:	4770      	bx	lr
	...

080099b0 <_init>:
 80099b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b2:	bf00      	nop
 80099b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099b6:	bc08      	pop	{r3}
 80099b8:	469e      	mov	lr, r3
 80099ba:	4770      	bx	lr

080099bc <_fini>:
 80099bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099be:	bf00      	nop
 80099c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099c2:	bc08      	pop	{r3}
 80099c4:	469e      	mov	lr, r3
 80099c6:	4770      	bx	lr
