library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity forwarding is
  port(
  		ex_rs_sel : in std_logic_vector(4 downto 0);
      ex_rt_sel : in std_logic_vector(4 downto 0);
		mem_write_reg_sel : in std_logic_vector(4 downto 0);
		wb_write_reg_sel : in std_logic_vector(4 downto 0);
		wb_reg_write : in std_logic;
		mem_reg_write : in std_logic;
		rs_mux_sel : out std_logic_vector(1 downto 0);
		rt_mux_sel : out std_logic_vector(1 downto 0)
			);
 end forwarding;

architecture mixed of forwarding is 

begin


write_process : process(ex_rs_sel, ex_rt_sel, mem_write_reg_sel, wb_write_reg_sel, wb_reg_write, mem_reg_write)
begin

	if (rising_edge(CLK)) then
		

	elsif(id_stall = '0') then
			
		
	end if;

end process write_process;

end mixed;