// -------------------------------------------------------------
// 
// File Name: D:\VsgCtrlLoopV38Z\Subsystem.v
// Created: 2022-04-11 15:12:40
// 
// Generated by MATLAB 9.1 and HDL Coder 3.9
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Subsystem
// Source Path: VsgCtrlLoopV38Z/VsgCtrlLoopV38Z/Subsystem
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Subsystem
          (
           In1,
           In2,
           Out1
          );



  input   signed [15:0] In1;  // int16
  input   signed [15:0] In2;  // int16
  output  signed [15:0] Out1;  // int16

  wire signed [16:0] Add7_add_temp;  // sfix17
  wire signed [16:0] Add7_1;  // sfix17
  wire signed [16:0] Add7_2;  // sfix17
  wire signed [17:0] Add7_out1;  // sfix18
  wire RO17_relop1;
  wire signed [17:0] Switch49_out1;  // sfix18
  wire RO16_relop1;
  wire signed [17:0] Switch50_out1;  // sfix18
  wire signed [15:0] DTC_4_out1;  // int16


  // <S78>/Add7
  assign Add7_1 = {In1[15], In1};
  assign Add7_2 = {In2[15], In2};
  assign Add7_add_temp = Add7_1 + Add7_2;
  assign Add7_out1 = {Add7_add_temp[16], Add7_add_temp};



  // <S78>/RO17
  assign RO17_relop1 = Add7_out1 > 18'sb000111111111111111;



  // <S78>/Switch49
  assign Switch49_out1 = (RO17_relop1 == 1'b0 ? Add7_out1 :
              18'sb000111111111111111);



  // <S78>/RO16
  assign RO16_relop1 = Switch49_out1 < 18'sb111000000000000000;



  // <S78>/Switch50
  assign Switch50_out1 = (RO16_relop1 == 1'b0 ? Switch49_out1 :
              18'sb111000000000000000);



  // <S78>/DTC_4
  assign DTC_4_out1 = Switch50_out1[15:0];



  assign Out1 = DTC_4_out1;

endmodule  // Subsystem

