Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb  8 21:16:44 2023
| Host         : DESKTOP-N6LOO8D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CONV_control_sets_placed.rpt
| Design       : CONV
| Device       : xc7k70t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               8 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              85 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------+------------------+------------------+----------------+--------------+
|     Clock Signal     |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG       | alu_out_ff[43]        | reset_IBUF       |                1 |              1 |         1.00 |
|  csel_reg[2]_i_2_n_0 |                       |                  |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG       | offset_cnt[4]_i_1_n_0 | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG       |                       | reset_IBUF       |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG       | col_ptr[7]_i_1_n_0    | reset_IBUF       |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG       | row_ptr[7]_i_1_n_0    | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG       | data_buf[19]_i_1_n_0  | reset_IBUF       |                9 |             20 |         2.22 |
|  clk_IBUF_BUFG       | alu_out_ff[19]        | reset_IBUF       |               11 |             43 |         3.91 |
+----------------------+-----------------------+------------------+------------------+----------------+--------------+


