# 创建Vivado工程

## 新建工程

![image-20240307183734766](attachments/image-20240307183734766.png)

## 工程名&路径

![image-20240307184040430](attachments/image-20240307184040430.png)

## 选择工程类型

> 保持默认即可

![image-20240307184141642](attachments/image-20240307184141642.png)

## 选择开发板

![image-20240307184242382](attachments/image-20240307184242382.png)

## 完成创建

![image-20240307184309775](attachments/image-20240307184309775.png)

## 添加源文件

![image-20240307184411677](attachments/image-20240307184411677.png)

![image-20240307184600203](attachments/image-20240307184600203.png)

![image-20240307184704699](attachments/image-20240307184704699.png)

## 行为级仿真

## 添加激励文件

![image-20240307185300168](attachments/image-20240307185300168.png)

![image-20240307185752234](attachments/image-20240307185752234.png)

![image-20240307191127781](attachments/image-20240307191127781.png)

> 在scope中选择对应的模块后，在Objects中选择对应的信号右击，即可添加信号至波形窗口

## 添加引脚约束文件

![image-20240307191458937](attachments/image-20240307191458937.png)

> 使用[Nexys-4-DDR-Master.xdc](constraints\Nexys-4-DDR-Master.xdc)文件，取消所用到的引脚所在行的注释，修改端口名与模块的端口名对应。
>
> 使用方法也在该文件中的开头提到：
> This file is a general .xdc for the Nexys4 DDR Rev. C
> To use it in a project:
>
> 1. uncomment the lines corresponding to used pins
> 2. rename the used ports (in each line, after get_ports) according to the top level signal names in the project

![image-20240307191816628](attachments/image-20240307191816628.png)

## 分析、综合、实现、生成比特流

> 依次完成以下步骤

![image-20240307192510733](attachments/image-20240307192510733.png)

当以上三个步骤完成后，生成硬件流

![image-20240307192713583](attachments/image-20240307192713583.png)

## 下载程序到开发板上

![image-20240307193031788](attachments/image-20240307193031788.png)

![image-20240307193108466](attachments/image-20240307193108466.png)

静待完成即可
