[01/31 12:21:06      0s] 
[01/31 12:21:06      0s] Cadence Innovus(TM) Implementation System.
[01/31 12:21:06      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/31 12:21:06      0s] 
[01/31 12:21:06      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[01/31 12:21:06      0s] Options:	
[01/31 12:21:06      0s] Date:		Sun Jan 31 12:21:06 2021
[01/31 12:21:06      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[01/31 12:21:06      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[01/31 12:21:06      0s] 
[01/31 12:21:06      0s] License:
[01/31 12:21:07      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[01/31 12:21:07      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/31 12:24:45     22s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[01/31 12:24:45     22s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[01/31 12:24:45     22s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[01/31 12:24:45     22s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[01/31 12:24:45     22s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[01/31 12:24:45     22s] @(#)CDS: CPE v17.11-s095
[01/31 12:24:45     22s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[01/31 12:24:45     22s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[01/31 12:24:45     22s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[01/31 12:24:45     22s] @(#)CDS: RCDB 11.10
[01/31 12:24:45     22s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[01/31 12:24:45     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY.

[01/31 12:24:46     22s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[01/31 12:24:59     23s] 
[01/31 12:24:59     23s] **INFO:  MMMC transition support version v31-84 
[01/31 12:24:59     23s] 
[01/31 12:24:59     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/31 12:24:59     23s] <CMD> suppressMessage ENCEXT-2799
[01/31 12:25:03     23s] <CMD> getDrawView
[01/31 12:25:03     23s] <CMD> loadWorkspace -name Physical
[01/31 12:25:04     23s] <CMD> win
[01/31 12:28:01     30s] <CMD> encMessage warning 0
[01/31 12:28:01     30s] Suppress "**WARN ..." messages.
[01/31 12:28:01     30s] <CMD> encMessage debug 0
[01/31 12:28:01     30s] <CMD> encMessage info 0
[01/31 12:28:05     30s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[01/31 12:28:06     30s] Loading view definition file from /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV.enc.dat/viewDefinition.tcl
[01/31 12:28:06     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:06     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:06     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:07     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:07     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:07     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:07     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:07     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:07     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:07     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:07     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:07     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:07     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:08     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:08     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:08     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:08     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:08     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:09     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:09     30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[01/31 12:28:28     32s] *** End library_loading (cpu=0.04min, real=0.37min, mem=22.4M, fe_cpu=0.55min, fe_real=7.37min, fe_mem=531.3M) ***
[01/31 12:28:33     33s] *** Netlist is unique.
[01/31 12:28:35     33s] Loading preference file /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV.enc.dat/gui.pref.tcl ...
[01/31 12:28:35     33s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/31 12:28:55     35s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[01/31 12:29:35     37s] <CMD> setDrawView ameba
[01/31 12:29:37     37s] <CMD> setDrawView place
[01/31 12:31:20     41s] <CMD> get_time_unit
[01/31 12:31:20     41s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[01/31 12:31:21     41s] Starting SI iteration 1 using Infinite Timing Windows
[01/31 12:31:23     41s] #################################################################################
[01/31 12:31:23     41s] # Design Stage: PostRoute
[01/31 12:31:23     41s] # Design Name: RISCV
[01/31 12:31:23     41s] # Design Mode: 90nm
[01/31 12:31:23     41s] # Analysis Mode: MMMC OCV 
[01/31 12:31:23     41s] # Parasitics Mode: No SPEF/RCDB
[01/31 12:31:23     41s] # Signoff Settings: SI On 
[01/31 12:31:23     41s] #################################################################################
[01/31 12:31:23     41s] Extraction called for design 'RISCV' of instances=20973 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[01/31 12:31:23     41s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/31 12:31:23     41s] Type 'man IMPEXT-3530' for more detail.
[01/31 12:31:23     41s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[01/31 12:31:23     41s] RC Extraction called in multi-corner(1) mode.
[01/31 12:31:23     41s] Process corner(s) are loaded.
[01/31 12:31:23     41s]  Corner: my_rc
[01/31 12:31:23     41s] extractDetailRC Option : -outfile /tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d  -extended
[01/31 12:31:23     41s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[01/31 12:31:23     41s]       RC Corner Indexes            0   
[01/31 12:31:23     41s] Capacitance Scaling Factor   : 1.00000 
[01/31 12:31:23     41s] Coupling Cap. Scaling Factor : 1.00000 
[01/31 12:31:23     41s] Resistance Scaling Factor    : 1.00000 
[01/31 12:31:23     41s] Clock Cap. Scaling Factor    : 1.00000 
[01/31 12:31:23     41s] Clock Res. Scaling Factor    : 1.00000 
[01/31 12:31:23     41s] Shrink Factor                : 1.00000
[01/31 12:31:24     41s] Initializing multi-corner capacitance tables ... 
[01/31 12:31:24     41s] Initializing multi-corner resistance tables ...
[01/31 12:31:25     41s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 964.6M)
[01/31 12:31:26     41s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for storing RC.
[01/31 12:31:27     41s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1039.6M)
[01/31 12:31:28     41s] Extracted 20.0018% (CPU Time= 0:00:00.3  MEM= 1042.6M)
[01/31 12:31:28     41s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1042.6M)
[01/31 12:31:29     41s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1043.6M)
[01/31 12:31:30     41s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1044.6M)
[01/31 12:31:32     42s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 1046.6M)
[01/31 12:31:32     42s] Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 1047.6M)
[01/31 12:31:33     42s] Extracted 80.0016% (CPU Time= 0:00:00.9  MEM= 1048.6M)
[01/31 12:31:36     42s] Extracted 90.0019% (CPU Time= 0:00:01.1  MEM= 1048.6M)
[01/31 12:31:40     42s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1055.7M)
[01/31 12:31:41     43s] Number of Extracted Resistors     : 136595
[01/31 12:31:41     43s] Number of Extracted Ground Cap.   : 143437
[01/31 12:31:41     43s] Number of Extracted Coupling Cap. : 221220
[01/31 12:31:41     43s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for reading.
[01/31 12:31:41     43s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/31 12:31:41     43s]  Corner: my_rc
[01/31 12:31:41     43s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1039.6M)
[01/31 12:31:42     43s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb_Filter.rcdb.d' for storing RC.
[01/31 12:31:43     43s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d'. 7081 times net's RC data read were performed.
[01/31 12:31:45     43s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1039.629M)
[01/31 12:31:45     43s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for reading.
[01/31 12:31:45     43s] processing rcdb (/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d) for hinst (top) of cell (RISCV);
[01/31 12:31:45     43s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1039.629M)
[01/31 12:31:45     43s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:22.0  MEM: 1039.629M)
[01/31 12:31:49     43s] AAE_INFO: 1 threads acquired from CTE.
[01/31 12:31:50     43s] Setting infinite Tws ...
[01/31 12:31:50     43s] First Iteration Infinite Tw... 
[01/31 12:31:50     43s] Calculate late delays in OCV mode...
[01/31 12:31:50     43s] Calculate early delays in OCV mode...
[01/31 12:31:50     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 1039.6M, InitMEM = 1039.6M)
[01/31 12:31:50     43s] Start delay calculation (fullDC) (1 T). (MEM=1039.63)
[01/31 12:31:50     43s] Initializing multi-corner capacitance tables ... 
[01/31 12:31:50     43s] Initializing multi-corner resistance tables ...
[01/31 12:31:53     44s] Start AAE Lib Loading. (MEM=1055.85)
[01/31 12:31:53     44s] End AAE Lib Loading. (MEM=1246.59 CPU=0:00:00.0 Real=0:00:00.0)
[01/31 12:31:53     44s] End AAE Lib Interpolated Model. (MEM=1246.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 12:31:55     44s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for reading.
[01/31 12:31:55     44s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1218.0M)
[01/31 12:31:55     44s] AAE_INFO: 1 threads acquired from CTE.
[01/31 12:33:02     51s] Total number of fetched objects 8172
[01/31 12:33:02     51s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[01/31 12:33:03     51s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/31 12:33:03     51s] End delay calculation. (MEM=1277.22 CPU=0:00:06.8 REAL=0:01:06)
[01/31 12:33:04     51s] End delay calculation (fullDC). (MEM=1179.85 CPU=0:00:07.6 REAL=0:01:14)
[01/31 12:33:04     51s] *** CDM Built up (cpu=0:00:10.2  real=0:01:41  mem= 1179.8M) ***
[01/31 12:33:10     52s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1179.8M)
[01/31 12:33:10     52s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/31 12:33:10     52s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1179.8M)
[01/31 12:33:10     52s] Starting SI iteration 2
[01/31 12:33:12     52s] Calculate late delays in OCV mode...
[01/31 12:33:12     52s] Calculate early delays in OCV mode...
[01/31 12:33:12     52s] Start delay calculation (fullDC) (1 T). (MEM=1187.89)
[01/31 12:33:13     52s] End AAE Lib Interpolated Model. (MEM=1187.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 12:33:14     52s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[01/31 12:33:14     52s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[01/31 12:33:14     52s] Total number of fetched objects 8172
[01/31 12:33:14     52s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[01/31 12:33:14     52s] End delay calculation. (MEM=1155.89 CPU=0:00:00.2 REAL=0:00:01.0)
[01/31 12:33:14     52s] End delay calculation (fullDC). (MEM=1155.89 CPU=0:00:00.3 REAL=0:00:02.0)
[01/31 12:33:14     52s] *** CDM Built up (cpu=0:00:00.3  real=0:00:02.0  mem= 1155.9M) ***
[01/31 12:33:29     54s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[01/31 12:33:29     54s] Parsing file top.mtarpt...
[01/31 12:38:08     67s] <CMD> selectObject Net clk
[01/31 12:38:08     67s] <CMD> selectObject Net {ALU_backward_MEM_out_s[30]}
[01/31 12:38:08     67s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:38:08     67s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:08     67s] <CMD> selectObject IO_Pin clk
[01/31 12:38:09     67s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:10     67s] <CMD> deselectObject Net clk
[01/31 12:38:10     67s] <CMD> deselectObject Net {ALU_backward_MEM_out_s[30]}
[01/31 12:38:10     67s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:38:10     67s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:10     67s] <CMD> deselectObject IO_Pin clk
[01/31 12:38:10     67s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:10     67s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:16     67s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:21     67s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:21     67s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:23     67s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:23     67s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:38:23     67s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:38:37     68s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:38:37     68s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:37     68s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:38:45     68s] INFO:  processing SDC file "/home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV.enc.dat/libs/mmmc/RISCV.sdc" for SDC<->STA report cross-probing....
[01/31 12:38:45     68s] INFO(/home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV.enc.dat/libs/mmmc/RISCV.sdc, line 8,8) : Command "set_units" will not be registered for SDC cross-probing, because it is unsupported, or contained an unsupported command in one of its options.
[01/31 12:38:45     68s] INFO:  processed 268 commands in 275 lines from file "/home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV.enc.dat/libs/mmmc/RISCV.sdc", with 1 errors.
[01/31 12:38:45     68s] INFO:  registered 267 SDC constraints for cross-probing.
[01/31 12:38:45     68s] INFO:  The following commands were not registered for SDC cross-probing, for reasons
[01/31 12:38:45     68s]        detailed previously in the logfile, or because they are not relevant to SDC:
[01/31 12:38:45     68s]        cross-probing.
[01/31 12:38:58     69s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:38:58     69s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:39:09     69s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:39:09     69s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:09     69s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:09     69s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:14     69s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:16     69s] <CMD> selectObject Net clk
[01/31 12:39:17     69s] <CMD> deselectObject Net clk
[01/31 12:39:17     69s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:39:17     69s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:39:29     70s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:39:29     70s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:29     70s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:33     70s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:33     70s] <CMD> selectObject Net clk
[01/31 12:39:35     70s] <CMD> deselectObject Net clk
[01/31 12:39:35     70s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:35     70s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:38     70s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:38     70s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:39:38     70s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:39:45     70s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:39:45     70s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:45     70s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:50     71s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:51     71s] <CMD> selectObject Pin reg_ALUout_MEM_WB_q_reg_30_/RN
[01/31 12:39:52     71s] <CMD> deselectObject Pin reg_ALUout_MEM_WB_q_reg_30_/RN
[01/31 12:39:52     71s] <CMD> selectObject Net clk
[01/31 12:39:53     71s] <CMD> deselectObject Net clk
[01/31 12:39:53     71s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:39:54     71s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:41:25     74s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:41:25     74s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:41:25     74s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:41:47     75s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:41:48     75s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:41:48     75s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:42:54     77s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:42:54     77s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:42:54     77s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_30_
[01/31 12:46:09     85s] <CMD> deselectAll
[01/31 12:47:21     88s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:47:21     88s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_30_
[01/31 12:48:17     90s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_30_ -cell DFFR_X2
[01/31 12:48:17     90s] #################################################################################
[01/31 12:48:17     90s] # Design Stage: PostRoute
[01/31 12:48:17     90s] # Design Name: RISCV
[01/31 12:48:17     90s] # Design Mode: 90nm
[01/31 12:48:17     90s] # Analysis Mode: MMMC OCV 
[01/31 12:48:17     90s] # Parasitics Mode: SPEF/RCDB
[01/31 12:48:17     90s] # Signoff Settings: SI On 
[01/31 12:48:17     90s] #################################################################################
[01/31 12:48:18     90s] Starting SI iteration 1 using Infinite Timing Windows
[01/31 12:48:19     90s] #################################################################################
[01/31 12:48:19     90s] # Design Stage: PostRoute
[01/31 12:48:19     90s] # Design Name: RISCV
[01/31 12:48:19     90s] # Design Mode: 90nm
[01/31 12:48:19     90s] # Analysis Mode: MMMC OCV 
[01/31 12:48:19     90s] # Parasitics Mode: SPEF/RCDB
[01/31 12:48:19     90s] # Signoff Settings: SI On 
[01/31 12:48:19     90s] #################################################################################
[01/31 12:48:25     91s] AAE_INFO: 1 threads acquired from CTE.
[01/31 12:48:25     91s] Setting infinite Tws ...
[01/31 12:48:25     91s] First Iteration Infinite Tw... 
[01/31 12:48:25     91s] Calculate early delays in OCV mode...
[01/31 12:48:25     91s] Calculate late delays in OCV mode...
[01/31 12:48:25     91s] Topological Sorting (REAL = 0:00:00.0, MEM = 1131.6M, InitMEM = 1131.6M)
[01/31 12:48:25     91s] Start delay calculation (fullDC) (1 T). (MEM=1131.62)
[01/31 12:48:28     91s] End AAE Lib Interpolated Model. (MEM=1147.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 12:49:29     98s] Total number of fetched objects 8172
[01/31 12:49:29     98s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[01/31 12:49:30     98s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/31 12:49:30     98s] End delay calculation. (MEM=1198.92 CPU=0:00:06.6 REAL=0:01:00.0)
[01/31 12:49:30     98s] End delay calculation (fullDC). (MEM=1198.92 CPU=0:00:07.1 REAL=0:01:05)
[01/31 12:49:30     98s] *** CDM Built up (cpu=0:00:07.7  real=0:01:11  mem= 1198.9M) ***
[01/31 12:49:37     99s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1198.9M)
[01/31 12:49:37     99s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/31 12:49:37     99s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1198.9M)
[01/31 12:49:37     99s] Starting SI iteration 2
[01/31 12:49:38     99s] AAE_INFO: 1 threads acquired from CTE.
[01/31 12:49:38     99s] Calculate early delays in OCV mode...
[01/31 12:49:38     99s] Calculate late delays in OCV mode...
[01/31 12:49:39     99s] Start delay calculation (fullDC) (1 T). (MEM=1206.97)
[01/31 12:49:39     99s] End AAE Lib Interpolated Model. (MEM=1206.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 12:49:41     99s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[01/31 12:49:41     99s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[01/31 12:49:41     99s] Total number of fetched objects 8172
[01/31 12:49:41     99s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[01/31 12:49:41     99s] End delay calculation. (MEM=1174.96 CPU=0:00:00.2 REAL=0:00:01.0)
[01/31 12:49:41     99s] End delay calculation (fullDC). (MEM=1174.96 CPU=0:00:00.3 REAL=0:00:02.0)
[01/31 12:49:41     99s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1175.0M) ***
[01/31 12:49:45     99s] Design State:
[01/31 12:49:45     99s]     #signal nets       :  7080
[01/31 12:49:45     99s]     #routed signal nets:  7009
[01/31 12:49:45     99s]     #clock nets        :  1
[01/31 12:49:45     99s]     #routed clock nets :  1
[01/31 12:49:45     99s] #################################################################################
[01/31 12:49:45     99s] # Design Stage: PostRoute
[01/31 12:49:45     99s] # Design Name: RISCV
[01/31 12:49:45     99s] # Design Mode: 90nm
[01/31 12:49:45     99s] # Analysis Mode: MMMC OCV 
[01/31 12:49:45     99s] # Parasitics Mode: SPEF/RCDB
[01/31 12:49:45     99s] # Signoff Settings: SI On 
[01/31 12:49:45     99s] #################################################################################
[01/31 12:49:46     99s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[01/31 12:49:46    100s] Estimated cell power/ground rail width = 0.197 um
[01/31 12:49:46    100s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/31 12:49:46    100s] *** Starting refinePlace (0:01:40 mem=1175.0M) ***
[01/31 12:49:46    100s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 12:49:46    100s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[01/31 12:49:46    100s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 12:49:47    100s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 12:49:47    100s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1175.0MB
[01/31 12:49:47    100s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1175.0MB) @(0:01:40 - 0:01:40).
[01/31 12:49:47    100s] *** Finished refinePlace (0:01:40 mem=1175.0M) ***
[01/31 12:49:47    100s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_30_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[01/31 12:49:48    100s] Resize reg_ALUout_MEM_WB_q_reg_30_ (DFFR_X1) to DFFR_X2.
[01/31 12:51:01    102s] <CMD> deleteFiller -cell LOGIC1_X1 LOGIC0_X1 FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1
[01/31 12:51:02    102s] Deleted 0 physical inst  (cell LOGIC1_X1 / prefix -).
[01/31 12:51:02    102s] Deleted 0 physical inst  (cell LOGIC0_X1 / prefix -).
[01/31 12:51:02    102s] Deleted 1867 physical insts (cell FILLCELL_X8 / prefix -).
[01/31 12:51:02    102s] Deleted 3251 physical insts (cell FILLCELL_X4 / prefix -).
[01/31 12:51:02    102s] Deleted 17 physical insts (cell FILLCELL_X32 / prefix -).
[01/31 12:51:02    102s] Deleted 0 physical inst  (cell FILLCELL_X2 / prefix -).
[01/31 12:51:02    102s] Deleted 170 physical insts (cell FILLCELL_X16 / prefix -).
[01/31 12:51:02    102s] Deleted 9116 physical insts (cell FILLCELL_X1 / prefix -).
[01/31 12:51:02    102s] Total physical insts deleted = 14421.
[01/31 12:51:15    103s] <CMD> getFillerMode -quiet
[01/31 12:51:22    103s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[01/31 12:51:22    103s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[01/31 12:51:22    103s] Type 'man IMPSP-5217' for more detail.
[01/31 12:51:22    103s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[01/31 12:51:22    103s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/31 12:51:24    103s]   Signal wire search tree: 136429 elements. (cpu=0:00:00.1, mem=-0.0M)
[01/31 12:51:39    105s] For 14421 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[01/31 12:51:39    105s] *INFO: Adding fillers to top-module.
[01/31 12:51:39    105s] *INFO:   Added 17 filler insts (cell FILLCELL_X32 / prefix FILLER).
[01/31 12:51:39    105s] *INFO:   Added 170 filler insts (cell FILLCELL_X16 / prefix FILLER).
[01/31 12:51:39    105s] *INFO:   Added 1867 filler insts (cell FILLCELL_X8 / prefix FILLER).
[01/31 12:51:39    105s] *INFO:   Added 3251 filler insts (cell FILLCELL_X4 / prefix FILLER).
[01/31 12:51:39    105s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[01/31 12:51:39    105s] *INFO:   Added 9116 filler insts (cell FILLCELL_X1 / prefix FILLER).
[01/31 12:51:39    105s] *INFO: Total 14421 filler insts added - prefix FILLER (CPU: 0:00:01.7).
[01/31 12:51:39    105s] For 0 new insts, *** Applied 0 GNC rules.
[01/31 12:53:08    110s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/31 12:53:08    110s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[01/31 12:53:08    110s]  Reset EOS DB
[01/31 12:53:08    110s] Ignoring AAE DB Resetting ...
[01/31 12:53:08    110s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d'. 7080 times net's RC data read were performed.
[01/31 12:53:08    110s] Extraction called for design 'RISCV' of instances=20973 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[01/31 12:53:08    110s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/31 12:53:08    110s] Type 'man IMPEXT-3530' for more detail.
[01/31 12:53:08    110s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[01/31 12:53:08    110s] RC Extraction called in multi-corner(1) mode.
[01/31 12:53:09    110s] Process corner(s) are loaded.
[01/31 12:53:09    110s]  Corner: my_rc
[01/31 12:53:09    110s] extractDetailRC Option : -outfile /tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d -maxResLength 200  -extended
[01/31 12:53:09    110s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[01/31 12:53:09    110s]       RC Corner Indexes            0   
[01/31 12:53:09    110s] Capacitance Scaling Factor   : 1.00000 
[01/31 12:53:09    110s] Coupling Cap. Scaling Factor : 1.00000 
[01/31 12:53:09    110s] Resistance Scaling Factor    : 1.00000 
[01/31 12:53:09    110s] Clock Cap. Scaling Factor    : 1.00000 
[01/31 12:53:09    110s] Clock Res. Scaling Factor    : 1.00000 
[01/31 12:53:09    110s] Shrink Factor                : 1.00000
[01/31 12:53:09    110s] Initializing multi-corner capacitance tables ... 
[01/31 12:53:09    110s] Initializing multi-corner resistance tables ...
[01/31 12:53:10    110s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1132.0M)
[01/31 12:53:12    110s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for storing RC.
[01/31 12:53:13    111s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1209.1M)
[01/31 12:53:14    111s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1209.1M)
[01/31 12:53:14    111s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1209.1M)
[01/31 12:53:14    111s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1209.1M)
[01/31 12:53:16    111s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1209.1M)
[01/31 12:53:17    111s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 1209.1M)
[01/31 12:53:18    111s] Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 1209.1M)
[01/31 12:53:20    111s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1209.1M)
[01/31 12:53:21    111s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1209.1M)
[01/31 12:53:26    112s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1214.1M)
[01/31 12:53:27    112s] Number of Extracted Resistors     : 136595
[01/31 12:53:27    112s] Number of Extracted Ground Cap.   : 143437
[01/31 12:53:27    112s] Number of Extracted Coupling Cap. : 221220
[01/31 12:53:27    112s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for reading.
[01/31 12:53:27    112s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/31 12:53:27    112s]  Corner: my_rc
[01/31 12:53:27    112s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1190.8M)
[01/31 12:53:28    112s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb_Filter.rcdb.d' for storing RC.
[01/31 12:53:29    112s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d'. 7081 times net's RC data read were performed.
[01/31 12:53:30    112s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1190.809M)
[01/31 12:53:31    112s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for reading.
[01/31 12:53:31    112s] processing rcdb (/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d) for hinst (top) of cell (RISCV);
[01/31 12:53:31    112s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1190.809M)
[01/31 12:53:31    112s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:23.0  MEM: 1190.809M)
[01/31 12:53:33    112s] Effort level <high> specified for reg2reg path_group
[01/31 12:53:39    113s] Starting SI iteration 1 using Infinite Timing Windows
[01/31 12:53:42    113s] #################################################################################
[01/31 12:53:42    113s] # Design Stage: PostRoute
[01/31 12:53:42    113s] # Design Name: RISCV
[01/31 12:53:42    113s] # Design Mode: 90nm
[01/31 12:53:42    113s] # Analysis Mode: MMMC OCV 
[01/31 12:53:42    113s] # Parasitics Mode: SPEF/RCDB
[01/31 12:53:42    113s] # Signoff Settings: SI On 
[01/31 12:53:42    113s] #################################################################################
[01/31 12:53:42    113s] AAE_INFO: 1 threads acquired from CTE.
[01/31 12:53:42    113s] Setting infinite Tws ...
[01/31 12:53:42    113s] First Iteration Infinite Tw... 
[01/31 12:53:42    113s] Calculate late delays in OCV mode...
[01/31 12:53:42    113s] Calculate early delays in OCV mode...
[01/31 12:53:43    113s] Topological Sorting (REAL = 0:00:01.0, MEM = 1128.5M, InitMEM = 1128.5M)
[01/31 12:53:43    113s] Start delay calculation (fullDC) (1 T). (MEM=1128.48)
[01/31 12:53:43    113s] Initializing multi-corner capacitance tables ... 
[01/31 12:53:43    113s] Initializing multi-corner resistance tables ...
[01/31 12:53:46    114s] End AAE Lib Interpolated Model. (MEM=1144.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 12:53:46    114s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for reading.
[01/31 12:53:46    114s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1144.7M)
[01/31 12:53:46    114s] AAE_INFO: 1 threads acquired from CTE.
[01/31 12:54:57    121s] Total number of fetched objects 8172
[01/31 12:54:57    121s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[01/31 12:54:58    121s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/31 12:54:58    121s] End delay calculation. (MEM=1211.46 CPU=0:00:06.8 REAL=0:01:09)
[01/31 12:54:58    121s] End delay calculation (fullDC). (MEM=1211.46 CPU=0:00:07.4 REAL=0:01:15)
[01/31 12:54:58    121s] *** CDM Built up (cpu=0:00:07.5  real=0:01:16  mem= 1211.5M) ***
[01/31 12:55:07    122s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1211.5M)
[01/31 12:55:07    122s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/31 12:55:08    122s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1211.5M)
[01/31 12:55:08    122s] Starting SI iteration 2
[01/31 12:55:09    122s] AAE_INFO: 1 threads acquired from CTE.
[01/31 12:55:09    122s] Calculate late delays in OCV mode...
[01/31 12:55:09    122s] Calculate early delays in OCV mode...
[01/31 12:55:09    122s] Start delay calculation (fullDC) (1 T). (MEM=1219.51)
[01/31 12:55:10    122s] End AAE Lib Interpolated Model. (MEM=1219.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 12:55:12    122s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[01/31 12:55:12    122s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[01/31 12:55:12    122s] Total number of fetched objects 8172
[01/31 12:55:12    122s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[01/31 12:55:12    122s] End delay calculation. (MEM=1187.51 CPU=0:00:00.2 REAL=0:00:02.0)
[01/31 12:55:12    122s] End delay calculation (fullDC). (MEM=1187.51 CPU=0:00:00.3 REAL=0:00:03.0)
[01/31 12:55:12    122s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1187.5M) ***
[01/31 12:55:15    123s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:01:36 totSessionCpu=0:02:03 mem=1187.5M)
[01/31 12:55:19    123s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.000  |
|           TNS (ns):| -0.005  | -0.005  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 57.997%
       (100.002% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[01/31 12:55:20    123s] Total CPU time: 12.83 sec
[01/31 12:55:20    123s] Total Real time: 132.0 sec
[01/31 12:55:20    123s] Total Memory Usage: 1092.945312 Mbytes
[01/31 12:55:20    123s] Reset AAE Options
[01/31 13:29:35    186s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_22_
[01/31 13:29:35    186s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_22_
[01/31 13:30:09    187s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_22_ -cell DFFR_X4
[01/31 13:30:09    187s] **WARN: (IMPOPT-3588):	DFFR_X4 is not a cell!
[01/31 13:30:09    187s] Type 'man IMPOPT-3588' for more detail.
[01/31 13:30:09    187s] 
[01/31 13:30:15    187s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_22_ -cell DFFR_X2
[01/31 13:30:15    187s] Starting SI iteration 1 using Infinite Timing Windows
[01/31 13:30:17    187s] #################################################################################
[01/31 13:30:17    187s] # Design Stage: PostRoute
[01/31 13:30:17    187s] # Design Name: RISCV
[01/31 13:30:17    187s] # Design Mode: 90nm
[01/31 13:30:17    187s] # Analysis Mode: MMMC OCV 
[01/31 13:30:17    187s] # Parasitics Mode: SPEF/RCDB
[01/31 13:30:17    187s] # Signoff Settings: SI On 
[01/31 13:30:17    187s] #################################################################################
[01/31 13:30:22    188s] AAE_INFO: 1 threads acquired from CTE.
[01/31 13:30:22    188s] Setting infinite Tws ...
[01/31 13:30:22    188s] First Iteration Infinite Tw... 
[01/31 13:30:22    188s] Calculate early delays in OCV mode...
[01/31 13:30:22    188s] Calculate late delays in OCV mode...
[01/31 13:30:23    188s] Topological Sorting (REAL = 0:00:01.0, MEM = 1096.5M, InitMEM = 1096.5M)
[01/31 13:30:23    188s] Start delay calculation (fullDC) (1 T). (MEM=1096.46)
[01/31 13:30:26    188s] End AAE Lib Interpolated Model. (MEM=1112.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 13:31:30    195s] Total number of fetched objects 8172
[01/31 13:31:30    195s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[01/31 13:31:31    195s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/31 13:31:31    195s] End delay calculation. (MEM=1211.46 CPU=0:00:06.5 REAL=0:01:03)
[01/31 13:31:31    195s] End delay calculation (fullDC). (MEM=1211.46 CPU=0:00:07.0 REAL=0:01:08)
[01/31 13:31:31    195s] *** CDM Built up (cpu=0:00:07.7  real=0:01:14  mem= 1211.5M) ***
[01/31 13:31:38    196s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1211.5M)
[01/31 13:31:38    196s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/31 13:31:39    196s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1211.5M)
[01/31 13:31:39    196s] Starting SI iteration 2
[01/31 13:31:40    196s] AAE_INFO: 1 threads acquired from CTE.
[01/31 13:31:40    196s] Calculate early delays in OCV mode...
[01/31 13:31:40    196s] Calculate late delays in OCV mode...
[01/31 13:31:40    196s] Start delay calculation (fullDC) (1 T). (MEM=1219.51)
[01/31 13:31:41    196s] End AAE Lib Interpolated Model. (MEM=1219.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 13:31:43    196s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[01/31 13:31:43    196s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[01/31 13:31:43    196s] Total number of fetched objects 8172
[01/31 13:31:43    196s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[01/31 13:31:43    196s] End delay calculation. (MEM=1187.5 CPU=0:00:00.2 REAL=0:00:02.0)
[01/31 13:31:43    196s] End delay calculation (fullDC). (MEM=1187.5 CPU=0:00:00.3 REAL=0:00:03.0)
[01/31 13:31:43    196s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1187.5M) ***
[01/31 13:31:47    197s] Design State:
[01/31 13:31:47    197s]     #signal nets       :  7080
[01/31 13:31:47    197s]     #routed signal nets:  7009
[01/31 13:31:47    197s]     #clock nets        :  1
[01/31 13:31:47    197s]     #routed clock nets :  1
[01/31 13:31:47    197s] #################################################################################
[01/31 13:31:47    197s] # Design Stage: PostRoute
[01/31 13:31:47    197s] # Design Name: RISCV
[01/31 13:31:47    197s] # Design Mode: 90nm
[01/31 13:31:47    197s] # Analysis Mode: MMMC OCV 
[01/31 13:31:47    197s] # Parasitics Mode: SPEF/RCDB
[01/31 13:31:47    197s] # Signoff Settings: SI On 
[01/31 13:31:47    197s] #################################################################################
[01/31 13:31:47    197s] #spOpts: mergeVia=F 
[01/31 13:31:47    197s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[01/31 13:31:48    197s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/31 13:31:48    197s] *** Starting refinePlace (0:03:17 mem=1187.5M) ***
[01/31 13:31:48    197s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:31:48    197s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[01/31 13:31:48    197s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:31:48    197s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:31:48    197s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1187.5MB
[01/31 13:31:48    197s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1187.5MB) @(0:03:17 - 0:03:17).
[01/31 13:31:48    197s] *** Finished refinePlace (0:03:17 mem=1187.5M) ***
[01/31 13:31:48    197s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_22_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[01/31 13:31:49    197s] Resize reg_ALUout_MEM_WB_q_reg_22_ (DFFR_X2) to DFFR_X2.
[01/31 13:32:05    197s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_22_ -cell DFFR_X8
[01/31 13:32:05    197s] **WARN: (IMPOPT-3588):	DFFR_X8 is not a cell!
[01/31 13:32:05    197s] Type 'man IMPOPT-3588' for more detail.
[01/31 13:32:05    197s] 
[01/31 13:32:16    198s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_22_
[01/31 13:32:16    198s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_22_
[01/31 13:32:59    199s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_22_ -cell SDFFR_X2
[01/31 13:32:59    199s] Design State:
[01/31 13:32:59    199s]     #signal nets       :  7080
[01/31 13:32:59    199s]     #routed signal nets:  7009
[01/31 13:32:59    199s]     #clock nets        :  1
[01/31 13:32:59    199s]     #routed clock nets :  1
[01/31 13:32:59    199s] #################################################################################
[01/31 13:32:59    199s] # Design Stage: PostRoute
[01/31 13:32:59    199s] # Design Name: RISCV
[01/31 13:32:59    199s] # Design Mode: 90nm
[01/31 13:32:59    199s] # Analysis Mode: MMMC OCV 
[01/31 13:32:59    199s] # Parasitics Mode: SPEF/RCDB
[01/31 13:32:59    199s] # Signoff Settings: SI On 
[01/31 13:32:59    199s] #################################################################################
[01/31 13:32:59    199s] #spOpts: mergeVia=F 
[01/31 13:32:59    199s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[01/31 13:32:59    199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/31 13:32:59    199s] *** Starting refinePlace (0:03:20 mem=1260.0M) ***
[01/31 13:32:59    199s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:33:00    199s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[01/31 13:33:00    199s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:33:00    199s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:33:00    199s] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1260.0MB
[01/31 13:33:00    199s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=1260.0MB) @(0:03:20 - 0:03:20).
[01/31 13:33:00    199s] *** Finished refinePlace (0:03:20 mem=1260.0M) ***
[01/31 13:33:00    199s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_22_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[01/31 13:33:01    200s] Resize reg_ALUout_EX_MEM_q_reg_22_ (SDFFR_X1) to SDFFR_X2.
[01/31 13:33:05    200s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_22_
[01/31 13:33:30    201s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_16_
[01/31 13:33:30    201s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_16_
[01/31 13:34:03    202s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_16_ -cell DFFR_X2
[01/31 13:34:03    202s] Design State:
[01/31 13:34:03    202s]     #signal nets       :  7080
[01/31 13:34:03    202s]     #routed signal nets:  7009
[01/31 13:34:03    202s]     #clock nets        :  1
[01/31 13:34:03    202s]     #routed clock nets :  1
[01/31 13:34:03    202s] #################################################################################
[01/31 13:34:03    202s] # Design Stage: PostRoute
[01/31 13:34:03    202s] # Design Name: RISCV
[01/31 13:34:03    202s] # Design Mode: 90nm
[01/31 13:34:03    202s] # Analysis Mode: MMMC OCV 
[01/31 13:34:03    202s] # Parasitics Mode: SPEF/RCDB
[01/31 13:34:03    202s] # Signoff Settings: SI On 
[01/31 13:34:03    202s] #################################################################################
[01/31 13:34:03    202s] #spOpts: mergeVia=F 
[01/31 13:34:03    202s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[01/31 13:34:03    202s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/31 13:34:04    202s] *** Starting refinePlace (0:03:22 mem=1262.0M) ***
[01/31 13:34:04    202s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:34:04    202s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[01/31 13:34:04    202s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:34:04    202s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:34:04    202s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1262.0MB
[01/31 13:34:04    202s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1262.0MB) @(0:03:22 - 0:03:22).
[01/31 13:34:04    202s] *** Finished refinePlace (0:03:22 mem=1262.0M) ***
[01/31 13:34:04    202s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_16_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[01/31 13:34:05    202s] Resize reg_ALUout_MEM_WB_q_reg_16_ (DFFR_X1) to DFFR_X2.
[01/31 13:34:08    202s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_22_
[01/31 13:34:37    203s] <CMD> deleteFiller -cell LOGIC1_X1 LOGIC0_X1 FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1
[01/31 13:34:37    203s] Deleted 0 physical inst  (cell LOGIC1_X1 / prefix -).
[01/31 13:34:37    203s] Deleted 0 physical inst  (cell LOGIC0_X1 / prefix -).
[01/31 13:34:37    203s] Deleted 1867 physical insts (cell FILLCELL_X8 / prefix -).
[01/31 13:34:37    203s] Deleted 3251 physical insts (cell FILLCELL_X4 / prefix -).
[01/31 13:34:37    203s] Deleted 17 physical insts (cell FILLCELL_X32 / prefix -).
[01/31 13:34:37    203s] Deleted 0 physical inst  (cell FILLCELL_X2 / prefix -).
[01/31 13:34:37    203s] Deleted 170 physical insts (cell FILLCELL_X16 / prefix -).
[01/31 13:34:37    203s] Deleted 9116 physical insts (cell FILLCELL_X1 / prefix -).
[01/31 13:34:38    203s] Total physical insts deleted = 14421.
[01/31 13:34:41    203s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_22_
[01/31 13:34:48    203s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_16_ -cell DFFR_X2
[01/31 13:34:48    203s] Design State:
[01/31 13:34:48    203s]     #signal nets       :  7080
[01/31 13:34:48    203s]     #routed signal nets:  7009
[01/31 13:34:48    203s]     #clock nets        :  1
[01/31 13:34:48    203s]     #routed clock nets :  1
[01/31 13:34:48    203s] #################################################################################
[01/31 13:34:48    203s] # Design Stage: PostRoute
[01/31 13:34:48    203s] # Design Name: RISCV
[01/31 13:34:48    203s] # Design Mode: 90nm
[01/31 13:34:48    203s] # Analysis Mode: MMMC OCV 
[01/31 13:34:48    203s] # Parasitics Mode: SPEF/RCDB
[01/31 13:34:48    203s] # Signoff Settings: SI On 
[01/31 13:34:48    203s] #################################################################################
[01/31 13:34:48    204s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[01/31 13:34:48    204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/31 13:34:49    204s] *** Starting refinePlace (0:03:24 mem=1262.0M) ***
[01/31 13:34:49    204s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:34:49    204s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:34:49    204s] Starting refinePlace ...
[01/31 13:34:49    204s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[01/31 13:34:49    204s] Density distribution unevenness ratio = 6.227%
[01/31 13:34:49    204s]   Spread Effort: high, post-route mode, useDDP on.
[01/31 13:34:49    204s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1262.0MB) @(0:03:24 - 0:03:24).
[01/31 13:34:49    204s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:34:49    204s] wireLenOptFixPriorityInst 0 inst fixed
[01/31 13:34:50    204s] Move report: legalization moves 3 insts, mean move: 0.25 um, max move: 0.38 um
[01/31 13:34:50    204s] 	Max move on inst (reg_immediate_MEM_WB_q_reg_31_): (61.18, 21.84) --> (61.56, 21.84)
[01/31 13:34:50    204s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1262.0MB) @(0:03:24 - 0:03:24).
[01/31 13:34:50    204s] Move report: Detail placement moves 3 insts, mean move: 0.25 um, max move: 0.38 um
[01/31 13:34:50    204s] 	Max move on inst (reg_immediate_MEM_WB_q_reg_31_): (61.18, 21.84) --> (61.56, 21.84)
[01/31 13:34:50    204s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1262.0MB
[01/31 13:34:50    204s] Statistics of distance of Instance movement in refine placement:
[01/31 13:34:50    204s]   maximum (X+Y) =         0.38 um
[01/31 13:34:50    204s]   inst (reg_immediate_MEM_WB_q_reg_31_) with max move: (61.18, 21.84) -> (61.56, 21.84)
[01/31 13:34:50    204s]   mean    (X+Y) =         0.25 um
[01/31 13:34:50    204s] Summary Report:
[01/31 13:34:50    204s] Instances move: 3 (out of 6552 movable)
[01/31 13:34:50    204s] Instances flipped: 0
[01/31 13:34:50    204s] Mean displacement: 0.25 um
[01/31 13:34:50    204s] Max displacement: 0.38 um (Instance: reg_immediate_MEM_WB_q_reg_31_) (61.18, 21.84) -> (61.56, 21.84)
[01/31 13:34:50    204s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[01/31 13:34:50    204s] Total instances moved : 3
[01/31 13:34:51    204s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:34:51    204s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1262.0MB
[01/31 13:34:51    204s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1262.0MB) @(0:03:24 - 0:03:24).
[01/31 13:34:51    204s] *** Finished refinePlace (0:03:24 mem=1262.0M) ***
[01/31 13:34:51    204s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_16_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[01/31 13:34:52    204s] Resize reg_ALUout_MEM_WB_q_reg_16_ (DFFR_X2) to DFFR_X2.
[01/31 13:35:10    204s] <CMD> ecoChangeCell -inst reg_ALUout_EX_MEM_q_reg_22_ -cell SDFFR_X2
[01/31 13:35:10    204s] Design State:
[01/31 13:35:10    204s]     #signal nets       :  7080
[01/31 13:35:10    204s]     #routed signal nets:  7009
[01/31 13:35:10    204s]     #clock nets        :  1
[01/31 13:35:10    204s]     #routed clock nets :  1
[01/31 13:35:10    204s] #################################################################################
[01/31 13:35:10    204s] # Design Stage: PostRoute
[01/31 13:35:10    204s] # Design Name: RISCV
[01/31 13:35:10    204s] # Design Mode: 90nm
[01/31 13:35:10    204s] # Analysis Mode: MMMC OCV 
[01/31 13:35:10    204s] # Parasitics Mode: SPEF/RCDB
[01/31 13:35:10    204s] # Signoff Settings: SI On 
[01/31 13:35:10    204s] #################################################################################
[01/31 13:35:10    204s] #spOpts: mergeVia=F 
[01/31 13:35:10    204s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[01/31 13:35:10    205s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/31 13:35:10    205s] *** Starting refinePlace (0:03:25 mem=1262.0M) ***
[01/31 13:35:10    205s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:35:10    205s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:35:10    205s] Starting refinePlace ...
[01/31 13:35:11    205s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[01/31 13:35:11    205s] Density distribution unevenness ratio = 6.227%
[01/31 13:35:11    205s]   Spread Effort: high, post-route mode, useDDP on.
[01/31 13:35:11    205s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1262.0MB) @(0:03:25 - 0:03:25).
[01/31 13:35:11    205s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:35:11    205s] wireLenOptFixPriorityInst 0 inst fixed
[01/31 13:35:12    205s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:35:12    205s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1262.0MB) @(0:03:25 - 0:03:25).
[01/31 13:35:12    205s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:35:12    205s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1262.0MB
[01/31 13:35:12    205s] Statistics of distance of Instance movement in refine placement:
[01/31 13:35:12    205s]   maximum (X+Y) =         0.00 um
[01/31 13:35:12    205s]   mean    (X+Y) =         0.00 um
[01/31 13:35:12    205s] Summary Report:
[01/31 13:35:12    205s] Instances move: 0 (out of 6552 movable)
[01/31 13:35:12    205s] Instances flipped: 0
[01/31 13:35:12    205s] Mean displacement: 0.00 um
[01/31 13:35:12    205s] Max displacement: 0.00 um 
[01/31 13:35:12    205s] Total instances moved : 0
[01/31 13:35:12    205s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:35:12    205s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1262.0MB
[01/31 13:35:12    205s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1262.0MB) @(0:03:25 - 0:03:25).
[01/31 13:35:12    205s] *** Finished refinePlace (0:03:25 mem=1262.0M) ***
[01/31 13:35:12    205s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_EX_MEM_q_reg_22_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[01/31 13:35:13    205s] Resize reg_ALUout_EX_MEM_q_reg_22_ (SDFFR_X2) to SDFFR_X2.
[01/31 13:35:26    205s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_11_
[01/31 13:35:26    205s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_11_
[01/31 13:35:51    206s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_11_ -cell DFFR_X2
[01/31 13:35:51    206s] Design State:
[01/31 13:35:51    206s]     #signal nets       :  7080
[01/31 13:35:51    206s]     #routed signal nets:  7009
[01/31 13:35:51    206s]     #clock nets        :  1
[01/31 13:35:51    206s]     #routed clock nets :  1
[01/31 13:35:51    206s] #################################################################################
[01/31 13:35:51    206s] # Design Stage: PostRoute
[01/31 13:35:51    206s] # Design Name: RISCV
[01/31 13:35:51    206s] # Design Mode: 90nm
[01/31 13:35:51    206s] # Analysis Mode: MMMC OCV 
[01/31 13:35:51    206s] # Parasitics Mode: SPEF/RCDB
[01/31 13:35:51    206s] # Signoff Settings: SI On 
[01/31 13:35:51    206s] #################################################################################
[01/31 13:35:51    206s] #spOpts: mergeVia=F 
[01/31 13:35:51    206s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[01/31 13:35:51    206s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/31 13:35:51    206s] *** Starting refinePlace (0:03:27 mem=1262.0M) ***
[01/31 13:35:51    206s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:35:51    206s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:35:51    206s] Starting refinePlace ...
[01/31 13:35:52    206s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[01/31 13:35:52    206s] Density distribution unevenness ratio = 6.228%
[01/31 13:35:52    206s]   Spread Effort: high, post-route mode, useDDP on.
[01/31 13:35:52    206s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1262.0MB) @(0:03:27 - 0:03:27).
[01/31 13:35:52    206s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:35:52    206s] wireLenOptFixPriorityInst 0 inst fixed
[01/31 13:35:53    206s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:35:53    206s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1262.0MB) @(0:03:27 - 0:03:27).
[01/31 13:35:53    206s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:35:53    206s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1262.0MB
[01/31 13:35:53    206s] Statistics of distance of Instance movement in refine placement:
[01/31 13:35:53    206s]   maximum (X+Y) =         0.00 um
[01/31 13:35:53    206s]   mean    (X+Y) =         0.00 um
[01/31 13:35:53    206s] Summary Report:
[01/31 13:35:53    206s] Instances move: 0 (out of 6552 movable)
[01/31 13:35:53    206s] Instances flipped: 0
[01/31 13:35:53    206s] Mean displacement: 0.00 um
[01/31 13:35:53    206s] Max displacement: 0.00 um 
[01/31 13:35:53    206s] Total instances moved : 0
[01/31 13:35:53    206s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:35:53    206s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1262.0MB
[01/31 13:35:53    206s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1262.0MB) @(0:03:27 - 0:03:27).
[01/31 13:35:53    206s] *** Finished refinePlace (0:03:27 mem=1262.0M) ***
[01/31 13:35:53    206s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_11_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[01/31 13:35:55    206s] Resize reg_ALUout_MEM_WB_q_reg_11_ (DFFR_X1) to DFFR_X2.
[01/31 13:35:58    207s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_22_
[01/31 13:36:03    207s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_31_
[01/31 13:36:03    207s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_31_
[01/31 13:36:22    208s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_31_ -cell DFFR_X2
[01/31 13:36:22    208s] Design State:
[01/31 13:36:22    208s]     #signal nets       :  7080
[01/31 13:36:22    208s]     #routed signal nets:  7009
[01/31 13:36:22    208s]     #clock nets        :  1
[01/31 13:36:22    208s]     #routed clock nets :  1
[01/31 13:36:22    208s] #################################################################################
[01/31 13:36:22    208s] # Design Stage: PostRoute
[01/31 13:36:22    208s] # Design Name: RISCV
[01/31 13:36:22    208s] # Design Mode: 90nm
[01/31 13:36:22    208s] # Analysis Mode: MMMC OCV 
[01/31 13:36:22    208s] # Parasitics Mode: SPEF/RCDB
[01/31 13:36:22    208s] # Signoff Settings: SI On 
[01/31 13:36:22    208s] #################################################################################
[01/31 13:36:22    208s] #spOpts: mergeVia=F 
[01/31 13:36:22    208s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[01/31 13:36:22    208s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/31 13:36:22    208s] *** Starting refinePlace (0:03:28 mem=1262.0M) ***
[01/31 13:36:22    208s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:36:23    208s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:36:23    208s] Starting refinePlace ...
[01/31 13:36:23    208s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[01/31 13:36:23    208s] Density distribution unevenness ratio = 6.230%
[01/31 13:36:23    208s]   Spread Effort: high, post-route mode, useDDP on.
[01/31 13:36:23    208s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1262.0MB) @(0:03:28 - 0:03:28).
[01/31 13:36:23    208s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/31 13:36:23    208s] wireLenOptFixPriorityInst 0 inst fixed
[01/31 13:36:25    208s] Move report: legalization moves 2 insts, mean move: 0.38 um, max move: 0.38 um
[01/31 13:36:25    208s] 	Max move on inst (ID_RF_registers_reg_10__27_): (67.45, 20.44) --> (67.83, 20.44)
[01/31 13:36:25    208s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:02.0, mem=1262.0MB) @(0:03:28 - 0:03:28).
[01/31 13:36:25    208s] Move report: Detail placement moves 2 insts, mean move: 0.38 um, max move: 0.38 um
[01/31 13:36:25    208s] 	Max move on inst (ID_RF_registers_reg_10__27_): (67.45, 20.44) --> (67.83, 20.44)
[01/31 13:36:25    208s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1262.0MB
[01/31 13:36:25    208s] Statistics of distance of Instance movement in refine placement:
[01/31 13:36:25    208s]   maximum (X+Y) =         0.38 um
[01/31 13:36:25    208s]   inst (ID_RF_registers_reg_10__27_) with max move: (67.45, 20.44) -> (67.83, 20.44)
[01/31 13:36:25    208s]   mean    (X+Y) =         0.38 um
[01/31 13:36:25    208s] Summary Report:
[01/31 13:36:25    208s] Instances move: 2 (out of 6552 movable)
[01/31 13:36:25    208s] Instances flipped: 0
[01/31 13:36:25    208s] Mean displacement: 0.38 um
[01/31 13:36:25    208s] Max displacement: 0.38 um (Instance: ID_RF_registers_reg_10__27_) (67.45, 20.44) -> (67.83, 20.44)
[01/31 13:36:25    208s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[01/31 13:36:25    208s] Total instances moved : 2
[01/31 13:36:25    208s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[01/31 13:36:25    208s] Runtime: CPU: 0:00:00.2 REAL: 0:00:03.0 MEM: 1262.0MB
[01/31 13:36:25    208s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:03.0, mem=1262.0MB) @(0:03:28 - 0:03:28).
[01/31 13:36:25    208s] *** Finished refinePlace (0:03:28 mem=1262.0M) ***
[01/31 13:36:25    208s] **WARN: (IMPOPT-3549):	Timing updation on term reg_ALUout_MEM_WB_q_reg_31_/RN will only happen in the late mode. Updation in both min/max modes cannot be done by ECO commands. This might cause inconsistency in timing number if you are in OCV mode and updation required for both the modes.
[01/31 13:36:26    208s] Resize reg_ALUout_MEM_WB_q_reg_31_ (DFFR_X1) to DFFR_X2.
[01/31 13:36:28    208s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_22_
[01/31 13:38:10    211s] <CMD> getFillerMode -quiet
[01/31 13:38:21    212s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[01/31 13:38:21    212s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[01/31 13:38:21    212s] Type 'man IMPSP-5217' for more detail.
[01/31 13:38:21    212s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[01/31 13:38:21    212s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/31 13:38:23    212s]   Signal wire search tree: 136429 elements. (cpu=0:00:00.1, mem=0.0M)
[01/31 13:38:37    213s] For 14414 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[01/31 13:38:37    213s] *INFO: Adding fillers to top-module.
[01/31 13:38:37    213s] *INFO:   Added 17 filler insts (cell FILLCELL_X32 / prefix FILLER).
[01/31 13:38:37    213s] *INFO:   Added 170 filler insts (cell FILLCELL_X16 / prefix FILLER).
[01/31 13:38:37    213s] *INFO:   Added 1866 filler insts (cell FILLCELL_X8 / prefix FILLER).
[01/31 13:38:37    213s] *INFO:   Added 3249 filler insts (cell FILLCELL_X4 / prefix FILLER).
[01/31 13:38:37    213s] *INFO:   Added 10 filler insts (cell FILLCELL_X2 / prefix FILLER).
[01/31 13:38:37    213s] *INFO:   Added 9113 filler insts (cell FILLCELL_X1 / prefix FILLER).
[01/31 13:38:37    213s] *INFO: Total 14425 filler insts added - prefix FILLER (CPU: 0:00:01.7).
[01/31 13:38:37    213s] For 11 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[01/31 13:38:45    214s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_22_
[01/31 13:38:58    214s] <CMD> deselectAll
[01/31 13:39:20    215s] <CMD> saveDesign RISCV_postFix
[01/31 13:39:21    215s] The in-memory database contained RC information but was not saved. To save 
[01/31 13:39:21    215s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/31 13:39:21    215s] so it should only be saved when it is really desired.
[01/31 13:39:21    215s] #% Begin save design ... (date=01/31 13:39:21, mem=970.0M)
[01/31 13:39:22    215s] % Begin Save netlist data ... (date=01/31 13:39:21, mem=970.5M)
[01/31 13:39:22    215s] Writing Binary DB to RISCV_postFix.dat/RISCV.v.bin in single-threaded mode...
[01/31 13:39:22    215s] % End Save netlist data ... (date=01/31 13:39:22, total cpu=0:00:00.1, real=0:00:01.0, peak res=971.2M, current mem=971.2M)
[01/31 13:39:23    215s] % Begin Save AAE data ... (date=01/31 13:39:22, mem=971.2M)
[01/31 13:39:23    215s] Saving AAE Data ...
[01/31 13:39:23    215s] % End Save AAE data ... (date=01/31 13:39:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=971.2M, current mem=971.2M)
[01/31 13:39:24    215s] % Begin Save clock tree data ... (date=01/31 13:39:23, mem=972.0M)
[01/31 13:39:25    215s] % End Save clock tree data ... (date=01/31 13:39:24, total cpu=0:00:00.0, real=0:00:01.0, peak res=972.0M, current mem=972.0M)
[01/31 13:39:25    215s] Saving preference file RISCV_postFix.dat/gui.pref.tcl ...
[01/31 13:39:25    215s] Saving mode setting ...
[01/31 13:39:25    215s] Saving global file ...
[01/31 13:39:26    215s] % Begin Save floorplan data ... (date=01/31 13:39:26, mem=972.1M)
[01/31 13:39:26    215s] Saving floorplan file ...
[01/31 13:39:27    215s] % End Save floorplan data ... (date=01/31 13:39:27, total cpu=0:00:00.1, real=0:00:01.0, peak res=972.3M, current mem=972.3M)
[01/31 13:39:27    215s] Saving Drc markers ...
[01/31 13:39:27    215s] ... No Drc file written since there is no markers found.
[01/31 13:39:28    216s] % Begin Save placement data ... (date=01/31 13:39:27, mem=972.3M)
[01/31 13:39:28    216s] ** Saving stdCellPlacement_binary (version# 1) ...
[01/31 13:39:28    216s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1262.0M) ***
[01/31 13:39:28    216s] % End Save placement data ... (date=01/31 13:39:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=972.4M, current mem=972.4M)
[01/31 13:39:29    216s] % Begin Save routing data ... (date=01/31 13:39:28, mem=972.4M)
[01/31 13:39:29    216s] Saving route file ...
[01/31 13:39:34    216s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:05.0 mem=1262.0M) ***
[01/31 13:39:34    216s] % End Save routing data ... (date=01/31 13:39:34, total cpu=0:00:00.3, real=0:00:05.0, peak res=973.3M, current mem=973.3M)
[01/31 13:39:34    216s] Saving property file RISCV_postFix.dat/RISCV.prop
[01/31 13:39:34    216s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1262.0M) ***
[01/31 13:39:35    216s] % Begin Save power constraints data ... (date=01/31 13:39:34, mem=973.5M)
[01/31 13:39:36    216s] % End Save power constraints data ... (date=01/31 13:39:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=973.5M, current mem=973.5M)
[01/31 13:39:40    216s] Generated self-contained design RISCV_postFix.dat
[01/31 13:39:40    216s] #% End save design ... (date=01/31 13:39:40, total cpu=0:00:01.4, real=0:00:19.0, peak res=973.5M, current mem=957.3M)
[01/31 13:39:40    216s] *** Message Summary: 0 warning(s), 0 error(s)
[01/31 13:39:40    216s] 
[01/31 13:40:18    217s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/31 13:40:18    217s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[01/31 13:40:18    217s]  Reset EOS DB
[01/31 13:40:18    217s] Ignoring AAE DB Resetting ...
[01/31 13:40:19    217s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d'. 7080 times net's RC data read were performed.
[01/31 13:40:19    217s] Extraction called for design 'RISCV' of instances=20977 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[01/31 13:40:19    217s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/31 13:40:19    217s] Type 'man IMPEXT-3530' for more detail.
[01/31 13:40:19    217s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[01/31 13:40:19    217s] RC Extraction called in multi-corner(1) mode.
[01/31 13:40:19    217s] Process corner(s) are loaded.
[01/31 13:40:19    217s]  Corner: my_rc
[01/31 13:40:19    217s] extractDetailRC Option : -outfile /tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d -maxResLength 200  -extended
[01/31 13:40:19    217s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[01/31 13:40:19    217s]       RC Corner Indexes            0   
[01/31 13:40:19    217s] Capacitance Scaling Factor   : 1.00000 
[01/31 13:40:19    217s] Coupling Cap. Scaling Factor : 1.00000 
[01/31 13:40:19    217s] Resistance Scaling Factor    : 1.00000 
[01/31 13:40:19    217s] Clock Cap. Scaling Factor    : 1.00000 
[01/31 13:40:19    217s] Clock Res. Scaling Factor    : 1.00000 
[01/31 13:40:19    217s] Shrink Factor                : 1.00000
[01/31 13:40:20    218s] Initializing multi-corner capacitance tables ... 
[01/31 13:40:20    218s] Initializing multi-corner resistance tables ...
[01/31 13:40:20    218s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1163.8M)
[01/31 13:40:22    218s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for storing RC.
[01/31 13:40:23    218s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1241.9M)
[01/31 13:40:24    218s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1241.9M)
[01/31 13:40:24    218s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1241.9M)
[01/31 13:40:25    218s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1241.9M)
[01/31 13:40:26    218s] Extracted 50.0017% (CPU Time= 0:00:00.7  MEM= 1241.9M)
[01/31 13:40:28    218s] Extracted 60.002% (CPU Time= 0:00:00.8  MEM= 1241.9M)
[01/31 13:40:28    218s] Extracted 70.0012% (CPU Time= 0:00:00.9  MEM= 1241.9M)
[01/31 13:40:30    219s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1241.9M)
[01/31 13:40:33    219s] Extracted 90.0019% (CPU Time= 0:00:01.3  MEM= 1241.9M)
[01/31 13:40:37    219s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1247.9M)
[01/31 13:40:38    219s] Number of Extracted Resistors     : 136595
[01/31 13:40:38    219s] Number of Extracted Ground Cap.   : 143437
[01/31 13:40:38    219s] Number of Extracted Coupling Cap. : 221220
[01/31 13:40:38    219s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for reading.
[01/31 13:40:38    219s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/31 13:40:38    219s]  Corner: my_rc
[01/31 13:40:38    219s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1224.7M)
[01/31 13:40:39    219s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb_Filter.rcdb.d' for storing RC.
[01/31 13:40:40    219s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d'. 7081 times net's RC data read were performed.
[01/31 13:40:42    220s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1224.652M)
[01/31 13:40:42    220s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for reading.
[01/31 13:40:42    220s] processing rcdb (/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d) for hinst (top) of cell (RISCV);
[01/31 13:40:42    220s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1224.652M)
[01/31 13:40:42    220s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:23.0  MEM: 1224.652M)
[01/31 13:40:44    220s] Effort level <high> specified for reg2reg path_group
[01/31 13:40:52    220s] Starting SI iteration 1 using Infinite Timing Windows
[01/31 13:40:54    221s] #################################################################################
[01/31 13:40:54    221s] # Design Stage: PostRoute
[01/31 13:40:54    221s] # Design Name: RISCV
[01/31 13:40:54    221s] # Design Mode: 90nm
[01/31 13:40:54    221s] # Analysis Mode: MMMC OCV 
[01/31 13:40:54    221s] # Parasitics Mode: SPEF/RCDB
[01/31 13:40:54    221s] # Signoff Settings: SI On 
[01/31 13:40:54    221s] #################################################################################
[01/31 13:40:54    221s] AAE_INFO: 1 threads acquired from CTE.
[01/31 13:40:54    221s] Setting infinite Tws ...
[01/31 13:40:54    221s] First Iteration Infinite Tw... 
[01/31 13:40:55    221s] Calculate late delays in OCV mode...
[01/31 13:40:55    221s] Calculate early delays in OCV mode...
[01/31 13:40:55    221s] Topological Sorting (REAL = 0:00:00.0, MEM = 1159.3M, InitMEM = 1159.3M)
[01/31 13:40:55    221s] Start delay calculation (fullDC) (1 T). (MEM=1159.33)
[01/31 13:40:55    221s] Initializing multi-corner capacitance tables ... 
[01/31 13:40:55    221s] Initializing multi-corner resistance tables ...
[01/31 13:40:58    221s] End AAE Lib Interpolated Model. (MEM=1175.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 13:40:58    221s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d' for reading.
[01/31 13:40:59    221s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:01.0  MEM= 1175.6M)
[01/31 13:40:59    221s] AAE_INFO: 1 threads acquired from CTE.
[01/31 13:42:11    228s] Total number of fetched objects 8172
[01/31 13:42:11    228s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[01/31 13:42:13    228s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:02.0)
[01/31 13:42:13    228s] End delay calculation. (MEM=1242.32 CPU=0:00:07.1 REAL=0:01:12)
[01/31 13:42:13    228s] End delay calculation (fullDC). (MEM=1242.32 CPU=0:00:07.7 REAL=0:01:18)
[01/31 13:42:13    228s] *** CDM Built up (cpu=0:00:07.8  real=0:01:19  mem= 1242.3M) ***
[01/31 13:42:24    229s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1242.3M)
[01/31 13:42:24    229s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/31 13:42:25    229s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1242.3M)
[01/31 13:42:25    229s] Starting SI iteration 2
[01/31 13:42:26    230s] AAE_INFO: 1 threads acquired from CTE.
[01/31 13:42:26    230s] Calculate late delays in OCV mode...
[01/31 13:42:26    230s] Calculate early delays in OCV mode...
[01/31 13:42:27    230s] Start delay calculation (fullDC) (1 T). (MEM=1250.37)
[01/31 13:42:27    230s] End AAE Lib Interpolated Model. (MEM=1250.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 13:42:29    230s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[01/31 13:42:29    230s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[01/31 13:42:29    230s] Total number of fetched objects 8172
[01/31 13:42:29    230s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[01/31 13:42:29    230s] End delay calculation. (MEM=1209.33 CPU=0:00:00.2 REAL=0:00:02.0)
[01/31 13:42:29    230s] End delay calculation (fullDC). (MEM=1209.33 CPU=0:00:00.3 REAL=0:00:02.0)
[01/31 13:42:29    230s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1209.3M) ***
[01/31 13:42:33    230s] *** Done Building Timing Graph (cpu=0:00:10.0 real=0:01:42 totSessionCpu=0:03:51 mem=1209.3M)
[01/31 13:42:36    231s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.000  |  0.000  |
|           TNS (ns):| -0.003  | -0.003  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.004%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[01/31 13:42:37    231s] Total CPU time: 13.39 sec
[01/31 13:42:37    231s] Total Real time: 139.0 sec
[01/31 13:42:37    231s] Total Memory Usage: 1124.304688 Mbytes
[01/31 13:42:37    231s] Reset AAE Options
[01/31 13:42:52    231s] <CMD> gui_select -next -point {-46.7345 108.8485}
[01/31 13:51:37    249s] <CMD> get_time_unit
[01/31 13:51:37    249s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[01/31 13:51:38    249s] Starting SI iteration 1 using Infinite Timing Windows
[01/31 13:51:39    249s] #################################################################################
[01/31 13:51:39    249s] # Design Stage: PostRoute
[01/31 13:51:39    249s] # Design Name: RISCV
[01/31 13:51:39    249s] # Design Mode: 90nm
[01/31 13:51:39    249s] # Analysis Mode: MMMC OCV 
[01/31 13:51:39    249s] # Parasitics Mode: SPEF/RCDB
[01/31 13:51:39    249s] # Signoff Settings: SI On 
[01/31 13:51:39    249s] #################################################################################
[01/31 13:51:44    250s] AAE_INFO: 1 threads acquired from CTE.
[01/31 13:51:44    250s] Setting infinite Tws ...
[01/31 13:51:44    250s] First Iteration Infinite Tw... 
[01/31 13:51:44    250s] Calculate late delays in OCV mode...
[01/31 13:51:44    250s] Calculate early delays in OCV mode...
[01/31 13:51:44    250s] Topological Sorting (REAL = 0:00:00.0, MEM = 1127.8M, InitMEM = 1127.8M)
[01/31 13:51:44    250s] Start delay calculation (fullDC) (1 T). (MEM=1127.82)
[01/31 13:51:47    250s] End AAE Lib Interpolated Model. (MEM=1144.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 13:52:55    257s] Total number of fetched objects 8172
[01/31 13:52:55    257s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[01/31 13:52:56    257s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/31 13:52:56    257s] End delay calculation. (MEM=1242.82 CPU=0:00:06.7 REAL=0:01:07)
[01/31 13:52:56    257s] End delay calculation (fullDC). (MEM=1242.82 CPU=0:00:07.2 REAL=0:01:12)
[01/31 13:52:56    257s] *** CDM Built up (cpu=0:00:07.7  real=0:01:17  mem= 1242.8M) ***
[01/31 13:53:03    258s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1242.8M)
[01/31 13:53:03    258s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/31 13:53:04    258s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1242.8M)
[01/31 13:53:04    258s] Starting SI iteration 2
[01/31 13:53:06    258s] AAE_INFO: 1 threads acquired from CTE.
[01/31 13:53:06    258s] Calculate late delays in OCV mode...
[01/31 13:53:06    258s] Calculate early delays in OCV mode...
[01/31 13:53:06    258s] Start delay calculation (fullDC) (1 T). (MEM=1250.87)
[01/31 13:53:06    258s] End AAE Lib Interpolated Model. (MEM=1250.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 13:53:08    258s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[01/31 13:53:08    258s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[01/31 13:53:08    258s] Total number of fetched objects 8172
[01/31 13:53:08    258s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[01/31 13:53:08    258s] End delay calculation. (MEM=1218.87 CPU=0:00:00.2 REAL=0:00:02.0)
[01/31 13:53:08    258s] End delay calculation (fullDC). (MEM=1218.87 CPU=0:00:00.3 REAL=0:00:02.0)
[01/31 13:53:08    258s] *** CDM Built up (cpu=0:00:00.3  real=0:00:02.0  mem= 1218.9M) ***
[01/31 13:53:25    260s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[01/31 13:53:25    260s] Parsing file top.mtarpt...
[01/31 13:54:32    263s] <CMD> reset_parasitics
[01/31 13:54:32    263s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_ghCeg6.rcdb.d'. 7080 times net's RC data read were performed.
[01/31 13:54:34    263s] Performing RC Extraction ...
[01/31 13:54:34    263s] <CMD> extractRC
[01/31 13:54:34    263s] Extraction called for design 'RISCV' of instances=20977 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[01/31 13:54:34    263s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/31 13:54:34    263s] Type 'man IMPEXT-3530' for more detail.
[01/31 13:54:34    263s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[01/31 13:54:34    263s] RC Extraction called in multi-corner(1) mode.
[01/31 13:54:34    264s] Process corner(s) are loaded.
[01/31 13:54:34    264s]  Corner: my_rc
[01/31 13:54:34    264s] extractDetailRC Option : -outfile /tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d -maxResLength 200  -extended
[01/31 13:54:34    264s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[01/31 13:54:34    264s]       RC Corner Indexes            0   
[01/31 13:54:34    264s] Capacitance Scaling Factor   : 1.00000 
[01/31 13:54:34    264s] Coupling Cap. Scaling Factor : 1.00000 
[01/31 13:54:34    264s] Resistance Scaling Factor    : 1.00000 
[01/31 13:54:34    264s] Clock Cap. Scaling Factor    : 1.00000 
[01/31 13:54:34    264s] Clock Res. Scaling Factor    : 1.00000 
[01/31 13:54:34    264s] Shrink Factor                : 1.00000
[01/31 13:54:35    264s] Initializing multi-corner capacitance tables ... 
[01/31 13:54:35    264s] Initializing multi-corner resistance tables ...
[01/31 13:54:36    264s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1157.6M)
[01/31 13:54:36    264s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for storing RC.
[01/31 13:54:37    264s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1234.7M)
[01/31 13:54:37    264s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1234.7M)
[01/31 13:54:39    264s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1234.7M)
[01/31 13:54:40    264s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1234.7M)
[01/31 13:54:41    264s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1234.7M)
[01/31 13:54:42    264s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 1234.7M)
[01/31 13:54:44    264s] Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 1234.7M)
[01/31 13:54:45    265s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1234.7M)
[01/31 13:54:47    265s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1234.7M)
[01/31 13:54:51    265s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1239.7M)
[01/31 13:54:51    265s] Number of Extracted Resistors     : 136595
[01/31 13:54:51    265s] Number of Extracted Ground Cap.   : 143437
[01/31 13:54:51    265s] Number of Extracted Coupling Cap. : 221220
[01/31 13:54:51    265s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 13:54:51    265s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/31 13:54:51    265s]  Corner: my_rc
[01/31 13:54:52    265s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1223.7M)
[01/31 13:54:52    265s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb_Filter.rcdb.d' for storing RC.
[01/31 13:54:54    265s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d'. 7081 times net's RC data read were performed.
[01/31 13:54:55    266s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1223.652M)
[01/31 13:54:55    266s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 13:54:55    266s] processing rcdb (/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d) for hinst (top) of cell (RISCV);
[01/31 13:54:56    266s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1223.652M)
[01/31 13:54:56    266s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:22.0  MEM: 1223.652M)
[01/31 13:54:57    266s] <CMD> rcOut -setload RISCV.setload -rc_corner my_rc
[01/31 13:54:57    266s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 13:54:57    266s] RC Out has the following PVT Info:
[01/31 13:54:57    266s]    RC:my_rc, Operating temperature 25 C
[01/31 13:54:58    266s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1201.4M)
[01/31 13:54:58    266s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d'. 7081 times net's RC data read were performed.
[01/31 13:54:58    266s] <CMD> rcOut -setres RISCV.setres -rc_corner my_rc
[01/31 13:54:58    266s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 13:54:58    266s] RC Out has the following PVT Info:
[01/31 13:54:58    266s]    RC:my_rc, Operating temperature 25 C
[01/31 13:54:58    266s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1201.4M)
[01/31 13:54:58    266s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d'. 7081 times net's RC data read were performed.
[01/31 13:54:58    266s] <CMD> rcOut -spf RISCV.spf -rc_corner my_rc
[01/31 13:54:58    266s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 13:54:58    266s] RC Out has the following PVT Info:
[01/31 13:54:58    266s]    RC:my_rc, Operating temperature 25 C
[01/31 13:54:59    266s] Printing *|NET...
[01/31 13:55:11    267s] RC Out from RCDB Completed (CPU Time= 0:00:01.4  MEM= 1201.4M)
[01/31 13:55:11    267s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d'. 7081 times net's RC data read were performed.
[01/31 13:55:11    267s] <CMD> rcOut -spef RISCV.spef -rc_corner my_rc
[01/31 13:55:11    267s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 13:55:11    267s] RC Out has the following PVT Info:
[01/31 13:55:11    267s]    RC:my_rc, Operating temperature 25 C
[01/31 13:55:11    267s] Dumping Spef file.....
[01/31 13:55:12    267s] Printing D_NET...
[01/31 13:55:18    268s] RC Out from RCDB Completed (CPU Time= 0:00:00.6  MEM= 1201.4M)
[01/31 13:55:18    268s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d'. 7081 times net's RC data read were performed.
[01/31 13:56:50    271s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/31 13:56:50    271s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[01/31 13:56:50    271s]  Reset EOS DB
[01/31 13:56:50    271s] Ignoring AAE DB Resetting ...
[01/31 13:56:50    271s] Extraction called for design 'RISCV' of instances=20977 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[01/31 13:56:50    271s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/31 13:56:50    271s] Type 'man IMPEXT-3530' for more detail.
[01/31 13:56:50    271s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[01/31 13:56:50    271s] RC Extraction called in multi-corner(1) mode.
[01/31 13:56:51    271s] Process corner(s) are loaded.
[01/31 13:56:51    271s]  Corner: my_rc
[01/31 13:56:51    271s] extractDetailRC Option : -outfile /tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d -maxResLength 200  -extended
[01/31 13:56:51    271s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[01/31 13:56:51    271s]       RC Corner Indexes            0   
[01/31 13:56:51    271s] Capacitance Scaling Factor   : 1.00000 
[01/31 13:56:51    271s] Coupling Cap. Scaling Factor : 1.00000 
[01/31 13:56:51    271s] Resistance Scaling Factor    : 1.00000 
[01/31 13:56:51    271s] Clock Cap. Scaling Factor    : 1.00000 
[01/31 13:56:51    271s] Clock Res. Scaling Factor    : 1.00000 
[01/31 13:56:51    271s] Shrink Factor                : 1.00000
[01/31 13:56:51    271s] Initializing multi-corner capacitance tables ... 
[01/31 13:56:52    271s] Initializing multi-corner resistance tables ...
[01/31 13:56:52    271s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1156.8M)
[01/31 13:56:54    271s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for storing RC.
[01/31 13:56:55    271s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1206.9M)
[01/31 13:56:56    271s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1206.9M)
[01/31 13:56:57    271s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1206.9M)
[01/31 13:56:58    271s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1206.9M)
[01/31 13:56:59    272s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1206.9M)
[01/31 13:57:00    272s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 1206.9M)
[01/31 13:57:01    272s] Extracted 70.0012% (CPU Time= 0:00:00.9  MEM= 1206.9M)
[01/31 13:57:03    272s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1206.9M)
[01/31 13:57:05    272s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1206.9M)
[01/31 13:57:09    273s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1210.9M)
[01/31 13:57:10    273s] Number of Extracted Resistors     : 136595
[01/31 13:57:10    273s] Number of Extracted Ground Cap.   : 143437
[01/31 13:57:10    273s] Number of Extracted Coupling Cap. : 221220
[01/31 13:57:10    273s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 13:57:10    273s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/31 13:57:10    273s]  Corner: my_rc
[01/31 13:57:10    273s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1194.9M)
[01/31 13:57:11    273s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb_Filter.rcdb.d' for storing RC.
[01/31 13:57:12    273s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d'. 7081 times net's RC data read were performed.
[01/31 13:57:14    273s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1194.859M)
[01/31 13:57:14    273s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 13:57:14    273s] processing rcdb (/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d) for hinst (top) of cell (RISCV);
[01/31 13:57:15    273s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1194.859M)
[01/31 13:57:15    273s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:25.0  MEM: 1194.859M)
[01/31 13:57:15    273s] Effort level <high> specified for reg2reg path_group
[01/31 13:57:21    274s] Starting SI iteration 1 using Infinite Timing Windows
[01/31 13:57:23    274s] #################################################################################
[01/31 13:57:23    274s] # Design Stage: PostRoute
[01/31 13:57:23    274s] # Design Name: RISCV
[01/31 13:57:23    274s] # Design Mode: 90nm
[01/31 13:57:23    274s] # Analysis Mode: MMMC OCV 
[01/31 13:57:23    274s] # Parasitics Mode: SPEF/RCDB
[01/31 13:57:23    274s] # Signoff Settings: SI On 
[01/31 13:57:23    274s] #################################################################################
[01/31 13:57:24    274s] AAE_INFO: 1 threads acquired from CTE.
[01/31 13:57:24    274s] Setting infinite Tws ...
[01/31 13:57:24    274s] First Iteration Infinite Tw... 
[01/31 13:57:24    274s] Calculate late delays in OCV mode...
[01/31 13:57:24    274s] Calculate early delays in OCV mode...
[01/31 13:57:24    274s] Topological Sorting (REAL = 0:00:00.0, MEM = 1161.3M, InitMEM = 1161.3M)
[01/31 13:57:24    274s] Start delay calculation (fullDC) (1 T). (MEM=1161.34)
[01/31 13:57:24    274s] Initializing multi-corner capacitance tables ... 
[01/31 13:57:25    274s] Initializing multi-corner resistance tables ...
[01/31 13:57:27    274s] End AAE Lib Interpolated Model. (MEM=1177.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 13:57:27    274s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 13:57:27    274s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1177.6M)
[01/31 13:57:27    274s] AAE_INFO: 1 threads acquired from CTE.
[01/31 13:58:36    281s] Total number of fetched objects 8172
[01/31 13:58:36    281s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[01/31 13:58:37    281s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/31 13:58:37    281s] End delay calculation. (MEM=1244.32 CPU=0:00:06.8 REAL=0:01:07)
[01/31 13:58:37    281s] End delay calculation (fullDC). (MEM=1244.32 CPU=0:00:07.4 REAL=0:01:13)
[01/31 13:58:37    281s] *** CDM Built up (cpu=0:00:07.5  real=0:01:14  mem= 1244.3M) ***
[01/31 13:58:46    282s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1244.3M)
[01/31 13:58:46    282s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/31 13:58:46    282s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1244.3M)
[01/31 13:58:46    282s] Starting SI iteration 2
[01/31 13:58:48    282s] AAE_INFO: 1 threads acquired from CTE.
[01/31 13:58:48    282s] Calculate late delays in OCV mode...
[01/31 13:58:48    282s] Calculate early delays in OCV mode...
[01/31 13:58:48    282s] Start delay calculation (fullDC) (1 T). (MEM=1252.37)
[01/31 13:58:48    282s] End AAE Lib Interpolated Model. (MEM=1252.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 13:58:50    283s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[01/31 13:58:50    283s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[01/31 13:58:50    283s] Total number of fetched objects 8172
[01/31 13:58:50    283s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[01/31 13:58:50    283s] End delay calculation. (MEM=1220.37 CPU=0:00:00.2 REAL=0:00:01.0)
[01/31 13:58:50    283s] End delay calculation (fullDC). (MEM=1220.37 CPU=0:00:00.3 REAL=0:00:02.0)
[01/31 13:58:50    283s] *** CDM Built up (cpu=0:00:00.3  real=0:00:02.0  mem= 1220.4M) ***
[01/31 13:58:53    283s] *** Done Building Timing Graph (cpu=0:00:09.4 real=0:01:32 totSessionCpu=0:04:43 mem=1220.4M)
[01/31 13:58:57    283s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.000  |  0.000  |
|           TNS (ns):| -0.003  | -0.003  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.004%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[01/31 13:58:58    283s] Total CPU time: 12.61 sec
[01/31 13:58:58    283s] Total Real time: 128.0 sec
[01/31 13:58:58    283s] Total Memory Usage: 1126.3125 Mbytes
[01/31 13:58:58    283s] Reset AAE Options
[01/31 13:59:48    285s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/31 13:59:48    285s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[01/31 13:59:48    285s]  Reset EOS DB
[01/31 13:59:48    285s] Ignoring AAE DB Resetting ...
[01/31 13:59:49    285s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d'. 7080 times net's RC data read were performed.
[01/31 13:59:49    285s] Extraction called for design 'RISCV' of instances=20977 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[01/31 13:59:49    285s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/31 13:59:49    285s] Type 'man IMPEXT-3530' for more detail.
[01/31 13:59:49    285s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[01/31 13:59:49    285s] RC Extraction called in multi-corner(1) mode.
[01/31 13:59:49    285s] Process corner(s) are loaded.
[01/31 13:59:49    285s]  Corner: my_rc
[01/31 13:59:49    285s] extractDetailRC Option : -outfile /tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d -maxResLength 200  -extended
[01/31 13:59:49    285s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[01/31 13:59:49    285s]       RC Corner Indexes            0   
[01/31 13:59:49    285s] Capacitance Scaling Factor   : 1.00000 
[01/31 13:59:49    285s] Coupling Cap. Scaling Factor : 1.00000 
[01/31 13:59:49    285s] Resistance Scaling Factor    : 1.00000 
[01/31 13:59:49    285s] Clock Cap. Scaling Factor    : 1.00000 
[01/31 13:59:49    285s] Clock Res. Scaling Factor    : 1.00000 
[01/31 13:59:49    285s] Shrink Factor                : 1.00000
[01/31 13:59:49    285s] Initializing multi-corner capacitance tables ... 
[01/31 13:59:49    285s] Initializing multi-corner resistance tables ...
[01/31 13:59:50    285s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1132.3M)
[01/31 13:59:52    285s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for storing RC.
[01/31 13:59:53    285s] Extracted 10.0015% (CPU Time= 0:00:00.3  MEM= 1206.4M)
[01/31 13:59:53    285s] Extracted 20.0018% (CPU Time= 0:00:00.4  MEM= 1206.4M)
[01/31 13:59:54    286s] Extracted 30.0021% (CPU Time= 0:00:00.4  MEM= 1206.4M)
[01/31 13:59:55    286s] Extracted 40.0013% (CPU Time= 0:00:00.5  MEM= 1206.4M)
[01/31 13:59:56    286s] Extracted 50.0017% (CPU Time= 0:00:00.6  MEM= 1206.4M)
[01/31 13:59:57    286s] Extracted 60.002% (CPU Time= 0:00:00.7  MEM= 1206.4M)
[01/31 13:59:58    286s] Extracted 70.0012% (CPU Time= 0:00:00.8  MEM= 1206.4M)
[01/31 14:00:00    286s] Extracted 80.0016% (CPU Time= 0:00:01.0  MEM= 1206.4M)
[01/31 14:00:02    286s] Extracted 90.0019% (CPU Time= 0:00:01.2  MEM= 1206.4M)
[01/31 14:00:06    287s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1210.4M)
[01/31 14:00:06    287s] Number of Extracted Resistors     : 136595
[01/31 14:00:06    287s] Number of Extracted Ground Cap.   : 143437
[01/31 14:00:06    287s] Number of Extracted Coupling Cap. : 221220
[01/31 14:00:06    287s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 14:00:06    287s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[01/31 14:00:06    287s]  Corner: my_rc
[01/31 14:00:07    287s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1194.4M)
[01/31 14:00:07    287s] Creating parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb_Filter.rcdb.d' for storing RC.
[01/31 14:00:09    287s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d'. 7081 times net's RC data read were performed.
[01/31 14:00:10    287s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1194.359M)
[01/31 14:00:10    287s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 14:00:10    287s] processing rcdb (/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d) for hinst (top) of cell (RISCV);
[01/31 14:00:11    287s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1194.359M)
[01/31 14:00:11    287s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:22.0  MEM: 1194.359M)
[01/31 14:00:11    287s] Starting SI iteration 1 using Infinite Timing Windows
[01/31 14:00:13    287s] #################################################################################
[01/31 14:00:13    287s] # Design Stage: PostRoute
[01/31 14:00:13    287s] # Design Name: RISCV
[01/31 14:00:13    287s] # Design Mode: 90nm
[01/31 14:00:13    287s] # Analysis Mode: MMMC OCV 
[01/31 14:00:13    287s] # Parasitics Mode: SPEF/RCDB
[01/31 14:00:13    287s] # Signoff Settings: SI On 
[01/31 14:00:13    287s] #################################################################################
[01/31 14:00:18    288s] AAE_INFO: 1 threads acquired from CTE.
[01/31 14:00:18    288s] Setting infinite Tws ...
[01/31 14:00:18    288s] First Iteration Infinite Tw... 
[01/31 14:00:18    288s] Calculate early delays in OCV mode...
[01/31 14:00:18    288s] Calculate late delays in OCV mode...
[01/31 14:00:18    288s] Topological Sorting (REAL = 0:00:00.0, MEM = 1192.4M, InitMEM = 1192.4M)
[01/31 14:00:18    288s] Start delay calculation (fullDC) (1 T). (MEM=1192.36)
[01/31 14:00:18    288s] Initializing multi-corner capacitance tables ... 
[01/31 14:00:18    288s] Initializing multi-corner resistance tables ...
[01/31 14:00:21    288s] End AAE Lib Interpolated Model. (MEM=1208.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 14:00:21    288s] Opening parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d' for reading.
[01/31 14:00:21    288s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1208.6M)
[01/31 14:00:21    288s] AAE_INFO: 1 threads acquired from CTE.
[01/31 14:01:31    295s] Total number of fetched objects 8172
[01/31 14:01:31    295s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[01/31 14:01:32    295s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[01/31 14:01:32    295s] End delay calculation. (MEM=1246.73 CPU=0:00:06.8 REAL=0:01:09)
[01/31 14:01:32    295s] End delay calculation (fullDC). (MEM=1246.73 CPU=0:00:07.3 REAL=0:01:14)
[01/31 14:01:32    295s] *** CDM Built up (cpu=0:00:07.9  real=0:01:20  mem= 1246.7M) ***
[01/31 14:01:39    296s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1246.7M)
[01/31 14:01:39    296s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/31 14:01:40    296s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1246.7M)
[01/31 14:01:40    296s] Starting SI iteration 2
[01/31 14:01:42    296s] AAE_INFO: 1 threads acquired from CTE.
[01/31 14:01:42    296s] Calculate early delays in OCV mode...
[01/31 14:01:42    296s] Calculate late delays in OCV mode...
[01/31 14:01:42    296s] Start delay calculation (fullDC) (1 T). (MEM=1254.77)
[01/31 14:01:42    296s] End AAE Lib Interpolated Model. (MEM=1254.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 14:01:44    297s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[01/31 14:01:44    297s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[01/31 14:01:44    297s] Total number of fetched objects 8172
[01/31 14:01:44    297s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[01/31 14:01:44    297s] End delay calculation. (MEM=1222.77 CPU=0:00:00.2 REAL=0:00:01.0)
[01/31 14:01:44    297s] End delay calculation (fullDC). (MEM=1222.77 CPU=0:00:00.3 REAL=0:00:02.0)
[01/31 14:01:44    297s] *** CDM Built up (cpu=0:00:00.3  real=0:00:02.0  mem= 1222.8M) ***
[01/31 14:01:49    297s] Effort level <high> specified for reg2reg path_group
[01/31 14:01:50    297s] End AAE Lib Interpolated Model. (MEM=1159.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/31 14:01:50    297s] Begin: glitch net info
[01/31 14:01:51    297s] glitch slack range: number of glitch nets
[01/31 14:01:51    297s] glitch slack < -0.32 : 0
[01/31 14:01:51    297s] -0.32 < glitch slack < -0.28 : 0
[01/31 14:01:51    297s] -0.28 < glitch slack < -0.24 : 0
[01/31 14:01:51    297s] -0.24 < glitch slack < -0.2 : 0
[01/31 14:01:51    297s] -0.2 < glitch slack < -0.16 : 0
[01/31 14:01:51    297s] -0.16 < glitch slack < -0.12 : 0
[01/31 14:01:51    297s] -0.12 < glitch slack < -0.08 : 0
[01/31 14:01:51    297s] -0.08 < glitch slack < -0.04 : 0
[01/31 14:01:51    297s] -0.04 < glitch slack : 0
[01/31 14:01:51    297s] End: glitch net info
[01/31 14:02:11    299s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.937  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.004%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[01/31 14:02:12    299s] Total CPU time: 14.11 sec
[01/31 14:02:12    299s] Total Real time: 144.0 sec
[01/31 14:02:12    299s] Total Memory Usage: 1157.925781 Mbytes
[01/31 14:02:12    299s] Reset AAE Options
[01/31 14:05:49    308s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_6_
[01/31 14:05:49    308s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_6_
[01/31 14:05:51    308s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_6_
[01/31 14:05:53    308s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:05:53    308s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:05:56    308s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:05:56    308s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_6_
[01/31 14:05:56    308s] Set RLRP Inst: reg_ALUout_MEM_WB_q_reg_6_
[01/31 14:05:58    308s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_6_
[01/31 14:05:58    308s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:05:58    308s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:06:05    308s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:06:06    308s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:06:06    308s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:06:46    311s] <CMD> selectObject Net clk
[01/31 14:06:46    311s] <CMD> selectObject Net {ALU_backward_MEM_out_s[8]}
[01/31 14:06:46    311s] <CMD> selectInst reg_ALUout_MEM_WB_q_reg_8_
[01/31 14:06:46    311s] <CMD> selectInst reg_ALUout_EX_MEM_q_reg_8_
[01/31 14:06:46    311s] <CMD> selectObject IO_Pin clk
[01/31 14:06:47    311s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_8_
[01/31 14:06:51    311s] <CMD> deselectObject Net clk
[01/31 14:06:51    311s] <CMD> deselectObject Net {ALU_backward_MEM_out_s[8]}
[01/31 14:06:51    311s] <CMD> deselectInst reg_ALUout_MEM_WB_q_reg_8_
[01/31 14:06:51    311s] <CMD> deselectInst reg_ALUout_EX_MEM_q_reg_8_
[01/31 14:06:51    311s] <CMD> deselectObject IO_Pin clk
[01/31 14:06:51    311s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:07:02    312s] Creating Cell Server ...(0, 0, 0, 0)
[01/31 14:07:02    312s] Summary for sequential cells identification: 
[01/31 14:07:02    312s]   Identified SBFF number: 16
[01/31 14:07:02    312s]   Identified MBFF number: 0
[01/31 14:07:02    312s]   Identified SB Latch number: 0
[01/31 14:07:02    312s]   Identified MB Latch number: 0
[01/31 14:07:02    312s]   Not identified SBFF number: 0
[01/31 14:07:02    312s]   Not identified MBFF number: 0
[01/31 14:07:02    312s]   Not identified SB Latch number: 0
[01/31 14:07:02    312s]   Not identified MB Latch number: 0
[01/31 14:07:02    312s]   Number of sequential cells which are not FFs: 13
[01/31 14:07:02    312s] Creating Cell Server, finished. 
[01/31 14:07:02    312s] 
[01/31 14:07:02    312s] Deleting Cell Server ...
[01/31 14:07:08    312s] <CMD> selectObject Net clk
[01/31 14:07:09    312s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:07:10    312s] <CMD> deselectObject Net clk
[01/31 14:07:10    312s] Set RLRP Inst: reg_ALUout_EX_MEM_q_reg_6_
[01/31 14:20:41    337s] <CMD> saveDesign RISCV_postFix
[01/31 14:20:41    337s] The in-memory database contained RC information but was not saved. To save 
[01/31 14:20:41    337s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/31 14:20:41    337s] so it should only be saved when it is really desired.
[01/31 14:20:42    337s] #% Begin save design ... (date=01/31 14:20:41, mem=955.6M)
[01/31 14:20:43    337s] % Begin Save netlist data ... (date=01/31 14:20:42, mem=955.8M)
[01/31 14:20:43    337s] Writing Binary DB to RISCV_postFix.dat.tmp/RISCV.v.bin in single-threaded mode...
[01/31 14:20:44    337s] % End Save netlist data ... (date=01/31 14:20:43, total cpu=0:00:00.1, real=0:00:01.0, peak res=956.5M, current mem=956.5M)
[01/31 14:20:44    337s] % Begin Save AAE data ... (date=01/31 14:20:44, mem=956.5M)
[01/31 14:20:44    337s] Saving AAE Data ...
[01/31 14:20:44    337s] % End Save AAE data ... (date=01/31 14:20:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.5M, current mem=956.5M)
[01/31 14:20:45    337s] % Begin Save clock tree data ... (date=01/31 14:20:44, mem=956.7M)
[01/31 14:20:45    337s] % End Save clock tree data ... (date=01/31 14:20:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.7M, current mem=956.7M)
[01/31 14:20:45    337s] Saving preference file RISCV_postFix.dat.tmp/gui.pref.tcl ...
[01/31 14:20:45    337s] Saving mode setting ...
[01/31 14:20:45    337s] Saving global file ...
[01/31 14:20:47    337s] % Begin Save floorplan data ... (date=01/31 14:20:46, mem=956.7M)
[01/31 14:20:47    337s] Saving floorplan file ...
[01/31 14:20:48    337s] % End Save floorplan data ... (date=01/31 14:20:48, total cpu=0:00:00.1, real=0:00:01.0, peak res=956.7M, current mem=956.7M)
[01/31 14:20:48    337s] Saving Drc markers ...
[01/31 14:20:48    337s] ... No Drc file written since there is no markers found.
[01/31 14:20:49    337s] % Begin Save placement data ... (date=01/31 14:20:48, mem=956.7M)
[01/31 14:20:49    337s] ** Saving stdCellPlacement_binary (version# 1) ...
[01/31 14:20:49    337s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1165.9M) ***
[01/31 14:20:49    337s] % End Save placement data ... (date=01/31 14:20:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=957.1M, current mem=957.1M)
[01/31 14:20:50    337s] % Begin Save routing data ... (date=01/31 14:20:49, mem=957.1M)
[01/31 14:20:50    337s] Saving route file ...
[01/31 14:20:55    338s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:05.0 mem=1165.9M) ***
[01/31 14:20:55    338s] % End Save routing data ... (date=01/31 14:20:55, total cpu=0:00:00.3, real=0:00:05.0, peak res=958.0M, current mem=958.0M)
[01/31 14:20:55    338s] Saving property file RISCV_postFix.dat.tmp/RISCV.prop
[01/31 14:20:56    338s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1165.9M) ***
[01/31 14:20:56    338s] % Begin Save power constraints data ... (date=01/31 14:20:56, mem=958.0M)
[01/31 14:20:57    338s] % End Save power constraints data ... (date=01/31 14:20:56, total cpu=0:00:00.0, real=0:00:01.0, peak res=958.0M, current mem=958.0M)
[01/31 14:21:01    338s] Generated self-contained design RISCV_postFix.dat.tmp
[01/31 14:21:01    338s] Closing parasitic data file '/tmp/innovus_temp_4768_localhost.localdomain_isa30_w1xMhY/RISCV_4768_MbXkRe.rcdb.d'. 7080 times net's RC data read were performed.
[01/31 14:21:02    338s] #% End save design ... (date=01/31 14:21:01, total cpu=0:00:01.4, real=0:00:20.0, peak res=958.0M, current mem=953.1M)
[01/31 14:21:02    338s] *** Message Summary: 0 warning(s), 0 error(s)
[01/31 14:21:02    338s] 
[01/31 14:21:40    339s] Starting snapshot creation...
[01/31 14:21:40    339s] <CMD> getDrawView
[01/31 14:21:40    339s] <CMD> setDrawView fplan
[01/31 14:21:40    339s] <CMD> win
[01/31 14:21:45    339s] <CMD> dumpToGIF ./ss_riscv_snap.fplan.gif
[01/31 14:21:46    339s] <CMD> getDrawView
[01/31 14:21:46    339s] <CMD> setDrawView amoeba
[01/31 14:21:46    339s] <CMD> win
[01/31 14:21:46    339s] <CMD> dumpToGIF ./ss_riscv_snap.amoeba.gif
[01/31 14:21:47    340s] <CMD> getDrawView
[01/31 14:21:47    340s] <CMD> setDrawView place
[01/31 14:21:47    340s] <CMD> win
[01/31 14:21:50    340s] <CMD> dumpToGIF ./ss_riscv_snap.place.gif
[01/31 14:21:54    340s] Completed snapshot creation (cpu = 0:0:1, real = 0:0:14, mem = 1159.57M, memory increment = 3.62M)
[01/31 14:21:54    340s] Saving snapshot for fplan view to ss_riscv_snap.fplan.gif
[01/31 14:21:54    340s] Saving snapshot for amoeba view to ss_riscv_snap.amoeba.gif
[01/31 14:21:54    340s] Saving snapshot for place view to ss_riscv_snap.place.gif
[01/31 14:22:41    342s] 
[01/31 14:22:41    342s] *** Memory Usage v#1 (Current mem = 1159.566M, initial mem = 179.684M) ***
[01/31 14:22:41    342s] 
[01/31 14:22:41    342s] *** Summary of all messages that are not suppressed in this session:
[01/31 14:22:41    342s] Severity  ID               Count  Summary                                  
[01/31 14:22:41    342s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[01/31 14:22:41    342s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[01/31 14:22:41    342s] ERROR     IMPSP-2002           4  Density too high (%.1f%%), stopping deta...
[01/31 14:22:41    342s] WARNING   IMPOPT-3588          2  %s is not a cell!                        
[01/31 14:22:41    342s] WARNING   IMPOPT-3549          8  Timing updation on term %s will only hap...
[01/31 14:22:41    342s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[01/31 14:22:41    342s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[01/31 14:22:41    342s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[01/31 14:22:41    342s] *** Message Summary: 41 warning(s), 4 error(s)
[01/31 14:22:41    342s] 
[01/31 14:22:41    342s] --- Ending "Innovus" (totcpu=0:05:42, real=2:01:35, mem=1159.6M) ---
