

================================================================
== Synthesis Summary Report of 'add'
================================================================
+ General Information: 
    * Date:           Wed Aug 21 03:04:35 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        posit_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    | Modules| Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    | & Loops| Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ add   |     -|  3.65|        0|   0.000|         -|        1|     -|        no|     -|   -|  144 (~0%)|  232 (~0%)|    -|
    +--------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------+
| Interface     | Register | Offset | Width | Access | Description          |
+---------------+----------+--------+-------+--------+----------------------+
| s_axi_control | in_a     | 0x10   | 32    | W      | Data signal of in_a  |
| s_axi_control | in_b     | 0x18   | 32    | W      | Data signal of in_b  |
| s_axi_control | out_c    | 0x20   | 32    | W      | Data signal of out_c |
+---------------+----------+--------+-------+--------+----------------------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in_a     | in        | float    |
| in_b     | in        | float    |
| out_c    | in        | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+----------+---------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                         |
+----------+---------------+----------+---------------------------------+
| in_a     | s_axi_control | register | name=in_a offset=0x10 range=32  |
| in_b     | s_axi_control | register | name=in_b offset=0x18 range=32  |
| out_c    | s_axi_control | register | name=out_c offset=0x20 range=32 |
+----------+---------------+----------+---------------------------------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + add             |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------+----------------------------------+
| Type      | Options                  | Location                         |
+-----------+--------------------------+----------------------------------+
| interface | ap_ctrl_none port=return | posit_hls/add.c:7 in add, return |
| interface | s_axilite port=in_a      | posit_hls/add.c:8 in add, in_a   |
| interface | s_axilite port=in_b      | posit_hls/add.c:9 in add, in_b   |
| interface | s_axilite port=out_c     | posit_hls/add.c:10 in add, out_c |
+-----------+--------------------------+----------------------------------+


