// Seed: 3511914390
module module_0;
  logic id_1;
  wire  id_2;
  ;
  assign module_1.id_11 = 0;
  logic id_3;
endmodule
module module_1 #(
    parameter id_10 = 32'd85,
    parameter id_7  = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  output uwire id_11;
  input wire _id_10;
  output wire id_9;
  output wire id_8;
  inout wire _id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout tri0 id_2;
  inout wire id_1;
  wire [id_10  ==  -1 : (  id_7  )] id_12;
  assign id_2 = -1'h0;
  logic [7:0] id_13, id_14;
  id_15 :
  assert property (@(posedge -1) id_1)
  else $clog2(98);
  ;
  module_0 modCall_1 ();
  wire id_16;
  wire id_17;
  assign id_11 = 1;
endmodule
