===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.4490 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.3930 (  9.0%)    4.3930 ( 15.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.6258 (  7.4%)    3.6258 ( 12.7%)    Parse modules
    0.6636 (  1.4%)    0.6636 (  2.3%)    Verify circuit
   21.7963 ( 44.7%)   13.4206 ( 47.2%)  'firrtl.circuit' Pipeline
    0.6218 (  1.3%)    0.6218 (  2.2%)    LowerFIRRTLAnnotations
    3.0911 (  6.3%)    1.5463 (  5.4%)    'firrtl.module' Pipeline
    1.3170 (  2.7%)    0.6589 (  2.3%)      DropName
    1.7695 (  3.6%)    0.8852 (  3.1%)      CSE
    0.0015 (  0.0%)    0.0011 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1073 (  0.2%)    0.0537 (  0.2%)    'firrtl.module' Pipeline
    0.1044 (  0.2%)    0.0524 (  0.2%)      LowerCHIRRTLPass
    0.1567 (  0.3%)    0.1567 (  0.6%)    InferWidths
    0.4025 (  0.8%)    0.4025 (  1.4%)    MemToRegOfVec
    0.6615 (  1.4%)    0.6615 (  2.3%)    InferResets
    0.0757 (  0.2%)    0.0757 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1217 (  0.2%)    0.1217 (  0.4%)    WireDFT
    0.5617 (  1.2%)    0.2809 (  1.0%)    'firrtl.module' Pipeline
    0.5589 (  1.1%)    0.2797 (  1.0%)      FlattenMemory
    0.5125 (  1.1%)    0.5125 (  1.8%)    LowerFIRRTLTypes
    0.6856 (  1.4%)    0.3431 (  1.2%)    'firrtl.module' Pipeline
    0.6625 (  1.4%)    0.3324 (  1.2%)      ExpandWhens
    0.0187 (  0.0%)    0.0110 (  0.0%)      SFCCompat
    0.6157 (  1.3%)    0.6157 (  2.2%)    Inliner
    0.5982 (  1.2%)    0.2995 (  1.1%)    'firrtl.module' Pipeline
    0.5956 (  1.2%)    0.2985 (  1.0%)      RandomizeRegisterInit
    0.9490 (  1.9%)    0.9490 (  3.3%)    CheckCombCycles
    0.0800 (  0.2%)    0.0800 (  0.3%)      (A) circt::firrtl::InstanceGraph
    2.3288 (  4.8%)    1.1647 (  4.1%)    'firrtl.module' Pipeline
    2.0408 (  4.2%)    1.0227 (  3.6%)      Canonicalizer
    0.2830 (  0.6%)    0.1430 (  0.5%)      InferReadWrite
    0.1892 (  0.4%)    0.1892 (  0.7%)    PrefixModules
    0.0636 (  0.1%)    0.0636 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    1.7343 (  3.6%)    1.7343 (  6.1%)    IMConstProp
    0.0692 (  0.1%)    0.0692 (  0.2%)    AddSeqMemPorts
    0.0689 (  0.1%)    0.0689 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2760 (  0.6%)    0.2760 (  1.0%)    CreateSiFiveMetadata
    0.0436 (  0.1%)    0.0436 (  0.2%)    ExtractInstances
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.0001 (  0.0%)    0.0001 (  0.0%)    GrandCentral
    0.0276 (  0.1%)    0.0276 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.4983 (  1.0%)    0.4983 (  1.8%)    SymbolDCE
    0.0646 (  0.1%)    0.0646 (  0.2%)    BlackBoxReader
    0.0641 (  0.1%)    0.0641 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.0030 (  2.1%)    0.5015 (  1.8%)    'firrtl.module' Pipeline
    0.3291 (  0.7%)    0.1681 (  0.6%)      DropName
    0.6693 (  1.4%)    0.3385 (  1.2%)      Canonicalizer
    0.7993 (  1.6%)    0.7993 (  2.8%)    IMDeadCodeElim
    0.0666 (  0.1%)    0.0666 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0576 (  0.1%)    0.0576 (  0.2%)    ResolveTraces
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) circt::firrtl::NLATable
    0.3873 (  0.8%)    0.3873 (  1.4%)    LowerXMR
    0.0648 (  0.1%)    0.0648 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.4787 (  3.0%)    1.4787 (  5.2%)  LowerFIRRTLToHW
    0.0637 (  0.1%)    0.0637 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    (A) circt::firrtl::NLATable
    6.3429 ( 13.0%)    3.1958 ( 11.2%)  'hw.module' Pipeline
    1.0348 (  2.1%)    0.5429 (  1.9%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    3.9106 (  8.0%)    2.0662 (  7.3%)    Canonicalizer
    0.7425 (  1.5%)    0.3898 (  1.4%)    CSE
    0.0009 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.6463 (  1.3%)    0.3649 (  1.3%)    LowerSeqFIRRTLToSV
    0.3194 (  0.7%)    0.3194 (  1.1%)  HWMemSimImpl
    3.3624 (  6.9%)    1.6861 (  5.9%)  'hw.module' Pipeline
    0.9550 (  2.0%)    0.5048 (  1.8%)    CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.5899 (  3.3%)    0.8337 (  2.9%)    Canonicalizer
    0.5152 (  1.1%)    0.2641 (  0.9%)    CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.2921 (  0.6%)    0.1563 (  0.5%)    HWCleanup
    0.6242 (  1.3%)    0.3123 (  1.1%)  'hw.module' Pipeline
    0.0674 (  0.1%)    0.0361 (  0.1%)    HWLegalizeModules
    0.5508 (  1.1%)    0.2781 (  1.0%)    PrettifyVerilog
    0.4049 (  0.8%)    0.4049 (  1.4%)  StripDebugInfoWithPred
    2.8362 (  5.8%)    2.8362 ( 10.0%)  ExportVerilog
    2.6858 (  5.5%)    1.0395 (  3.7%)  'builtin.module' Pipeline
    1.6463 (  3.4%)    0.8238 (  2.9%)    'hw.module' Pipeline
    1.6432 (  3.4%)    0.8224 (  2.9%)      PrepareForEmission
   -1.0338 ( -2.1%)   -1.0338 ( -3.6%)  Rest
   48.8005 (100.0%)   28.4490 (100.0%)  Total

{
  totalTime: 28.491,
  maxMemory: 862769152
}
