/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [2:0] _01_;
  reg [2:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_1_3z, celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_7z[2:0];
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_2z = { in_data[187:185], celloutsig_1_0z } == in_data[105:102];
  assign celloutsig_1_7z = in_data[127:100] == in_data[123:96];
  assign celloutsig_1_11z = in_data[175:172] == { celloutsig_1_5z[7:5], celloutsig_1_7z };
  assign celloutsig_0_2z = in_data[34:26] == in_data[78:70];
  assign celloutsig_0_3z = ! { in_data[61:57], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = ! in_data[144:131];
  assign celloutsig_1_6z = ! { celloutsig_1_3z[4:0], celloutsig_1_3z };
  assign celloutsig_1_10z = ! celloutsig_1_9z[9:3];
  assign celloutsig_0_8z = ! { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_11z = ! { in_data[15:13], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_1z = ! in_data[22:17];
  assign celloutsig_0_19z = ! { celloutsig_0_1z, _01_, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_36z = | { _03_[6:1], celloutsig_0_8z, celloutsig_0_7z[2:1], celloutsig_0_3z, celloutsig_0_2z, in_data[78:75], in_data[42:20], celloutsig_0_0z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[153:152] };
  assign celloutsig_0_4z = | in_data[78:75];
  assign celloutsig_1_8z = | { celloutsig_1_5z, _00_[6:2], celloutsig_1_3z };
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_2z, in_data[78:75], celloutsig_0_0z };
  assign celloutsig_0_6z = | { celloutsig_0_3z, celloutsig_0_2z, in_data[78:75], in_data[42:20], celloutsig_0_0z };
  assign celloutsig_0_13z = | { celloutsig_0_1z, in_data[44:29] };
  assign celloutsig_0_22z = | { _02_, celloutsig_0_2z };
  assign celloutsig_1_3z = in_data[115:110] <<< in_data[164:159];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } <<< { _00_[4], _00_, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[10:1], celloutsig_1_8z, celloutsig_1_2z } <<< { celloutsig_1_3z[5:2], celloutsig_1_0z, _00_ };
  assign celloutsig_1_12z = { in_data[181:176], celloutsig_1_7z } <<< { celloutsig_1_3z[3], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_9z[3:1], celloutsig_1_11z, celloutsig_1_7z } <<< in_data[165:161];
  assign celloutsig_1_19z = { celloutsig_1_3z[1:0], celloutsig_1_0z } <<< celloutsig_1_12z[5:3];
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z } <<< { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_0z = ~((in_data[83] & in_data[62]) | in_data[38]);
  assign celloutsig_0_37z = ~((_02_[2] & _03_[6]) | celloutsig_0_2z);
  assign celloutsig_0_9z = ~((celloutsig_0_2z & celloutsig_0_6z) | celloutsig_0_2z);
  assign { out_data[132:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
