{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633640174753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633640174758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 22:56:14 2021 " "Processing started: Thu Oct 07 22:56:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633640174758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633640174758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_controller -c sdram_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_controller -c sdram_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633640174758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633640175113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633640175114 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(426) " "Verilog HDL warning at sdram_controller.v(426): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 426 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1633640183587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633640183589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633640183589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_controller " "Elaborating entity \"sdram_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633640183610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 2 sdram_controller.v(212) " "Verilog HDL assignment warning at sdram_controller.v(212): truncated value with size 9 to match size of target (2)" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633640183612 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_controller.v(343) " "Verilog HDL assignment warning at sdram_controller.v(343): truncated value with size 32 to match size of target (15)" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633640183612 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_controller.v(353) " "Verilog HDL assignment warning at sdram_controller.v(353): truncated value with size 32 to match size of target (4)" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633640183613 "|sdram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bank sdram_controller.v(408) " "Verilog HDL Always Construct warning at sdram_controller.v(408): variable \"bank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 408 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633640183656 "|sdram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bank sdram_controller.v(409) " "Verilog HDL Always Construct warning at sdram_controller.v(409): variable \"bank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 409 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633640183656 "|sdram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bank sdram_controller.v(410) " "Verilog HDL Always Construct warning at sdram_controller.v(410): variable \"bank\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 410 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633640183656 "|sdram_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_controller.v(407) " "Verilog HDL Case Statement information at sdram_controller.v(407): all case item expressions in this case statement are onehot" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 407 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1633640183656 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "112 12 sdram_controller.v(417) " "Verilog HDL assignment warning at sdram_controller.v(417): truncated value with size 112 to match size of target (12)" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1633640183657 "|sdram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "row sdram_controller.v(419) " "Verilog HDL Always Construct warning at sdram_controller.v(419): variable \"row\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633640183657 "|sdram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col sdram_controller.v(420) " "Verilog HDL Always Construct warning at sdram_controller.v(420): variable \"col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 420 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633640183657 "|sdram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "col sdram_controller.v(421) " "Verilog HDL Always Construct warning at sdram_controller.v(421): variable \"col\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 421 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1633640183657 "|sdram_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_controller.v(416) " "Verilog HDL Case Statement information at sdram_controller.v(416): all case item expressions in this case statement are onehot" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 416 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1633640183657 "|sdram_controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ram_clk sdram_controller.v(105) " "Output port \"ram_clk\" at sdram_controller.v(105) has no driver" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1633640183660 "|sdram_controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[0\] GND " "Pin \"rd_data\[0\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[1\] GND " "Pin \"rd_data\[1\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[2\] GND " "Pin \"rd_data\[2\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[3\] GND " "Pin \"rd_data\[3\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[4\] GND " "Pin \"rd_data\[4\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[5\] GND " "Pin \"rd_data\[5\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[6\] GND " "Pin \"rd_data\[6\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[7\] GND " "Pin \"rd_data\[7\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[8\] GND " "Pin \"rd_data\[8\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[9\] GND " "Pin \"rd_data\[9\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[10\] GND " "Pin \"rd_data\[10\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[11\] GND " "Pin \"rd_data\[11\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[12\] GND " "Pin \"rd_data\[12\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[13\] GND " "Pin \"rd_data\[13\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[14\] GND " "Pin \"rd_data\[14\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[15\] GND " "Pin \"rd_data\[15\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[16\] GND " "Pin \"rd_data\[16\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[17\] GND " "Pin \"rd_data\[17\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[18\] GND " "Pin \"rd_data\[18\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[19\] GND " "Pin \"rd_data\[19\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[20\] GND " "Pin \"rd_data\[20\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[21\] GND " "Pin \"rd_data\[21\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[22\] GND " "Pin \"rd_data\[22\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[23\] GND " "Pin \"rd_data\[23\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[24\] GND " "Pin \"rd_data\[24\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[25\] GND " "Pin \"rd_data\[25\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[26\] GND " "Pin \"rd_data\[26\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[27\] GND " "Pin \"rd_data\[27\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[28\] GND " "Pin \"rd_data\[28\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[29\] GND " "Pin \"rd_data\[29\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[30\] GND " "Pin \"rd_data\[30\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[31\] GND " "Pin \"rd_data\[31\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|rd_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ack GND " "Pin \"ack\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ack"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[0\] GND " "Pin \"ram_addr\[0\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[1\] GND " "Pin \"ram_addr\[1\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[2\] GND " "Pin \"ram_addr\[2\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[3\] GND " "Pin \"ram_addr\[3\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[4\] VCC " "Pin \"ram_addr\[4\]\" is stuck at VCC" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[5\] VCC " "Pin \"ram_addr\[5\]\" is stuck at VCC" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[6\] GND " "Pin \"ram_addr\[6\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[7\] GND " "Pin \"ram_addr\[7\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[8\] GND " "Pin \"ram_addr\[8\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[9\] GND " "Pin \"ram_addr\[9\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[10\] GND " "Pin \"ram_addr\[10\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_addr\[11\] GND " "Pin \"ram_addr\[11\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_bank_addr\[0\] GND " "Pin \"ram_bank_addr\[0\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_bank_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_bank_addr\[1\] GND " "Pin \"ram_bank_addr\[1\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_bank_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_dqm\[0\] GND " "Pin \"ram_dqm\[0\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_dqm\[1\] GND " "Pin \"ram_dqm\[1\]\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_ras_n VCC " "Pin \"ram_ras_n\" is stuck at VCC" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_ras_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_cas_n VCC " "Pin \"ram_cas_n\" is stuck at VCC" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_cas_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_clk GND " "Pin \"ram_clk\" is stuck at GND" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "ram_we_n VCC " "Pin \"ram_we_n\" is stuck at VCC" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1633640184193 "|sdram_controller|ram_we_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1633640184193 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633640184264 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633640184508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SDRAM-controller/Q_Project/test2/output_files/sdram_controller.map.smsg " "Generated suppressed messages file D:/SDRAM-controller/Q_Project/test2/output_files/sdram_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633640184537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633640184690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633640184690 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[8\] " "No output dependent on input pin \"addr\[8\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_ready " "No output dependent on input pin \"rd_ready\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|rd_ready"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "req " "No output dependent on input pin \"req\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|req"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[21\] " "No output dependent on input pin \"addr\[21\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[9\] " "No output dependent on input pin \"addr\[9\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[22\] " "No output dependent on input pin \"addr\[22\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[10\] " "No output dependent on input pin \"addr\[10\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[11\] " "No output dependent on input pin \"addr\[11\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[12\] " "No output dependent on input pin \"addr\[12\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[13\] " "No output dependent on input pin \"addr\[13\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[14\] " "No output dependent on input pin \"addr\[14\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[15\] " "No output dependent on input pin \"addr\[15\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[16\] " "No output dependent on input pin \"addr\[16\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[17\] " "No output dependent on input pin \"addr\[17\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[18\] " "No output dependent on input pin \"addr\[18\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[19\] " "No output dependent on input pin \"addr\[19\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[20\] " "No output dependent on input pin \"addr\[20\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_en " "No output dependent on input pin \"wr_en\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[0\] " "No output dependent on input pin \"wr_data\[0\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[1\] " "No output dependent on input pin \"wr_data\[1\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[2\] " "No output dependent on input pin \"wr_data\[2\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[3\] " "No output dependent on input pin \"wr_data\[3\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[4\] " "No output dependent on input pin \"wr_data\[4\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[5\] " "No output dependent on input pin \"wr_data\[5\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[6\] " "No output dependent on input pin \"wr_data\[6\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[7\] " "No output dependent on input pin \"wr_data\[7\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[8\] " "No output dependent on input pin \"wr_data\[8\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[9\] " "No output dependent on input pin \"wr_data\[9\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[10\] " "No output dependent on input pin \"wr_data\[10\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[11\] " "No output dependent on input pin \"wr_data\[11\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[12\] " "No output dependent on input pin \"wr_data\[12\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[13\] " "No output dependent on input pin \"wr_data\[13\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[14\] " "No output dependent on input pin \"wr_data\[14\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[15\] " "No output dependent on input pin \"wr_data\[15\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[16\] " "No output dependent on input pin \"wr_data\[16\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[17\] " "No output dependent on input pin \"wr_data\[17\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[18\] " "No output dependent on input pin \"wr_data\[18\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[19\] " "No output dependent on input pin \"wr_data\[19\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[20\] " "No output dependent on input pin \"wr_data\[20\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[21\] " "No output dependent on input pin \"wr_data\[21\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[22\] " "No output dependent on input pin \"wr_data\[22\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[23\] " "No output dependent on input pin \"wr_data\[23\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[24\] " "No output dependent on input pin \"wr_data\[24\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[25\] " "No output dependent on input pin \"wr_data\[25\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[26\] " "No output dependent on input pin \"wr_data\[26\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[27\] " "No output dependent on input pin \"wr_data\[27\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[28\] " "No output dependent on input pin \"wr_data\[28\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[29\] " "No output dependent on input pin \"wr_data\[29\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[30\] " "No output dependent on input pin \"wr_data\[30\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_data\[31\] " "No output dependent on input pin \"wr_data\[31\]\"" {  } { { "sdram_controller.v" "" { Text "D:/SDRAM-controller/Q_Project/test2/sdram_controller.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633640184816 "|sdram_controller|wr_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1633640184816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633640184819 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633640184819 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1633640184819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633640184819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633640184819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633640184835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 22:56:24 2021 " "Processing ended: Thu Oct 07 22:56:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633640184835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633640184835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633640184835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633640184835 ""}
