<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>8.000</TargetClockPeriod>
    <AchievedClockPeriod>2.605</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>2.605</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>2.605</CP_SYNTH>
    <CP_TARGET>8.000</CP_TARGET>
    <SLACK_FINAL>5.395</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>5.395</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>5.395</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>5.395</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>14</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>1624</FF>
      <LATCH>0</LATCH>
      <LUT>1747</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>2688</BRAM>
      <CLB>0</CLB>
      <DSP>5952</DSP>
      <FF>1743360</FF>
      <LUT>871680</LUT>
      <URAM>640</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="sha_stream" DISPNAME="inst" RTLNAME="sha_stream">
      <SubModules count="9">grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395 grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433 grp_sha_stream_Pipeline_local_memset_label11_fu_427 grp_sha_stream_Pipeline_local_memset_label12_fu_411 grp_sha_stream_Pipeline_local_memset_label1_fu_419 grp_sha_transform_fu_403 local_indata_U sha_info_data_U sha_info_digest_U</SubModules>
      <Resources BRAM="14" FF="1624" LUT="1747"/>
      <LocalResources FF="425" LUT="256"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395" DEPTH="1" TYPE="function" MODULENAME="sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2" DISPNAME="grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395" RTLNAME="sha_stream_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="47" LUT="88"/>
      <LocalResources FF="45" LUT="25"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha_stream_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="63"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433" DEPTH="1" TYPE="function" MODULENAME="sha_stream_Pipeline_VITIS_LOOP_219_3" DISPNAME="grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433" RTLNAME="sha_stream_sha_stream_Pipeline_VITIS_LOOP_219_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="9" LUT="12"/>
      <LocalResources FF="7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha_stream_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label11_fu_427" DEPTH="1" TYPE="function" MODULENAME="sha_stream_Pipeline_local_memset_label11" DISPNAME="grp_sha_stream_Pipeline_local_memset_label11_fu_427" RTLNAME="sha_stream_sha_stream_Pipeline_local_memset_label11">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="6" LUT="17"/>
      <LocalResources FF="4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label11_fu_427/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha_stream_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label12_fu_411" DEPTH="1" TYPE="function" MODULENAME="sha_stream_Pipeline_local_memset_label12" DISPNAME="grp_sha_stream_Pipeline_local_memset_label12_fu_411" RTLNAME="sha_stream_sha_stream_Pipeline_local_memset_label12">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="8" LUT="22"/>
      <LocalResources FF="6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label12_fu_411/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha_stream_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label1_fu_419" DEPTH="1" TYPE="function" MODULENAME="sha_stream_Pipeline_local_memset_label1" DISPNAME="grp_sha_stream_Pipeline_local_memset_label1_fu_419" RTLNAME="sha_stream_sha_stream_Pipeline_local_memset_label1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="6" LUT="18"/>
      <LocalResources FF="4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_stream_Pipeline_local_memset_label1_fu_419/flow_control_loop_pipe_sequential_init_U" BINDMODULE="sha_stream_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="sha_stream_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_transform_fu_403" DEPTH="1" TYPE="function" MODULENAME="sha_transform" DISPNAME="grp_sha_transform_fu_403" RTLNAME="sha_stream_sha_transform">
      <SubModules count="1">W_U</SubModules>
      <Resources BRAM="2" FF="1123" LUT="1255"/>
      <LocalResources FF="1123" LUT="964"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_sha_transform_fu_403/W_U" BINDMODULE="sha_stream_sha_transform_W_RAM_AUTO_1R1W" DEPTH="2" TYPE="resource" MODULENAME="sha_transform_W_RAM_AUTO_1R1W" DISPNAME="W_U" RTLNAME="sha_stream_sha_transform_W_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="291"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="W_U" SOURCE="data/benchmarks/sha/sha.c:95" STORAGESIZE="32 80 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="W"/>
    </RtlModule>
    <RtlModule CELL="inst/local_indata_U" BINDMODULE="sha_stream_local_indata_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="local_indata_RAM_AUTO_1R1W" DISPNAME="local_indata_U" RTLNAME="sha_stream_local_indata_RAM_AUTO_1R1W">
      <Resources BRAM="8" LUT="59"/>
      <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="local_indata_U" SOURCE="" STORAGESIZE="8 16384 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p" URAM="0" VARIABLE="local_indata"/>
    </RtlModule>
    <RtlModule CELL="inst/sha_info_data_U" BINDMODULE="sha_stream_sha_info_data_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="sha_info_data_RAM_AUTO_1R1W" DISPNAME="sha_info_data_U" RTLNAME="sha_stream_sha_info_data_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha_info_data_U" SOURCE="" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="sha_info_data"/>
    </RtlModule>
    <RtlModule CELL="inst/sha_info_digest_U" BINDMODULE="sha_stream_sha_info_digest_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="sha_info_digest_RAM_AUTO_1R1W" DISPNAME="sha_info_digest_U" RTLNAME="sha_stream_sha_info_digest_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="3"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sha_info_digest_U" SOURCE="" STORAGESIZE="32 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="sha_info_digest"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="2.273" DATAPATH_LOGIC_DELAY="1.770" DATAPATH_NET_DELAY="0.503" ENDPOINT_PIN="sha_info_data_U/ram_reg_bram_0/DINADIN[25]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.395" STARTPOINT_PIN="local_indata_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_0_i_12__2" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="202"/>
      <CELL NAME="sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.115" DATAPATH_LOGIC_DELAY="1.718" DATAPATH_NET_DELAY="0.397" ENDPOINT_PIN="sha_info_data_U/ram_reg_bram_0/DINADIN[30]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.500" STARTPOINT_PIN="local_indata_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_0_i_7__2" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="202"/>
      <CELL NAME="sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.160" DATAPATH_LOGIC_DELAY="1.772" DATAPATH_NET_DELAY="0.388" ENDPOINT_PIN="sha_info_data_U/ram_reg_bram_0/DINADIN[16]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.507" STARTPOINT_PIN="local_indata_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_0_i_21__1" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="202"/>
      <CELL NAME="sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.135" DATAPATH_LOGIC_DELAY="1.757" DATAPATH_NET_DELAY="0.378" ENDPOINT_PIN="sha_info_data_U/ram_reg_bram_0/DINADIN[17]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.524" STARTPOINT_PIN="local_indata_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_0_i_20__2" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="202"/>
      <CELL NAME="sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.126" DATAPATH_LOGIC_DELAY="1.783" DATAPATH_NET_DELAY="0.343" ENDPOINT_PIN="sha_info_data_U/ram_reg_bram_0/DINADIN[24]" LOGIC_LEVELS="4" MAX_FANOUT="2" SLACK="5.537" STARTPOINT_PIN="local_indata_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="local_indata_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_2" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_3" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="54"/>
      <CELL NAME="local_indata_U/ram_reg_bram_0_i_13__1" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="202"/>
      <CELL NAME="sha_info_data_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/sha_stream_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/sha_stream_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/sha_stream_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/sha_stream_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/sha_stream_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/sha_stream_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri Feb 28 00:43:37 -03 2025"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="SHA"/>
    <item NAME="Solution" VALUE="solution0 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="virtexuplusHBM"/>
    <item NAME="Target device" VALUE="xcu50-fsvh2104-2-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="8 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="8 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

