Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Aug  8 02:42:04 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file voting_proc_timing_summary_routed.rpt -pb voting_proc_timing_summary_routed.pb -rpx voting_proc_timing_summary_routed.rpx -warn_on_violation
| Design       : voting_proc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   22          
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: TAG/secret_reg/output_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.044        0.000                      0                  645        0.010        0.000                      0                  645        4.500        0.000                       0                   306  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.044        0.000                      0                  645        0.010        0.000                      0                  645        4.500        0.000                       0                   306  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[17][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.074ns (37.159%)  route 3.507ns (62.841%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.174     9.095    WB/sat_adder/CO[0]
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.401     9.496 r  WB/sat_adder/vote_table[0][11]_i_1/O
                         net (fo=8, routed)           1.161    10.656    MEM/DMEM/vote_table_reg[19][15]_0[11]
    SLICE_X41Y58         FDCE                                         r  MEM/DMEM/vote_table_reg[17][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.436    14.777    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X41Y58         FDCE                                         r  MEM/DMEM/vote_table_reg[17][11]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X41Y58         FDCE (Setup_fdce_C_D)       -0.313    14.701    MEM/DMEM/vote_table_reg[17][11]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.161ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[10][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 2.074ns (38.026%)  route 3.380ns (61.974%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.332     9.253    WB/sat_adder/CO[0]
    SLICE_X40Y57         LUT2 (Prop_lut2_I0_O)        0.401     9.654 r  WB/sat_adder/vote_table[0][7]_i_1/O
                         net (fo=8, routed)           0.875    10.529    MEM/DMEM/vote_table_reg[19][15]_0[7]
    SLICE_X39Y58         FDCE                                         r  MEM/DMEM/vote_table_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.434    14.775    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X39Y58         FDCE                                         r  MEM/DMEM/vote_table_reg[10][7]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)       -0.307    14.691    MEM/DMEM/vote_table_reg[10][7]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.161    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[11][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.074ns (38.203%)  route 3.355ns (61.797%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.332     9.253    WB/sat_adder/CO[0]
    SLICE_X40Y57         LUT2 (Prop_lut2_I0_O)        0.401     9.654 r  WB/sat_adder/vote_table[0][7]_i_1/O
                         net (fo=8, routed)           0.850    10.504    MEM/DMEM/vote_table_reg[19][15]_0[7]
    SLICE_X45Y59         FDCE                                         r  MEM/DMEM/vote_table_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.436    14.777    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X45Y59         FDCE                                         r  MEM/DMEM/vote_table_reg[11][7]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X45Y59         FDCE (Setup_fdce_C_D)       -0.260    14.740    MEM/DMEM/vote_table_reg[11][7]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.072ns (38.698%)  route 3.282ns (61.302%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.333     9.255    WB/sat_adder/CO[0]
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.399     9.654 r  WB/sat_adder/vote_table[0][1]_i_1/O
                         net (fo=8, routed)           0.776    10.429    MEM/DMEM/vote_table_reg[19][15]_0[1]
    SLICE_X39Y57         FDCE                                         r  MEM/DMEM/vote_table_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.434    14.775    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X39Y57         FDCE                                         r  MEM/DMEM/vote_table_reg[0][1]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X39Y57         FDCE (Setup_fdce_C_D)       -0.305    14.693    MEM/DMEM/vote_table_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 2.071ns (39.032%)  route 3.235ns (60.968%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.348     9.270    WB/sat_adder/CO[0]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.398     9.668 r  WB/sat_adder/vote_table[0][3]_i_1/O
                         net (fo=8, routed)           0.713    10.381    MEM/DMEM/vote_table_reg[19][15]_0[3]
    SLICE_X45Y57         FDCE                                         r  MEM/DMEM/vote_table_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.437    14.778    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  MEM/DMEM/vote_table_reg[1][3]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X45Y57         FDCE (Setup_fdce_C_D)       -0.289    14.712    MEM/DMEM/vote_table_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[16][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 2.071ns (39.148%)  route 3.219ns (60.852%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.348     9.270    WB/sat_adder/CO[0]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.398     9.668 r  WB/sat_adder/vote_table[0][3]_i_1/O
                         net (fo=8, routed)           0.698    10.365    MEM/DMEM/vote_table_reg[19][15]_0[3]
    SLICE_X45Y56         FDCE                                         r  MEM/DMEM/vote_table_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.438    14.779    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X45Y56         FDCE                                         r  MEM/DMEM/vote_table_reg[16][3]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X45Y56         FDCE (Setup_fdce_C_D)       -0.275    14.727    MEM/DMEM/vote_table_reg[16][3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[18][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.071ns (39.016%)  route 3.237ns (60.984%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.348     9.270    WB/sat_adder/CO[0]
    SLICE_X40Y56         LUT2 (Prop_lut2_I0_O)        0.398     9.668 r  WB/sat_adder/vote_table[0][3]_i_1/O
                         net (fo=8, routed)           0.715    10.383    MEM/DMEM/vote_table_reg[19][15]_0[3]
    SLICE_X46Y57         FDCE                                         r  MEM/DMEM/vote_table_reg[18][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.437    14.778    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X46Y57         FDCE                                         r  MEM/DMEM/vote_table_reg[18][3]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X46Y57         FDCE (Setup_fdce_C_D)       -0.239    14.762    MEM/DMEM/vote_table_reg[18][3]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[16][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.074ns (39.423%)  route 3.187ns (60.577%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.332     9.253    WB/sat_adder/CO[0]
    SLICE_X40Y57         LUT2 (Prop_lut2_I0_O)        0.401     9.654 r  WB/sat_adder/vote_table[0][7]_i_1/O
                         net (fo=8, routed)           0.682    10.336    MEM/DMEM/vote_table_reg[19][15]_0[7]
    SLICE_X41Y55         FDCE                                         r  MEM/DMEM/vote_table_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.437    14.778    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X41Y55         FDCE                                         r  MEM/DMEM/vote_table_reg[16][7]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X41Y55         FDCE (Setup_fdce_C_D)       -0.283    14.732    MEM/DMEM/vote_table_reg[16][7]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[18][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 2.072ns (39.125%)  route 3.224ns (60.875%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.333     9.255    WB/sat_adder/CO[0]
    SLICE_X37Y56         LUT2 (Prop_lut2_I0_O)        0.399     9.654 r  WB/sat_adder/vote_table[0][1]_i_1/O
                         net (fo=8, routed)           0.717    10.371    MEM/DMEM/vote_table_reg[19][15]_0[1]
    SLICE_X38Y57         FDCE                                         r  MEM/DMEM/vote_table_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.434    14.775    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X38Y57         FDCE                                         r  MEM/DMEM/vote_table_reg[18][1]/C
                         clock pessimism              0.258    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X38Y57         FDCE (Setup_fdce_C_D)       -0.230    14.768    MEM/DMEM/vote_table_reg[18][1]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[11][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.074ns (39.489%)  route 3.178ns (60.511%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.313     9.234    WB/sat_adder/CO[0]
    SLICE_X43Y58         LUT2 (Prop_lut2_I0_O)        0.401     9.635 r  WB/sat_adder/vote_table[0][15]_i_2/O
                         net (fo=8, routed)           0.692    10.327    MEM/DMEM/vote_table_reg[19][15]_0[15]
    SLICE_X40Y59         FDCE                                         r  MEM/DMEM/vote_table_reg[11][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.435    14.776    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  MEM/DMEM/vote_table_reg[11][15]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X40Y59         FDCE (Setup_fdce_C_D)       -0.283    14.730    MEM/DMEM/vote_table_reg[11][15]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 TAG/secret_in_curr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/secret_reg/output_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.116%)  route 0.177ns (51.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    TAG/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  TAG/secret_in_curr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  TAG/secret_in_curr_reg[5]/Q
                         net (fo=1, routed)           0.177     1.788    TAG/secret_reg/output_reg[19]_0[2]
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.832     1.959    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.063     1.778    TAG/secret_reg/output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 TAG/secret_in_curr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/secret_reg/output_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.526%)  route 0.151ns (50.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    TAG/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  TAG/secret_in_curr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  TAG/secret_in_curr_reg[19]/Q
                         net (fo=1, routed)           0.151     1.746    TAG/secret_reg/output_reg[19]_0[5]
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.832     1.959    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[19]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)        -0.001     1.714    TAG/secret_reg/output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 TAG/secret_in_curr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/secret_reg/output_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.159%)  route 0.166ns (52.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    TAG/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  TAG/secret_in_curr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  TAG/secret_in_curr_reg[6]/Q
                         net (fo=1, routed)           0.166     1.761    TAG/secret_reg/output_reg[19]_0[3]
    SLICE_X40Y51         FDCE                                         r  TAG/secret_reg/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.832     1.959    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X40Y51         FDCE                                         r  TAG/secret_reg/output_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDCE (Hold_fdce_C_D)         0.013     1.728    TAG/secret_reg/output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 button_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.621%)  route 0.240ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  button_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  button_sync_0_reg/Q
                         net (fo=1, routed)           0.240     1.850    button_sync_0
    SLICE_X37Y51         FDRE                                         r  button_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  button_sync_1_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.070     1.784    button_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 debounce_counter3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounced_button3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.221%)  route 0.276ns (59.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  debounce_counter3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounce_counter3_reg[15]/Q
                         net (fo=3, routed)           0.276     1.863    debounce_counter3_reg[15]
    SLICE_X40Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.908 r  debounced_button3_i_1/O
                         net (fo=1, routed)           0.000     1.908    debounced_button3_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  debounced_button3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  debounced_button3_reg/C
                         clock pessimism             -0.244     1.717    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.091     1.808    debounced_button3_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debounce_counter3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  debounce_counter3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_counter3_reg[7]/Q
                         net (fo=2, routed)           0.118     1.706    debounce_counter3_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  debounce_counter3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    debounce_counter3_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  debounce_counter3_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    debounce_counter3_reg[8]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  debounce_counter3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  debounce_counter3_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    debounce_counter3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 IFD/pc_reg_inst/pc_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFD/pc_reg_inst/pc_curr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    IFD/pc_reg_inst/clk_IBUF_BUFG
    SLICE_X41Y49         FDCE                                         r  IFD/pc_reg_inst/pc_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  IFD/pc_reg_inst/pc_curr_reg[7]/Q
                         net (fo=2, routed)           0.119     1.707    IFD/pc_reg_inst/curr_pc[7]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  IFD/pc_reg_inst/pc_curr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    IFD/pc_reg_inst/pc_curr_reg[4]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  IFD/pc_reg_inst/pc_curr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    IFD/pc_reg_inst/pc_curr_reg[8]_i_1_n_7
    SLICE_X41Y50         FDCE                                         r  IFD/pc_reg_inst/pc_curr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.832     1.959    IFD/pc_reg_inst/clk_IBUF_BUFG
    SLICE_X41Y50         FDCE                                         r  IFD/pc_reg_inst/pc_curr_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.105     1.820    IFD/pc_reg_inst/pc_curr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 debounce_counter4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounced_button4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.254ns (51.183%)  route 0.242ns (48.817%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  debounce_counter4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  debounce_counter4_reg[9]/Q
                         net (fo=2, routed)           0.123     1.733    debounce_counter4_reg[9]
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.778 f  debounce_counter4[0]_i_5/O
                         net (fo=2, routed)           0.119     1.897    debounce_counter4[0]_i_5_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.942 r  debounced_button4_i_1/O
                         net (fo=1, routed)           0.000     1.942    debounced_button4_i_1_n_0
    SLICE_X46Y48         FDRE                                         r  debounced_button4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  debounced_button4_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.120     1.838    debounced_button4_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 TAG/secret_in_curr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/secret_reg/output_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.524%)  route 0.236ns (61.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    TAG/clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  TAG/secret_in_curr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  TAG/secret_in_curr_reg[4]/Q
                         net (fo=1, routed)           0.236     1.831    TAG/secret_reg/output_reg[19]_0[1]
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.832     1.959    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.009     1.724    TAG/secret_reg/output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 debounce_counter3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.504%)  route 0.119ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  debounce_counter3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_counter3_reg[7]/Q
                         net (fo=2, routed)           0.118     1.706    debounce_counter3_reg[7]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  debounce_counter3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    debounce_counter3_reg[4]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.932 r  debounce_counter3_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    debounce_counter3_reg[8]_i_1_n_5
    SLICE_X43Y50         FDRE                                         r  debounce_counter3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X43Y50         FDRE                                         r  debounce_counter3_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    debounce_counter3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46   button_sync2_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y50   button_sync2_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46   button_sync3_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46   button_sync3_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   button_sync4_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y46   button_sync4_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y55   button_sync5_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y55   button_sync5_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   button_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync2_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync2_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   button_sync2_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   button_sync2_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync3_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync3_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync3_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync3_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   button_sync4_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   button_sync4_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync2_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync2_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   button_sync2_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y50   button_sync2_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync3_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync3_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync3_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   button_sync3_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   button_sync4_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   button_sync4_0_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.712ns  (logic 5.777ns (45.442%)  route 6.936ns (54.558%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.431     9.352    WB_n_4
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.399     9.751 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.331    14.082    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.705    17.787 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.787    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.626ns  (logic 5.781ns (45.784%)  route 6.846ns (54.216%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.508     9.429    WB_n_4
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.399     9.828 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.164    13.992    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.709    17.701 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.701    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.624ns  (logic 5.796ns (45.918%)  route 6.827ns (54.082%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.324     9.245    WB_n_4
    SLICE_X40Y57         LUT4 (Prop_lut4_I2_O)        0.401     9.646 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.330    13.976    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722    17.698 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.698    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.524ns  (logic 5.552ns (44.332%)  route 6.972ns (55.668%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.508     9.429    WB_n_4
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.373     9.802 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.291    14.093    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    17.599 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.599    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.486ns  (logic 5.786ns (46.342%)  route 6.700ns (53.658%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.338     9.260    WB_n_4
    SLICE_X37Y56         LUT4 (Prop_lut4_I2_O)        0.401     9.661 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.188    13.848    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.712    17.560 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.560    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.825ns  (logic 5.555ns (46.973%)  route 6.270ns (53.027%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.504     9.425    WB_n_4
    SLICE_X39Y55         LUT4 (Prop_lut4_I2_O)        0.373     9.798 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.593    13.391    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    16.900 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.900    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.655ns  (logic 5.547ns (47.593%)  route 6.108ns (52.407%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.338     9.260    WB_n_4
    SLICE_X37Y56         LUT4 (Prop_lut4_I2_O)        0.373     9.633 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.596    13.229    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    16.730 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.730    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.654ns  (logic 5.794ns (49.716%)  route 5.860ns (50.284%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.504     9.425    WB_n_4
    SLICE_X39Y55         LUT3 (Prop_lut3_I1_O)        0.401     9.826 r  led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.183    13.009    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.720    16.729 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.729    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.396ns  (logic 5.555ns (48.746%)  route 5.841ns (51.254%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          0.942     8.864    WB_n_4
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.373     9.237 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.725    12.962    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    16.471 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.471    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.345ns  (logic 5.567ns (49.074%)  route 5.778ns (50.926%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    WB/clk_IBUF_BUFG
    SLICE_X42Y54         FDCE                                         r  WB/tally_curr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  WB/tally_curr_reg[7]/Q
                         net (fo=8, routed)           1.173     6.766    WB/sat_adder/tally_curr[3]
    SLICE_X39Y57         LUT2 (Prop_lut2_I0_O)        0.124     6.890 r  WB/sat_adder/led_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     6.890    WB/sat_adder/led_OBUF[7]_inst_i_6_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.422 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.422    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.536 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.536    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.650 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.650    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.921 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.324     9.245    WB_n_4
    SLICE_X40Y57         LUT3 (Prop_lut3_I1_O)        0.373     9.618 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.280    12.898    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.420 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.420    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TAG/secret_reg/output_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/tag_gen/swap_inst/seg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.209ns (38.819%)  route 0.329ns (61.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.562     1.445    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  TAG/secret_reg/output_reg[16]/Q
                         net (fo=48, routed)          0.214     1.823    TAG/secret_reg/rot_amt[0]
    SLICE_X44Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.868 r  TAG/secret_reg/seg2_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     1.984    TAG/tag_gen/swap_inst/D[1]
    SLICE_X42Y51         LDCE                                         r  TAG/tag_gen/swap_inst/seg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TAG/secret_reg/output_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/tag_gen/swap_inst/seg1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.209ns (36.755%)  route 0.360ns (63.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.562     1.445    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  TAG/secret_reg/output_reg[4]/Q
                         net (fo=47, routed)          0.360     1.969    TAG/secret_reg/Q[1]
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.045     2.014 r  TAG/secret_reg/seg1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.014    TAG/tag_gen/swap_inst/tag_valid_curr_i_19[1]
    SLICE_X37Y52         LDCE                                         r  TAG/tag_gen/swap_inst/seg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TAG/secret_reg/output_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/tag_gen/swap_inst/seg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.209ns (35.001%)  route 0.388ns (64.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.562     1.445    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  TAG/secret_reg/output_reg[5]/Q
                         net (fo=32, routed)          0.178     1.787    TAG/secret_reg/Q[2]
    SLICE_X42Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  TAG/secret_reg/seg2_reg[0]_i_1/O
                         net (fo=1, routed)           0.210     2.042    TAG/tag_gen/swap_inst/D[0]
    SLICE_X39Y51         LDCE                                         r  TAG/tag_gen/swap_inst/seg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TAG/secret_reg/output_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/tag_gen/swap_inst/seg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.209ns (31.970%)  route 0.445ns (68.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.562     1.445    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  TAG/secret_reg/output_reg[19]/Q
                         net (fo=49, routed)          0.445     2.054    TAG/secret_reg/Q[3]
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.045     2.099 r  TAG/secret_reg/seg2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.099    TAG/tag_gen/swap_inst/D[2]
    SLICE_X38Y53         LDCE                                         r  TAG/tag_gen/swap_inst/seg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TAG/secret_reg/output_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/tag_gen/swap_inst/seg1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.212ns (28.350%)  route 0.536ns (71.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.562     1.445    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  TAG/secret_reg/output_reg[4]/Q
                         net (fo=47, routed)          0.422     2.031    TAG/secret_reg/Q[1]
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.048     2.079 r  TAG/secret_reg/seg1_reg[2]_i_1/O
                         net (fo=1, routed)           0.114     2.193    TAG/tag_gen/swap_inst/tag_valid_curr_i_19[2]
    SLICE_X40Y55         LDCE                                         r  TAG/tag_gen/swap_inst/seg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TAG/secret_reg/output_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/tag_gen/swap_inst/seg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.209ns (27.935%)  route 0.539ns (72.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.562     1.445    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X42Y50         FDCE                                         r  TAG/secret_reg/output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  TAG/secret_reg/output_reg[4]/Q
                         net (fo=47, routed)          0.422     2.031    TAG/secret_reg/Q[1]
    SLICE_X40Y54         LUT4 (Prop_lut4_I1_O)        0.045     2.076 r  TAG/secret_reg/seg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.117     2.193    TAG/tag_gen/swap_inst/tag_valid_curr_i_19[0]
    SLICE_X40Y55         LDCE                                         r  TAG/tag_gen/swap_inst/seg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.412ns (54.076%)  route 1.199ns (45.924%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.560     1.443    WB/clk_IBUF_BUFG
    SLICE_X41Y57         FDCE                                         r  WB/tally_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  WB/tally_curr_reg[2]/Q
                         net (fo=11, routed)          0.212     1.796    WB/tally_curr[2]
    SLICE_X40Y55         LUT4 (Prop_lut4_I0_O)        0.045     1.841 r  WB/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.987     2.829    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.055 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.055    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounced_button5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.402ns (52.759%)  route 1.256ns (47.241%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X44Y56         FDRE                                         r  debounced_button5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounced_button5_reg/Q
                         net (fo=17, routed)          0.394     1.980    WB/debounced_button5
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.045     2.025 r  WB/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.887    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.103 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.103    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounced_button5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.462ns (54.910%)  route 1.201ns (45.090%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X44Y56         FDRE                                         r  debounced_button5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounced_button5_reg/Q
                         net (fo=17, routed)          0.246     1.833    debounced_button5
    SLICE_X41Y56         LUT4 (Prop_lut4_I1_O)        0.045     1.878 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.954     2.832    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.276     4.108 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.108    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounced_button5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.391ns (51.031%)  route 1.335ns (48.969%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X44Y56         FDRE                                         r  debounced_button5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debounced_button5_reg/Q
                         net (fo=17, routed)          0.319     1.905    WB/debounced_button5
    SLICE_X42Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.950 r  WB/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.015     2.966    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.171 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.171    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[10][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 1.453ns (20.757%)  route 5.546ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=210, routed)         5.546     6.999    MEM/DMEM/reset_IBUF
    SLICE_X38Y60         FDCE                                         f  MEM/DMEM/vote_table_reg[10][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.433     4.774    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  MEM/DMEM/vote_table_reg[10][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[10][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 1.453ns (20.757%)  route 5.546ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=210, routed)         5.546     6.999    MEM/DMEM/reset_IBUF
    SLICE_X38Y60         FDCE                                         f  MEM/DMEM/vote_table_reg[10][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.433     4.774    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  MEM/DMEM/vote_table_reg[10][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[10][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 1.453ns (20.757%)  route 5.546ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=210, routed)         5.546     6.999    MEM/DMEM/reset_IBUF
    SLICE_X38Y60         FDCE                                         f  MEM/DMEM/vote_table_reg[10][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.433     4.774    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X38Y60         FDCE                                         r  MEM/DMEM/vote_table_reg[10][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[16][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 1.453ns (20.757%)  route 5.546ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=210, routed)         5.546     6.999    MEM/DMEM/reset_IBUF
    SLICE_X39Y60         FDCE                                         f  MEM/DMEM/vote_table_reg[16][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.433     4.774    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  MEM/DMEM/vote_table_reg[16][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[16][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 1.453ns (20.757%)  route 5.546ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=210, routed)         5.546     6.999    MEM/DMEM/reset_IBUF
    SLICE_X39Y60         FDCE                                         f  MEM/DMEM/vote_table_reg[16][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.433     4.774    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  MEM/DMEM/vote_table_reg[16][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[16][9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.999ns  (logic 1.453ns (20.757%)  route 5.546ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=210, routed)         5.546     6.999    MEM/DMEM/reset_IBUF
    SLICE_X39Y60         FDCE                                         f  MEM/DMEM/vote_table_reg[16][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.433     4.774    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X39Y60         FDCE                                         r  MEM/DMEM/vote_table_reg[16][9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[19][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.844ns  (logic 1.453ns (21.227%)  route 5.392ns (78.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=210, routed)         5.392     6.844    MEM/DMEM/reset_IBUF
    SLICE_X38Y61         FDCE                                         f  MEM/DMEM/vote_table_reg[19][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.432     4.773    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X38Y61         FDCE                                         r  MEM/DMEM/vote_table_reg[19][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[19][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.844ns  (logic 1.453ns (21.227%)  route 5.392ns (78.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=210, routed)         5.392     6.844    MEM/DMEM/reset_IBUF
    SLICE_X38Y61         FDCE                                         f  MEM/DMEM/vote_table_reg[19][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.432     4.773    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X38Y61         FDCE                                         r  MEM/DMEM/vote_table_reg[19][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[19][14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.825ns  (logic 1.453ns (21.289%)  route 5.372ns (78.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=210, routed)         5.372     6.825    MEM/DMEM/reset_IBUF
    SLICE_X44Y58         FDCE                                         f  MEM/DMEM/vote_table_reg[19][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.437     4.778    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X44Y58         FDCE                                         r  MEM/DMEM/vote_table_reg[19][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[19][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.825ns  (logic 1.453ns (21.289%)  route 5.372ns (78.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=210, routed)         5.372     6.825    MEM/DMEM/reset_IBUF
    SLICE_X44Y58         FDCE                                         f  MEM/DMEM/vote_table_reg[19][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.437     4.778    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X44Y58         FDCE                                         r  MEM/DMEM/vote_table_reg[19][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TAG/tag_gen/swap_inst/seg1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            MEM/tag_valid_curr_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.293ns (41.908%)  route 0.406ns (58.092%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         LDCE                         0.000     0.000 r  TAG/tag_gen/swap_inst/seg1_reg[2]/G
    SLICE_X40Y55         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  TAG/tag_gen/swap_inst/seg1_reg[2]/Q
                         net (fo=6, routed)           0.150     0.308    TAG/secret_reg/tag_valid_curr_i_3_0[2]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  TAG/secret_reg/tag_valid_curr_i_18/O
                         net (fo=1, routed)           0.198     0.550    TAG/secret_reg/tag_valid_curr_i_18_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.595 f  TAG/secret_reg/tag_valid_curr_i_3/O
                         net (fo=1, routed)           0.059     0.654    TAG/secret_reg/tag_valid_curr_i_3_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.699 r  TAG/secret_reg/tag_valid_curr_i_1/O
                         net (fo=1, routed)           0.000     0.699    MEM/tag_valid_curr
    SLICE_X40Y52         FDCE                                         r  MEM/tag_valid_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.832     1.959    MEM/clk_IBUF_BUFG
    SLICE_X40Y52         FDCE                                         r  MEM/tag_valid_curr_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            button_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.210ns (15.757%)  route 1.120ns (84.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn1_IBUF_inst/O
                         net (fo=1, routed)           1.120     1.330    btn1_IBUF
    SLICE_X34Y47         FDRE                                         r  button_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  button_sync_0_reg/C

Slack:                    inf
  Source:                 btn4
                            (input port)
  Destination:            button_sync4_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.219ns (14.701%)  route 1.272ns (85.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn4 (IN)
                         net (fo=0)                   0.000     0.000    btn4
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn4_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.492    btn4_IBUF
    SLICE_X40Y46         FDRE                                         r  button_sync4_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  button_sync4_0_reg/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            button_sync3_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.219ns (14.466%)  route 1.297ns (85.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn3_IBUF_inst/O
                         net (fo=1, routed)           1.297     1.516    btn3_IBUF
    SLICE_X42Y46         FDRE                                         r  button_sync3_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  button_sync3_0_reg/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            button_sync2_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.222ns (14.539%)  route 1.304ns (85.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.304     1.526    btn2_IBUF
    SLICE_X42Y46         FDRE                                         r  button_sync2_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.833     1.960    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  button_sync2_0_reg/C

Slack:                    inf
  Source:                 btn5
                            (input port)
  Destination:            button_sync5_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.221ns (13.099%)  route 1.463ns (86.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn5 (IN)
                         net (fo=0)                   0.000     0.000    btn5
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn5_IBUF_inst/O
                         net (fo=1, routed)           1.463     1.684    btn5_IBUF
    SLICE_X42Y55         FDRE                                         r  button_sync5_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X42Y55         FDRE                                         r  button_sync5_0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            IFD/pc_reg_inst/pc_curr_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.221ns (13.117%)  route 1.464ns (86.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=210, routed)         1.464     1.684    IFD/pc_reg_inst/reset_IBUF
    SLICE_X41Y48         FDCE                                         f  IFD/pc_reg_inst/pc_curr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.834     1.961    IFD/pc_reg_inst/clk_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  IFD/pc_reg_inst/pc_curr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            IFD/pc_reg_inst/pc_curr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.221ns (13.117%)  route 1.464ns (86.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=210, routed)         1.464     1.684    IFD/pc_reg_inst/reset_IBUF
    SLICE_X41Y48         FDCE                                         f  IFD/pc_reg_inst/pc_curr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.834     1.961    IFD/pc_reg_inst/clk_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  IFD/pc_reg_inst/pc_curr_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            IFD/pc_reg_inst/pc_curr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.221ns (13.117%)  route 1.464ns (86.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=210, routed)         1.464     1.684    IFD/pc_reg_inst/reset_IBUF
    SLICE_X41Y48         FDCE                                         f  IFD/pc_reg_inst/pc_curr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.834     1.961    IFD/pc_reg_inst/clk_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  IFD/pc_reg_inst/pc_curr_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            IFD/pc_reg_inst/pc_curr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.684ns  (logic 0.221ns (13.117%)  route 1.464ns (86.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=210, routed)         1.464     1.684    IFD/pc_reg_inst/reset_IBUF
    SLICE_X41Y48         FDCE                                         f  IFD/pc_reg_inst/pc_curr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.834     1.961    IFD/pc_reg_inst/clk_IBUF_BUFG
    SLICE_X41Y48         FDCE                                         r  IFD/pc_reg_inst/pc_curr_reg[3]/C





