/*
 * Copyright (C) 2024 F&S Elektronik Systeme GmbH
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;


#include "../freescale/imx8mm.dtsi"
#include <dt-bindings/pwm/pwm.h>
#include <dt-bindings/rtc/nxp,pcf85263.h>
#include <dt-bindings/usb/pd.h>
#include <fsversion.h>

/* SOC-nodes to OSM-nodes */
osm_emmc: &usdhc1 {};

osm_eth_a: &fec1 {};
osm_uart_con: &uart1 {};
osm_uart_a: &uart2 {};
osm_uart_b: &uart3 {};
osm_uart_c: &uart4 {};
i2c_int: &i2c1 {};
osm_i2c_a: &i2c2 {};
osm_i2c_b: &i2c3 {};
osm_i2c_cam_pci: &i2c4 {};
osm_spi_a: &flexspi {};
osm_spi_b: &ecspi2 {};
osm_usb_a: &usbotg1 {};
osm_usb_b: &usbotg2 {};
osm_sdio_a: &usdhc2 {};
osm_sdio_b: &usdhc3 {};
osm_csi: &mipi_csi_1 {};
osm_csi_bridge: &csi1_bridge {};
rtc_soc: &snvs_rtc {};
osm_pwm_0: &pwm4 {};
osm_pwm_1: &pwm1 {};
osm_pwm_2: &pwm2 {};
osm_pwm_3: &pwm3 {};
osm_i2s_a: &sai5 {};
osm_pcie_a: &pcie0 {};

/ {
	compatible = "fus,imx8mm-osm8mm", "fsl,imx8mm";

	aliases {
		/* Alias for GPMI node. Dont change it
		 * because it used by the bootloader */
		nand = &gpmi;
		emmc = &osm_emmc;

		ethernet0 = &osm_eth_a;
		serial0 = &osm_uart_con;
		serial1 = &osm_uart_a;
		serial2 = &osm_uart_b;
		serial3 = &osm_uart_c;
		i2c0 = &i2c_int;
		i2c1 = &osm_i2c_a;
		i2c2 = &osm_i2c_b;
		i2c3 = &osm_i2c_cam_pci;
		spi0 = &osm_spi_a;
		spi1 = &osm_spi_b;
		usb0 = &osm_usb_a;
		usb1 = &osm_usb_b;
		mmc1 = &osm_sdio_a;
		mmc2 = &osm_sdio_b;
		csi0 = &osm_csi;
		rtc0 = &rtc85263;
		rtc1 = &rtc_soc;
		pwm0 = &osm_pwm_0;
		pwm1 = &osm_pwm_1;
		pwm2 = &osm_pwm_2;
		pwm3 = &osm_pwm_3;
	};

	/* -------------------- BOARD INFO -------------------- */
	bdinfo: bdinfo {
		compatible = "bdinfo";
		dts_version = FS_LINUX_VERSION;
	};

	reserved-memory {
		/* global autoconfigured region for contiguous allocations */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x14000000>;
			alloc-ranges = <0 0x40000000 0 0x40000000>;
			linux,cma-default;
			/*
			 * The propertiy "size" is overwritten by UBoot,
			 * depending on the ram size. To prevent this,
			 * uncomment the following line
			 */
			//no-uboot-override;
		};
	};

#ifdef CONFIG_OSM8MM_BL_CTRL
	backlight_ldb {
		compatible = "pwm-backlight";
		#pwm-cells = <3>;
		pwms = <&osm_pwm_0 0 3000000 PWM_POLARITY_INVERTED>;
		power-supply = <&reg_ldb_bl>;
		brightness-levels = <0 1 5 10 18 28 41 56
				     73 92 113 137 163 192 222 255>;
		default-brightness-level = <14>;
		fb-names = "imx-drmdrmfb";
	};
#endif

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		/* necessary for lcdif-tc35874-j070wvtc0211 */
		reg_vref_1v2: regulator_1v2 {
			compatible = "regulator-fixed";
			regulator-name = "vref-1V2";
			regulator-min-microvolt = <1200000>;
			regulator-max-microvolt = <1200000>;
			regulator-always-on;
		};

		reg_vref_1v8: regulator_1v8 {
			compatible = "regulator-fixed";
			regulator-name = "vref-1V8";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_vref_3v3: regulator_3v3 {
			compatible = "regulator-fixed";
			regulator-name = "vref-3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_carrier_pwr: regulator_carrier_pwr {
			compatible = "regulator-fixed";
			regulator-name = "CARRIER_PWR";
			gpio = <&gpio4 27 GPIO_ACTIVE_HIGH>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-boot-on;
			regulator-always-on;
			enable-active-high;
			startup-delay-us = <1000>;
			off-on-delay-us = <12000>;
		};

#if defined(CONFIG_OSM8MM_MIPI_DSI) \
|| defined(CONFIG_OSM8MM_MIPI_DSI_LVDS)
		/* LCD power on voltage */
		/omit-if-no-ref/
		reg_vlcd: vlcd {
			compatible = "regulator-fixed";
			regulator-name = "VLCD";
			gpio = <&gpio5 1 GPIO_ACTIVE_HIGH>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			enable-active-high;
			startup-delay-us = <10000>;
		};
#endif

#ifdef CONFIG_OSM8MM_BL_CTRL
		reg_ldb_bl: ldb-bl {
			compatible = "regulator-fixed";
			regulator-name = "ldb-bl";
			gpio = <&gpio5 0 GPIO_ACTIVE_HIGH>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			enable-active-high;
		};
#endif

#ifdef CONFIG_OSM8MM_SERIAL_CAMERA
			reg_vref_cam: regulator_cam {
				compatible = "regulator-fixed";
				regulator-name = "CAM_ENA";
				gpio = <&gpio4 25 GPIO_ACTIVE_HIGH>;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-always-on;
				enable-active-high;
			};
#endif

	};
#ifdef SUPPORT_M4
	// ###TODO - not implemented yet
#if 0
	rpmsg_i2s: rpmsg-i2s {
		compatible = "fsl,imx8mq-rpmsg-i2s";
		/* the audio device index in m4 domain */
		fsl,audioindex = <0> ;
		clocks = <&clk IMX8MM_CLK_DUMMY>;
		VDDA-supply = <&reg_sgtl5000_vdda>;
		VDDIO-supply = <&reg_sgtl5000_vddio>;
		VDDD-supply = <&reg_sgtl5000_vddd>;
		fsl,dma-buffer-size = <0x6000000>;
		fsl,enable-lpa;
		status = "okay";
	};

	sound-rpmsg {
		compatible = "fsl,imx-audio-rpmsg";
		model = "sgtl5000-audio";
		cpu-dai = <&rpmsg_i2s>;
		rpmsg-out;
		status = "okay";
	};
#endif
#endif

	pcie0_refclk: pcie0-refclk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <100000000>;
	};
};

/* OSM8MM_I2C_INT */
&i2c_int {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c_int>;
	status = "okay";

	/* PMIC */
	pmic@4b {
		compatible = "rohm,bd71847";
		reg = <0x4b>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio4>;
		interrupts = <24 GPIO_ACTIVE_LOW>;
		rohm,reset-snvs-powered;

		#clock-cells = <0>;
		clocks = <&osc_32k 0>;
		clock-output-names = "clk-32k-out";

		regulators {
			buck1_reg: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
				rohm,dvs-run-voltage = <850000>;
				rohm,dvs-suspend-voltage = <750000>;
			};

			buck2_reg: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
				rohm,dvs-run-voltage = <1000000>;
				rohm,dvs-idle-voltage = <900000>;
                rohm,dvs-suspend-voltage = <0>;
			};

			buck3_reg: BUCK3 {
				// BUCK5 in datasheet
				regulator-name = "BUCK3";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1350000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck4_reg: BUCK4 {
				// BUCK6 in datasheet
				regulator-name = "BUCK4";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5_reg: BUCK5 {
				// BUCK7 in datasheet
				regulator-name = "BUCK5";
				regulator-min-microvolt = <1605000>;
				regulator-max-microvolt = <1995000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6_reg: BUCK6 {
				// BUCK8 in datasheet
				regulator-name = "BUCK6";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1_reg: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <1900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2_reg: LDO2 {
				regulator-name = "LDO2";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3_reg: LDO3 {
				regulator-name = "LDO3";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4_reg: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo6_reg: LDO6 {
				regulator-name = "LDO6";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};

	rtc85263: rtc85263@51 {
		compatible = "nxp,pcf85263";
		reg = <0x51>;
		clock-out = <PCF85263_CLK_OUT_32p768kHz>;

		quartz-load-capacitance = <PCF85263_QUARTZCAP_12p5pF>;
		quartz-drive-strength = <PCF85263_QUARTZDRIVE_LOW>;
	};
};

#ifdef CONFIG_OSM8MM_I2C_A
&osm_i2c_a {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_i2c_a>;
	status = "okay";

	/* EEPROM */
	eeprom: eeprom@50 {
		compatible = "atmel,24c64";
		reg = <0x50>;
		pagesize = <8>;
		vcc-supply = <&reg_vref_1v8>;
	};
};
#endif

#ifdef CONFIG_OSM8MM_I2C_B
&osm_i2c_b {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_i2c_b>;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_I2C_CAM_PCI
&osm_i2c_cam_pci {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_i2c_cam_pci>;
	status = "okay";
};
#endif

&lcdif {
	status = "okay";
};

#ifndef CONFIG_OSM8MM_MIPI_DSI
&mipi_dsi {
	status = "disabled";
};
#endif

&mu {
	status = "okay";
};

#if defined(CONFIG_OSM8MM_BL_CTRL) || defined(CONFIG_OSM8MM_PWM_0)
&osm_pwm_0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_pwm_0>;
	#pwm-cells = <3>;
	keep-power;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_PWM_1
&osm_pwm_1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_pwm_1>;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_PWM_2
&osm_pwm_2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_pwm_2>;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_PWM_3
&osm_pwm_3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_pwm_3>;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_I2S_A
&osm_i2s_a {
	#sound-dai-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_i2s_a>;
	assigned-clocks = <&clk IMX8MM_CLK_SAI5>;
	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
	assigned-clock-rates = <24576000>;

	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_SPI_A
&osm_spi_a {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_spi_a>;
#ifdef CONFIG_OSM8MM_SPI_A_CS1
	cs-gpios = <0>, <0>;
#else
	cs-gpios = <0>;
#endif
	status = "okay";

	spidev@0 {
		compatible = "linux,spidev";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <80000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
		status = "okay";
	};

#ifdef CONFIG_OSM8MM_SPI_A_CS1
	spidev@1 {
		compatible = "linux,spidev";
		reg = <1>;
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <80000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
		status = "okay";
	};
#endif
};
#endif

#ifdef CONFIG_OSM8MM_SPI_B
&osm_spi_b {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_spi_b>;
#ifdef CONFIG_OSM8MM_SPI_B_CS1
	cs-gpios = <0>, <&gpio5 6 0>;
#else
	cs-gpios = <0>;
#endif
	status = "okay";

	spidev@0 {
	  compatible = "linux,spidev";
	  spi-max-frequency = <20000000>;
	  reg = <0>;
	  status = "okay";
	};

#ifdef CONFIG_OSM8MM_SPI_B_CS1
	spidev@1 {
	  compatible = "linux,spidev";
	  spi-max-frequency = <20000000>;
	  reg = <1>;
	  status = "okay";
	};
#endif
};
#endif

#ifdef CONFIG_OSM8MM_PCIE_A
&osm_pcie_a {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_pcie_a>;
	reset-gpio = <&gpio3 19 GPIO_ACTIVE_LOW>;
	/* the wake pin of PCIe must be configured as normal
	 * wakeup source and it is not a specific driver issue
	 */
	//wake-gpio = <&gpio3 20 GPIO_ACTIVE_LOW>;
	clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>,
		 <&clk IMX8MM_CLK_PCIE1_AUX>,
		 <&clk IMX8MM_CLK_PCIE1_PHY>,
		 <&pcie0_refclk>;
	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
	assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
			  <&clk IMX8MM_CLK_PCIE1_PHY>,
			  <&clk IMX8MM_CLK_PCIE1_CTRL>;
	assigned-clock-rates = <10000000>, <100000000>, <250000000>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
				 <&clk IMX8MM_SYS_PLL2_100M>,
				 <&clk IMX8MM_SYS_PLL2_250M>;
	ext_osc = <0>;
	l1ss-disabled;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_UART_CONN
&osm_uart_con { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_uart_con>;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_UART_A
&osm_uart_a {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_uart_a>;
	assigned-clocks = <&clk IMX8MM_CLK_UART2>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
#ifdef CONFIG_OSM8MM_UART_A_RTSCTS
	fsl,uart-has-rtscts;
#endif
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_UART_B
&osm_uart_b {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_uart_b>;
	assigned-clocks = <&clk IMX8MM_CLK_UART3>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
#ifdef CONFIG_OSM8MM_UART_B_RTSCTS
	fsl,uart-has-rtscts;
#endif
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_UART_C
&osm_uart_c {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_uart_c>;
	assigned-clocks = <&clk IMX8MM_CLK_UART4>;
	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_ETH_A
&osm_eth_a {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_eth_a>;
	fsl,magic-packet;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_USB_A
&osm_usb_a {
	dr_mode = "otg";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_osm_usb_a>;
//###	vbus-supply = <&reg_usb_otg1_vbus>;
	picophy,pre-emp-curr-control = <3>;
	picophy,dc-vol-level-adjust = <7>;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_USB_B
&osm_usb_b {
	dr_mode = "host";
	pinctrl-names ="default";
	pinctrl-0 = <&pinctrl_osm_usb_b>;
//###	vbus-supply = <&reg_usb_otg2_vbus>;
	power-active-high;
	picophy,pre-emp-curr-control = <3>;
	picophy,dc-vol-level-adjust = <7>;
	status = "okay";
};
#endif

&osm_emmc {
	assigned-clocks = <&clk IMX8MM_CLK_USDHC1>;
	assigned-clock-rates = <400000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_osm_emmc>;
	pinctrl-1 = <&pinctrl_osm_emmc_100mhz>;
	pinctrl-2 = <&pinctrl_osm_emmc_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

#ifdef CONFIG_OSM8MM_SDIO_A
&osm_sdio_a {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_osm_sdio_a>, <&pinctrl_osm_sdio_a_gpio>;
	pinctrl-1 = <&pinctrl_osm_sdio_a_100mhz>, <&pinctrl_osm_sdio_a_gpio>;
	pinctrl-2 = <&pinctrl_osm_sdio_a_200mhz>, <&pinctrl_osm_sdio_a_gpio>;
#ifndef CONFIG_OSM8MM_SDIO_A_CD
	non-removable;
#endif
#ifndef CONFIG_OSM8MM_SDIO_A_WP
	disable-wp;
#endif
	bus-width = <4>;
	vmmc-supply = <&reg_vref_3v3>;
	vqmmc-supply = <&reg_vref_3v3>;
	keep-power-in-suspend;
	status = "okay";

	#address-cells = <1>;
	#size-cells = <0>;
};
#endif

#ifdef CONFIG_OSM8MM_SDIO_B
&osm_sdio_b {
	assigned-clocks = <&clk IMX8MM_CLK_USDHC3>;
	assigned-clock-rates = <200000000>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_osm_sdio_b>, <&pinctrl_osm_sdio_b_gpio>;
	pinctrl-1 = <&pinctrl_osm_sdio_b_100mhz>, <&pinctrl_osm_sdio_b_gpio>;
	pinctrl-2 = <&pinctrl_osm_sdio_b_200mhz>, <&pinctrl_osm_sdio_b_gpio>;
#ifdef CONFIG_OSM8MM_SDIO_B_8_BIT
	bus-width = <8>;
#else
	bus-width = <4>;
#endif
#ifdef CONFIG_OSM8MM_SDIO_B_CD
	cd-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
#else
	non-removable;
#endif
#ifdef CONFIG_OSM8MM_SDIO_B_WP
	wp-gpios = <&gpio4 23 GPIO_ACTIVE_HIGH>;
#else
	disable-wp;
#endif
	vmmc-supply = <&reg_vref_3v3>;
	vqmmc-supply = <&reg_vref_3v3>;
	pm-ignore-notify;
	keep-power-in-suspend;
	status = "okay";
};
#endif

#ifdef CONFIG_OSM8MM_SERIAL_CAMERA
&osm_csi {
	#address-cells = <1>;
	#size-cells = <0>;
	status = "okay";

	csi,mipi_rst = <&gpio4 26 GPIO_ACTIVE_LOW>;
};

&osm_csi_bridge {
	fsl,mipi-mode;
	status = "okay";
};
#endif


&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&A53_0 {
	cpu-supply = <&buck2_reg>;
};
&A53_1 {
	cpu-supply = <&buck2_reg>;
};

&A53_2 {
	cpu-supply = <&buck2_reg>;
};

&A53_3 {
	cpu-supply = <&buck2_reg>;
};

&gpu {
	status = "okay";
};

&vpu_g1 {
	status = "okay";
};

&vpu_g2 {
	status = "okay";
};

&vpu_h1 {
	status = "okay";
};

&gpmi {
	status = "okay";
};

#if 0
#ifdef SUPPORT_M4
&sdma1 {
	status = "disabled";
};
#endif
#endif

&snvs_pwrkey {
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx8mm-osm8mm {
		/* Pin configs that don't belong anywhere else */
		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* CARRIER_PWR_EN */
				MX8MM_IOMUXC_SAI2_MCLK_GPIO4_IO27	0x00004

				/* GPIO_A */
				/* 0 */ MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0	0x00004
				/* 1 */ MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1	0x00004
				/* 2 */ MX8MM_IOMUXC_GPIO1_IO04_GPIO1_IO4	0x00004
				/* 3 */ MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5	0x00004
				/* 4 */ MX8MM_IOMUXC_GPIO1_IO06_GPIO1_IO6	0x00004
				/* 5 */ MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7	0x00004
#ifndef CONFIG_OSM8MM_SPI_A_CS1
				/* 6 */ MX8MM_IOMUXC_NAND_CE1_B_GPIO3_IO2	0x00004
#endif
#ifndef CONFIG_OSM8MM_SPI_B_CS1
				/* 7 */ MX8MM_IOMUXC_ECSPI1_SCLK_GPIO5_IO6	0x00004
#endif
				/* GPIO_B */
				/* 0 */ MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8	0x00004
				/* 1 */ MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9	0x00004
				/* 2 */ MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10	0x00004
				/* 3 */ MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11	0x00004
				/* 4 */ MX8MM_IOMUXC_ECSPI1_MOSI_GPIO5_IO7	0x00004
				/* 5 */ MX8MM_IOMUXC_SAI1_RXD7_GPIO4_IO9	0x00004
				/* 6 */ MX8MM_IOMUXC_SAI1_RXD6_GPIO4_IO8	0x00004
				/* 7 */ MX8MM_IOMUXC_SAI1_RXD5_GPIO4_IO7	0x00004

				/* GPIO_C */
				/* 0 */ MX8MM_IOMUXC_SAI1_RXD4_GPIO4_IO6	0x00004
				/* 1 */ MX8MM_IOMUXC_SAI1_RXD3_GPIO4_IO5	0x00004
				/* 2 */ MX8MM_IOMUXC_SAI1_RXD2_GPIO4_IO4	0x00004
				/* 3 */ MX8MM_IOMUXC_SAI1_RXD1_GPIO4_IO3	0x00004
				/* 4 */ /* VDD_EN: Disable display for usage */
				/* 4 */ MX8MM_IOMUXC_SAI3_TXD_GPIO5_IO1		0x00004
				/* 5 */ /* BL_EN: Disable backlight control for usage */
				/* 5 */ MX8MM_IOMUXC_SAI3_TXC_GPIO5_IO0		0x00004
				/* 6 */ /* CAM_EN: Disable CAM for usage */
				/* 6 */ MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25	0x00004
				/* 7 */ /* CAM_RST: Disable CAM for usage */
				/* 7 */ MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26	0x00004

#ifndef CONFIG_OSM8MM_SDIO_A
				MX8MM_IOMUXC_SD2_CLK_GPIO2_IO13		0x00004
				MX8MM_IOMUXC_SD2_CMD_GPIO2_IO14		0x00004
				MX8MM_IOMUXC_SD2_DATA0_GPIO2_IO15	0x00004
				MX8MM_IOMUXC_SD2_DATA1_GPIO2_IO16	0x00004
				MX8MM_IOMUXC_SD2_DATA2_GPIO2_IO17	0x00004
				MX8MM_IOMUXC_SD2_DATA3_GPIO2_IO18	0x00004
				MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x00004
#endif

#ifndef CONFIG_OSM8MM_SDIO_A_WP
				MX8MM_IOMUXC_SD2_WP_GPIO2_IO20		0x00004
#endif

#ifndef CONFIG_OSM8MM_SDIO_A_CD
				MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12	0x00004
#endif

#ifndef CONFIG_OSM8MM_SDIO_B
				MX8MM_IOMUXC_NAND_WE_B_GPIO3_IO17		0x00004
				MX8MM_IOMUXC_NAND_WP_B_GPIO3_IO18		0x00004
				MX8MM_IOMUXC_NAND_DATA04_GPIO3_IO10		0x00004
				MX8MM_IOMUXC_NAND_DATA05_GPIO3_IO11		0x00004
				MX8MM_IOMUXC_NAND_DATA06_GPIO3_IO12		0x00004
				MX8MM_IOMUXC_NAND_DATA07_GPIO3_IO13		0x00004
				MX8MM_IOMUXC_NAND_READY_B_GPIO3_IO16	0x00004
#endif

#ifndef CONFIG_OSM8MM_SDIO_B_8_BIT
				MX8MM_IOMUXC_NAND_RE_B_GPIO3_IO15	0x00004
				MX8MM_IOMUXC_NAND_CE2_B_GPIO3_IO3	0x00004
				MX8MM_IOMUXC_NAND_CE3_B_GPIO3_IO4	0x00004
				MX8MM_IOMUXC_NAND_CLE_GPIO3_IO5		0x00004
#endif

#ifndef CONFIG_OSM8MM_SDIO_B_WP
				MX8MM_IOMUXC_SAI2_RXD0_GPIO4_IO23	0x00004
#endif

#ifndef CONFIG_OSM8MM_SDIO_B_CD
				MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22	0x00004
#endif

#ifndef CONFIG_OSM8MM_I2C_A
				/* I2C_B */
				MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16	0x00004
				MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17	0x00004
#endif

#ifndef CONFIG_OSM8MM_I2C_B
				/* I2C_C */
				MX8MM_IOMUXC_I2C3_SCL_GPIO5_IO18	0x00004
				MX8MM_IOMUXC_I2C3_SDA_GPIO5_IO19	0x00004
#endif

#ifndef CONFIG_OSM8MM_I2C_CAM_PCI
				/* I2C_A */
				MX8MM_IOMUXC_I2C4_SCL_GPIO5_IO20	0x00004
				MX8MM_IOMUXC_I2C4_SDA_GPIO5_IO21	0x00004
#endif

#ifndef CONFIG_OSM8MM_UART_CONN
				MX8MM_IOMUXC_UART1_RXD_GPIO5_IO22	0x00004
				MX8MM_IOMUXC_UART1_TXD_GPIO5_IO23	0x00004
#endif

#ifndef CONFIG_OSM8MM_UART_A
				MX8MM_IOMUXC_UART2_RXD_GPIO5_IO24	0x00004
				MX8MM_IOMUXC_UART2_TXD_GPIO5_IO25	0x00004
#endif
#ifndef CONFIG_OSM8MM_UART_A_RTSCTS
				MX8MM_IOMUXC_SAI3_RXC_GPIO4_IO29	0x00004
				MX8MM_IOMUXC_SAI3_RXD_GPIO4_IO30	0x00004
#endif

#ifndef CONFIG_OSM8MM_UART_B
				MX8MM_IOMUXC_UART3_RXD_GPIO5_IO26	0x00004
				MX8MM_IOMUXC_UART3_TXD_GPIO5_IO27	0x00004
#endif
#ifndef CONFIG_OSM8MM_UART_B_RTSCTS
				MX8MM_IOMUXC_ECSPI1_MISO_GPIO5_IO8	0x00004
				MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9	0x00004
#endif

#if !defined(CONFIG_OSM8MM_UART_C) && !defined(SUPPORT_M4)
				MX8MM_IOMUXC_UART4_RXD_GPIO5_IO28	0x00004
				MX8MM_IOMUXC_UART4_TXD_GPIO5_IO29	0x00004
#endif

#ifndef CONFIG_OSM8MM_ETH_A
				/* ETH */
				MX8MM_IOMUXC_ENET_MDC_GPIO1_IO16	0x00004
				MX8MM_IOMUXC_ENET_MDIO_GPIO1_IO17	0x00004
				MX8MM_IOMUXC_ENET_TX_CTL_GPIO1_IO22	0x00004
				MX8MM_IOMUXC_ENET_TXC_GPIO1_IO23	0x00004
				MX8MM_IOMUXC_ENET_TD0_GPIO1_IO21	0x00004
				MX8MM_IOMUXC_ENET_TD1_GPIO1_IO20	0x00004
				MX8MM_IOMUXC_ENET_TD2_GPIO1_IO19	0x00004
				MX8MM_IOMUXC_ENET_TD3_GPIO1_IO18	0x00004
				MX8MM_IOMUXC_ENET_RX_CTL_GPIO1_IO24	0x00004
				MX8MM_IOMUXC_ENET_RXC_GPIO1_IO25	0x00004
				MX8MM_IOMUXC_ENET_RD0_GPIO1_IO26	0x00004
				MX8MM_IOMUXC_ENET_RD1_GPIO1_IO27	0x00004
				MX8MM_IOMUXC_ENET_RD2_GPIO1_IO28	0x00004
				MX8MM_IOMUXC_ENET_RD3_GPIO1_IO29	0x00004
#endif
				/* USB */
#ifndef CONFIG_OSM8MM_USB_A
				MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12	0x00004
				MX8MM_IOMUXC_GPIO1_IO13_GPIO1_IO13	0x00004
#endif

#ifndef CONFIG_OSM8MM_USB_B
				MX8MM_IOMUXC_GPIO1_IO14_GPIO1_IO14	0x00004
				MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15	0x00144
#endif

#ifndef CONFIG_OSM8MM_SPI_A
				/* SPI_A */
				MX8MM_IOMUXC_NAND_ALE_GPIO3_IO0		0x00004
				MX8MM_IOMUXC_NAND_DATA00_GPIO3_IO6	0x00004
				MX8MM_IOMUXC_NAND_DATA01_GPIO3_IO7	0x00004
				MX8MM_IOMUXC_NAND_DATA02_GPIO3_IO8	0x00004
				MX8MM_IOMUXC_NAND_DATA03_GPIO3_IO9	0x00004
				MX8MM_IOMUXC_NAND_CE0_B_GPIO3_IO1	0x00004
#endif

#ifndef CONFIG_OSM8MM_SPI_B
				/* SPI_B */
				MX8MM_IOMUXC_ECSPI2_MISO_GPIO5_IO12	0x00004
				MX8MM_IOMUXC_ECSPI2_MOSI_GPIO5_IO11	0x00004
				MX8MM_IOMUXC_ECSPI2_SCLK_GPIO5_IO10	0x00004
				MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13	0x00004
#endif

#ifndef CONFIG_OSM8MM_I2S_A
				/* AUDIO_A */
				MX8MM_IOMUXC_SAI5_MCLK_GPIO3_IO25	0x00004
				MX8MM_IOMUXC_SAI5_RXD0_GPIO3_IO21	0x00004
				MX8MM_IOMUXC_SAI5_RXD1_GPIO3_IO22	0x00004
				MX8MM_IOMUXC_SAI5_RXD2_GPIO3_IO23	0x00004
				MX8MM_IOMUXC_SAI5_RXD3_GPIO3_IO24	0x00004
#endif

#ifndef CONFIG_OSM8MM_PCIE_A
				/* mPCIE */
				MX8MM_IOMUXC_SAI5_RXFS_GPIO3_IO19	0x00004
				MX8MM_IOMUXC_SAI5_RXC_GPIO3_IO20	0x00004
#endif

#if !defined(CONFIG_OSM8MM_BL_CTRL) && !defined(CONFIG_OSM8MM_PWM_0)
				MX8MM_IOMUXC_SAI3_MCLK_GPIO5_IO2	0x00004
#endif

#ifndef CONFIG_OSM8MM_PWM_1
				MX8MM_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5	0x00004
#endif

#ifndef CONFIG_OSM8MM_PWM_2
				MX8MM_IOMUXC_SPDIF_RX_GPIO5_IO4			0x00004
#endif

#ifndef CONFIG_OSM8MM_PWM_3
				MX8MM_IOMUXC_SPDIF_TX_GPIO5_IO3			0x00004
#endif
			>;
		};

#ifdef CONFIG_OSM8MM_MIPI_DSI_LVDS
		pinctrl_mipi_dsi_lvds_en: mipi_dsi_lvds_en {
			fsl,pins = <
			>;
		};
#endif

		pinctrl_i2c_int: i2c1grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL		0x40000083
				MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA		0x40000083
			>;
		};

#ifdef CONFIG_OSM8MM_I2C_A
		pinctrl_osm_i2c_a: i2c2grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL		0x40000083
				MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA		0x40000083
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_I2C_B
		pinctrl_osm_i2c_b: i2c3grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL		0x40000083
				MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA		0x40000083
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_I2C_CAM_PCI
		pinctrl_osm_i2c_cam_pci: i2c4grp {
			fsl,pins = <
				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL		0x40000083
				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA		0x40000083
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_SPI_A
		pinctrl_osm_spi_a: flexspigrp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK		0x00082
				MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0	0x00082
				MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1	0x00082
				MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2	0x00082
				MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3	0x00082
				MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B	0x40000
#ifdef CONFIG_OSM8MM_SPI_A_CS1
				MX8MM_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B	0x40000
#endif
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_SPI_B
		pinctrl_osm_spi_b: ecspi2grp {
			fsl,pins = <
				MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK	0x00082
				MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI	0x00082
				MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO	0x00082
				MX8MM_IOMUXC_ECSPI2_SS0_ECSPI2_SS0		0x40000
#ifdef CONFIG_OSM8MM_SPI_B_CS1
				MX8MM_IOMUXC_ECSPI1_SCLK_GPIO5_IO6		0x40000
#endif
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_PCIE_A
		pinctrl_osm_pcie_a: pcie0grp {
			fsl,pins = <
				/* mPCIE_PERST */
				MX8MM_IOMUXC_SAI5_RXFS_GPIO3_IO19	0x00001
				/* mPCIE_WAKE */
				MX8MM_IOMUXC_SAI5_RXC_GPIO3_IO20	0x00004
			>;
		};
#endif

		pinctrl_pmic: pmic0grp {
			fsl,pins = <
				/* IRQn */
				MX8MM_IOMUXC_SAI2_TXFS_GPIO4_IO24	0x00001
			>;
		};

#if defined(CONFIG_OSM8MM_BL_CTRL) || defined(CONFIG_OSM8MM_PWM_0)
		pinctrl_osm_pwm_0: pwm4grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI3_MCLK_PWM4_OUT		0x00104
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_PWM_1
		pinctrl_osm_pwm_1: pwm1grp {
			fsl,pins = <
				MX8MM_IOMUXC_SPDIF_EXT_CLK_PWM1_OUT	0x00104
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_PWM_2
		pinctrl_osm_pwm_2: pwm2grp {
			fsl,pins = <
				MX8MM_IOMUXC_SPDIF_RX_PWM2_OUT	0x00104
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_PWM_3
		pinctrl_osm_pwm_3: pwm3grp {
			fsl,pins = <
				MX8MM_IOMUXC_SPDIF_TX_PWM3_OUT	0x00104
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_I2S_A
		pinctrl_osm_i2s_a: sai5grp {
			fsl,pins = <
				MX8MM_IOMUXC_SAI5_MCLK_SAI5_MCLK	0x000d6
				MX8MM_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC	0x000d6
				MX8MM_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK	0x000d6
				MX8MM_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0	0x000d6
				MX8MM_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0	0x000d6
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_UART_CONN
        /* debug output */
		pinctrl_osm_uart_con: uart1grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX	0x00140
				MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX	0x00140
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_UART_A
		pinctrl_osm_uart_a: uart2grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX	0x00140
				MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX	0x00140
#ifdef CONFIG_OSM8MM_UART_A_RTSCTS
				/* CTS */
				MX8MM_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B	0x00140
				/* RTS */
				MX8MM_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B	0x00140
#endif
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_UART_B
		pinctrl_osm_uart_b: uart3grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX	0x00140
				MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX	0x00140
#ifdef CONFIG_OSM8MM_UART_B_RTSCTS
				/* CTS */
				MX8MM_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B	0x00140
				/* RTS */
				MX8MM_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B		0x00140
#endif
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_UART_C
		pinctrl_osm_uart_c: uart4grp {
			fsl,pins = <
				MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX	0x00140
				MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX	0x00140
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_ETH_A
		pinctrl_osm_eth_a: fec1grp {
			fsl,pins = <
				MX8MM_IOMUXC_ENET_MDC_ENET1_MDC		0x00003
				MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO	0x00003
				MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x0001f
				MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x0001f
				MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x0001f
				MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x0001f
				MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x00091
				MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x00091
				MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x00091
				MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x00091
				MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x0001f
				MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x00091
				MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x00091
				MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x0001f
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_USB_A
		pinctrl_osm_usb_a: usbotg1grp {
			fsl,pins = <
//				MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12	0x00144
				MX8MM_IOMUXC_GPIO1_IO12_USB1_OTG_PWR	0x00004
				MX8MM_IOMUXC_GPIO1_IO13_USB1_OTG_OC		0x00004
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_USB_B
		pinctrl_osm_usb_b: usbotg2grp {
			fsl,pins = <
//				MX8MM_IOMUXC_GPIO1_IO14_GPIO1_IO14	0x00144
				MX8MM_IOMUXC_GPIO1_IO14_USB2_OTG_PWR	0x00004
				MX8MM_IOMUXC_GPIO1_IO15_USB2_OTG_OC		0x00004
			>;
		};
#endif

		pinctrl_osm_emmc: usdhc1grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x00190
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x00090
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x00090
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x001d0
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x001d0
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x001d0
				MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4	0x001d0
				MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5	0x001d0
				MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6	0x001d0
				MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7	0x001d0
				MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE	0x00190
				MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B	0x00004
			>;
		};

		pinctrl_osm_emmc_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x00194
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x00094
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x00094
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x001d4
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x001d4
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x001d4
				MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4	0x001d4
				MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5	0x001d4
				MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6	0x001d4
				MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7	0x001d4
				MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE	0x00194
				MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B	0x00004
			>;
		};

		pinctrl_osm_emmc_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x00196
				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x00096
				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x00096
				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x001d6
				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x001d6
				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x001d6
				MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4	0x001d6
				MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5	0x001d6
				MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6	0x001d6
				MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7	0x001d6
				MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE	0x00196
				MX8MM_IOMUXC_SD1_RESET_B_USDHC1_RESET_B	0x00004
			>;
		};

#ifdef CONFIG_OSM8MM_SDIO_A
		pinctrl_osm_sdio_a_gpio: usdhc2grpgpio {
			fsl,pins = <
#ifdef CONFIG_OSM8MM_SDIO_A_CD
				/* CD */
				MX8MM_IOMUXC_SD2_CD_B_USDHC2_CD_B	0x00084
#endif
#ifdef CONFIG_OSM8MM_SDIO_A_WP
				/* WP */
				MX8MM_IOMUXC_SD2_WP_USDHC2_WP		0x00084
#endif
#ifdef CONFIG_OSM8MM_SDIO_A
				/* SDIO_A_RST */
				MX8MM_IOMUXC_SD2_RESET_B_USDHC2_RESET_B	0x00041
#endif
			>;
		};

		pinctrl_osm_sdio_a: usdhc2grp {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x00190
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x001d0
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x001d0
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x001d0
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x001d0
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x001d0
			>;
		};

		pinctrl_osm_sdio_a_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x00194
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x001d4
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x001d4
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x001d4
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x001d4
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x001d4
			>;
		};

		pinctrl_osm_sdio_a_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x00196
				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x001d6
				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x001d6
				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x001d6
				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x001d6
				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x001d6
			>;
		};
#endif

#ifdef CONFIG_OSM8MM_SDIO_B
		pinctrl_osm_sdio_b_gpio: usdhc3grpgpio {
			fsl,pins = <
#ifdef CONFIG_OSM8MM_SDIO_B_CD
				/* CD */
				MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22	0x00084
#endif
#ifdef CONFIG_OSM8MM_SDIO_B_WP
				/* WP */
				MX8MM_IOMUXC_SAI2_RXD0_GPIO4_IO23	0x00084
#endif
			>;
		};

		pinctrl_osm_sdio_b: usdhc3grp {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK	0x00190
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD	0x001d0
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0	0x001d0
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1	0x001d0
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2	0x001d0
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3	0x001d0
#ifdef CONFIG_OSM8MM_SDIO_B_8_BIT
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4	0x001d0
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5	0x001d0
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6	0x001d0
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7	0x001d0
#endif
				/* NAND READY -> RESET */
				MX8MM_IOMUXC_NAND_READY_B_USDHC3_RESET_B	0x00144
			>;
		};

		pinctrl_osm_sdio_b_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK	0x00194
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD	0x001d4
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0	0x001d4
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1	0x001d4
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2	0x001d4
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3	0x001d4
#ifdef CONFIG_OSM8MM_SDIO_B_8_BIT
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4	0x001d4
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5	0x001d4
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6	0x001d4
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7	0x001d4
#endif
				/* NAND READY -> RESET */
				MX8MM_IOMUXC_NAND_READY_B_USDHC3_RESET_B	0x00144
			>;
		};

		pinctrl_osm_sdio_b_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK	0x00196
				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD	0x001d6
				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0	0x001d6
				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1	0x001d6
				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2	0x001d6
				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3	0x001d6
#ifdef CONFIG_OSM8MM_SDIO_B_8_BIT
				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4	0x001d6
				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5	0x001d6
				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6	0x001d6
				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7	0x001d6
#endif
				/* NAND READY -> RESET */
				MX8MM_IOMUXC_NAND_READY_B_USDHC3_RESET_B	0x00144
			>;
		};
#endif

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B	0x000a6
			>;
		};
	};
};
