$date
	Sun Oct 23 04:56:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#72525
b11000 !
1"
#72526
b11000 &
b11000 %
1$
#72527
0"
#72530
b1100 &
b1100 %
#72534
b110 &
b110 %
#72538
b11 &
b11 %
#72542
b1010 &
b1010 %
#72546
b101 &
b101 %
#72550
b10000 &
b10000 %
#72554
b1000 &
b1000 %
#72558
b100 &
b100 %
#72562
b10 &
b10 %
#72566
b1 &
1#
b1 %
#72570
b0 &
b0 %
0#
0$
#1101557
b10000 !
1"
#1101558
b10000 &
b10000 %
1$
#1101559
0"
#1101562
b1000 &
b1000 %
#1101566
b100 &
b100 %
#1101570
b10 &
b10 %
#1101574
b1 &
1#
b1 %
#1101578
b0 &
b0 %
0#
0$
#2051633
b10111 !
1"
#2051634
b10111 &
b10111 %
1$
#2051635
0"
#2051638
b1000110 &
b1000110 %
#2051642
b100011 &
b100011 %
#2051646
b1101010 &
b1101010 %
#2051650
b110101 &
b110101 %
#2051654
b10100000 &
b10100000 %
#2051658
b1010000 &
b1010000 %
#2051662
b101000 &
b101000 %
#2051666
b10100 &
b10100 %
#2051670
b1010 &
b1010 %
#2051674
b101 &
b101 %
#2051678
b10000 &
b10000 %
#2051682
b1000 &
b1000 %
#2051686
b100 &
b100 %
#2051690
b10 &
b10 %
#2051694
b1 &
1#
b1 %
#2051698
b0 &
b0 %
0#
0$
#4500012
