#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun 15 15:21:11 2020
# Process ID: 13236
# Current directory: C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.runs/synth_1
# Command line: vivado.exe -log LC3Zybo_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LC3Zybo_top.tcl
# Log file: C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.runs/synth_1/LC3Zybo_top.vds
# Journal file: C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LC3Zybo_top.tcl -notrace
Command: synth_design -top LC3Zybo_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5488 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 345.188 ; gain = 99.207
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LC3Zybo_top' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/LC3Zybo/top.vhd:26]
INFO: [Synth 8-638] synthesizing module 'student_code' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/student_code.vhd:38]
INFO: [Synth 8-638] synthesizing module 'lc3_computer' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lc3_wrapper_multiplexers' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/Downloads/LC3Zybo/lc3_wrapper_multiplexers.vhd:24]
INFO: [Synth 8-637] synthesizing blackbox instance 'lc3_1' of component 'lc3' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/Downloads/LC3Zybo/lc3_wrapper_multiplexers.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'lc3_wrapper_multiplexers' (1#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/Downloads/LC3Zybo/lc3_wrapper_multiplexers.vhd:24]
INFO: [Synth 8-638] synthesizing module 'xilinx_one_port_ram_sync' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/new/Memory.vhd:19]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ARRAY_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xilinx_one_port_ram_sync' (2#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/new/Memory.vhd:19]
INFO: [Synth 8-638] synthesizing module 'CustomTimer' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/new/CustomTimer.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'CustomTimer' (3#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/new/CustomTimer.vhd:17]
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/new/baud_generator.vhd:17]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 163 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (4#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/new/baud_generator.vhd:17]
WARNING: [Synth 8-614] signal 'address' is read in the process but is not in the sensitivity list [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:306]
WARNING: [Synth 8-614] signal 'address' is read in the process but is not in the sensitivity list [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:320]
WARNING: [Synth 8-614] signal 'data_out' is read in the process but is not in the sensitivity list [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:346]
WARNING: [Synth 8-614] signal 'address' is read in the process but is not in the sensitivity list [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:359]
WARNING: [Synth 8-614] signal 'address' is read in the process but is not in the sensitivity list [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:371]
WARNING: [Synth 8-6014] Unused sequential element REG_led_reg was removed.  [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:310]
WARNING: [Synth 8-6014] Unused sequential element REG_sseg_reg was removed.  [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'lc3_computer' (5#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:59]
INFO: [Synth 8-638] synthesizing module 'lc3_debug' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_debug.vhd:29]
INFO: [Synth 8-638] synthesizing module 'BtnToggle' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/BtnToggle.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'BtnToggle' (6#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/BtnToggle.vhd:24]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/debounce.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'debounce' (7#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/debounce.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'lc3_debug' (8#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_debug.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'student_code' (9#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/student_code.vhd:38]
INFO: [Synth 8-638] synthesizing module 'zyboviose_wrapper' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/zybovios_wrapper.vhd:32]
INFO: [Synth 8-637] synthesizing blackbox instance 'Inst_ZyboVIO_SE' of component 'ZyboVIO_SE' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/zybovios_wrapper.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'zyboviose_wrapper' (10#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/zybovios_wrapper.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'LC3Zybo_top' (11#1) [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/LC3Zybo/top.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.648 ; gain = 188.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.648 ; gain = 188.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 434.648 ; gain = 188.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/constrs_1/imports/Software/ZyboVIO.xdc]
Finished Parsing XDC File [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/constrs_1/imports/Software/ZyboVIO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/constrs_1/imports/Software/ZyboVIO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LC3Zybo_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LC3Zybo_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 755.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 755.926 ; gain = 509.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 755.926 ; gain = 509.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 755.926 ; gain = 509.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "max_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mux_selector" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'debounce'
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               00
                   wait1 |                               01 |                               11
                     one |                               10 |                               10
                   wait0 |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 755.926 ; gain = 509.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               21 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 40    
	   4 Input     21 Bit        Muxes := 10    
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 30    
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xilinx_one_port_ram_sync 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module CustomTimer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mod_m_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lc3_computer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BtnToggle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 4     
	   4 Input     21 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module lc3_debug 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Inst_lc3_computer/baud_generator/r_reg_reg was removed.  [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/new/baud_generator.vhd:25]
INFO: [Synth 8-5587] ROM size for "Inst_lc3_computer/mux_selector" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "lc3_debug_1/sys_halt_db/tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lc3_debug_1/hand_clk_db/tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
RAM Pipeline Warning: Read Address Register Found For RAM Inst_student_code/Inst_lc3_computer/memory_data/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/timer/doneflag_reg) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/doneflag_reg) is unused and will be removed from module LC3Zybo_top.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'Inst_student_code/Inst_lc3_computer/doneflag_reg/Q' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:376]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:376]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3_computer.vhd:376]
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[15]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[14]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[13]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[12]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[11]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[10]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[9]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[8]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[7]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[6]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[5]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[4]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[3]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[2]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[1]) is unused and will be removed from module LC3Zybo_top.
WARNING: [Synth 8-3332] Sequential element (Inst_student_code/Inst_lc3_computer/REG_timer_reg[0]) is unused and will be removed from module LC3Zybo_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 755.926 ; gain = 509.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_one_port_ram_sync: | ram_reg    | 64 K x 16(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 776.250 ; gain = 530.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 777.293 ; gain = 531.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_one_port_ram_sync: | ram_reg    | 64 K x 16(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance Inst_student_code/Inst_lc3_computer/memory_data/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 808.191 ; gain = 562.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 808.191 ; gain = 562.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 808.191 ; gain = 562.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 808.191 ; gain = 562.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 808.191 ; gain = 562.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 808.191 ; gain = 562.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 808.191 ; gain = 562.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ZyboVIO_SE    |         1|
|2     |lc3           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |ZyboVIO_SE_bbox_1 |     1|
|2     |lc3_bbox_0        |     1|
|3     |CARRY4            |    65|
|4     |LUT1              |   202|
|5     |LUT2              |    18|
|6     |LUT3              |     7|
|7     |LUT4              |    61|
|8     |LUT5              |   210|
|9     |LUT6              |   115|
|10    |RAMB36E1          |     1|
|11    |RAMB36E1_1        |    16|
|12    |RAMB36E1_10       |     1|
|13    |RAMB36E1_11       |     1|
|14    |RAMB36E1_12       |     1|
|15    |RAMB36E1_13       |     1|
|16    |RAMB36E1_14       |     1|
|17    |RAMB36E1_15       |     1|
|18    |RAMB36E1_16       |     1|
|19    |RAMB36E1_2        |     1|
|20    |RAMB36E1_3        |     1|
|21    |RAMB36E1_4        |     1|
|22    |RAMB36E1_5        |     1|
|23    |RAMB36E1_6        |     1|
|24    |RAMB36E1_7        |     1|
|25    |RAMB36E1_8        |     1|
|26    |RAMB36E1_9        |     1|
|27    |FDCE              |    30|
|28    |FDRE              |   259|
|29    |IBUF              |     9|
|30    |OBUF              |     4|
+------+------------------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |  1071|
|2     |  Inst_ZyboVIOSE_wrapper          |zyboviose_wrapper        |    39|
|3     |  Inst_student_code               |student_code             |   394|
|4     |    Inst_lc3_computer             |lc3_computer             |   177|
|5     |      CPU_communicator            |lc3_wrapper_multiplexers |    99|
|6     |      memory_data                 |xilinx_one_port_ram_sync |    36|
|7     |      timer                       |CustomTimer              |    41|
|8     |    lc3_debug_1                   |lc3_debug                |   217|
|9     |      BtnToggle_1                 |BtnToggle                |    56|
|10    |      hand_clk_db                 |debounce_7               |    79|
|11    |      sys_halt_db                 |debounce_8               |    79|
|12    |  \my_debounce[0].Inst_debounce1  |debounce                 |    78|
|13    |  \my_debounce[0].Inst_debounce2  |debounce_0               |    78|
|14    |  \my_debounce[1].Inst_debounce1  |debounce_1               |    78|
|15    |  \my_debounce[1].Inst_debounce2  |debounce_2               |    78|
|16    |  \my_debounce[2].Inst_debounce1  |debounce_3               |    78|
|17    |  \my_debounce[2].Inst_debounce2  |debounce_4               |    78|
|18    |  \my_debounce[3].Inst_debounce1  |debounce_5               |    78|
|19    |  \my_debounce[3].Inst_debounce2  |debounce_6               |    79|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 808.191 ; gain = 562.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 808.191 ; gain = 240.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 808.191 ; gain = 562.211
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20180321 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ZyboVIO_SE.ngc ...
WARNING:NetListWriters:298 - No output is written to ZyboVIO_SE.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_jtag_chainIO/fromPCReg[47 : 0] on
   block ZyboVIO_SE is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ZyboVIO_SE.edif ...
ngc2edif: Total memory usage is 4324732 kilobytes

Reading core file 'C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/ZyboVIO_SE.ngc' for (cell view 'ZyboVIO_SE', library 'work')
Parsing EDIF File [./.ngc2edfcache/ZyboVIO_SE_ngc_359c4359.edif]
Finished Parsing EDIF File [./.ngc2edfcache/ZyboVIO_SE_ngc_359c4359.edif]
WARNING: [Netlist 29-5] Replacement cell view : ZyboVIO_SE has additional ports (tx_data_out_aa[0]) not seen in its original version.
Release 14.7 - ngc2edif P_INT.20180321 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lc3.ngc ...
WARNING:NetListWriters:298 - No output is written to lc3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   tmp_addr_reg[15]_data_in[15]_mux_245_OUT<14 : 1> on block lc3 is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file lc3.edif ...
ngc2edif: Total memory usage is 4329852 kilobytes

Reading core file 'C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.srcs/sources_1/imports/Christian Ulstrand/OneDrive/DTU - IT Elektronik/2. Semester/Digitale Systemer/Software/3 ugers/LC3/LC3Zybo/lc3.ngc' for (cell view 'lc3', library 'work')
Parsing EDIF File [./.ngc2edfcache/lc3_ngc_359c4359.edif]
Finished Parsing EDIF File [./.ngc2edfcache/lc3_ngc_359c4359.edif]
INFO: [Netlist 29-17] Analyzing 2778 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20180321
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1637 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 151 instances
  FD => FDRE: 1001 instances
  FDC => FDCE: 6 instances
  FDE => FDRE: 339 instances
  FDP => FDPE: 2 instances
  INV => LUT1: 121 instances
  MULT_AND => LUT2: 17 instances

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 27 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 808.191 ; gain = 574.918
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Christian Ulstrand/Documents/GitHub/3-Ugers-Projekt/3WeekProject/3WeekProject.runs/synth_1/LC3Zybo_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LC3Zybo_top_utilization_synth.rpt -pb LC3Zybo_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 808.191 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 15 15:21:50 2020...
