// Seed: 1437437730
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    output uwire id_2,
    input  wand  id_3,
    output wire  id_4,
    input  uwire id_5,
    input  tri1  id_6,
    input  tri   id_7
);
  assign id_2 = id_1;
  module_0();
endmodule
module module_2 (
    output logic id_0,
    input  logic id_1
);
  assign id_0 = id_1;
  logic [7:0] id_3;
  module_0();
  always_latch @(id_3[1]) id_0 <= {1'b0{1 == id_1}};
endmodule
