// Seed: 838283283
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    output wand  id_2,
    input  tri1  id_3,
    output uwire id_4,
    output uwire id_5
);
  assign id_4 = id_1;
  wire id_7 = id_0;
  wire id_8;
  tri0 id_9 = 1 && id_9.id_9;
  id_10(
      ("")
  ); id_11(
      .id_0(id_7), .id_1(id_9)
  );
  wand id_12 = -1;
  wire id_13 = 1;
  supply1 id_14 = 1'b0;
  id_15(
      .id_0(id_0),
      .id_1(id_7),
      .id_2(id_12),
      .id_3(-1),
      .id_4(1'b0),
      .id_5((id_4)),
      .id_6(-1 && 1),
      .id_7(),
      .id_8(-1'b0),
      .id_9(id_4 - id_13),
      .id_10(1 / id_1),
      .id_11(1)
  );
  wire id_16;
  parameter id_17 = 1'b0 ? id_13 && 1 : -1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output uwire id_2,
    output logic id_3,
    output supply1 id_4,
    input tri id_5,
    input wor id_6,
    input wand id_7,
    input uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    output wand id_11,
    input wor id_12,
    output supply0 id_13,
    input wand id_14,
    input wor id_15
);
  always @(id_14) begin : LABEL_0
    id_3 <= -1;
  end
  assign id_3 = -1;
  assign id_2 = id_12;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_13,
      id_2
  );
endmodule
