Analysis & Synthesis report for DE2_115
Sun Apr 28 14:39:25 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Apr 28 14:39:25 2019           ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+-------------------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+
; Altera ; altpll                  ; 15.0    ; N/A          ; N/A          ; |DE2_115|altpll:altpll|altpll_altpll_0:altpll_0               ; altpll.qsys     ;
; Altera ; altera_reset_controller ; 15.0    ; N/A          ; N/A          ; |DE2_115|altpll:altpll|altera_reset_controller:rst_controller ; altpll.qsys     ;
+--------+-------------------------+---------+--------------+--------------+---------------------------------------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun Apr 28 14:39:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (12090): Entity "altpll" obtained from "altpll/synthesis/altpll.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file altpll/synthesis/altpll.v
    Info (12023): Found entity 1: altpll
Warning (12090): Entity "altpll" obtained from "altpll/synthesis/altpll.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file altpll/synthesis/altpll.v
    Info (12023): Found entity 1: altpll
Info (12021): Found 1 design units, including 1 entities, in source file altpll/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file altpll/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 4 design units, including 4 entities, in source file altpll/synthesis/submodules/altpll_altpll_0.v
    Info (12023): Found entity 1: altpll_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: altpll_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: altpll_altpll_0_altpll_kpa2
    Info (12023): Found entity 4: altpll_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file src/de2_115/de2_115.sv
    Info (12023): Found entity 1: DE2_115
Info (12021): Found 1 design units, including 1 entities, in source file src/top.sv
    Info (12023): Found entity 1: Top
Info (12021): Found 1 design units, including 1 entities, in source file src/sram.sv
    Info (12023): Found entity 1: SRAM
Info (12021): Found 1 design units, including 1 entities, in source file src/sevenhexdecoder.sv
    Info (12023): Found entity 1: SevenHexDecoder
Info (12021): Found 3 design units, including 3 entities, in source file src/i2s.sv
    Info (12023): Found entity 1: ADC
    Info (12023): Found entity 2: DAC
    Info (12023): Found entity 3: I2S
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c.sv
    Info (12023): Found entity 1: I2C
Info (12021): Found 1 design units, including 1 entities, in source file src/dsp_logic.sv
    Info (12023): Found entity 1: DSP_LOGIC
Info (12021): Found 1 design units, including 1 entities, in source file src/debounce.sv
    Info (12023): Found entity 1: Debounce
Warning (10236): Verilog HDL Implicit Net warning at SRAM.sv(44): created implicit net for "SRAM_Q"
Warning (10236): Verilog HDL Implicit Net warning at I2S.sv(222): created implicit net for "n_adc_valid"
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "VGA_B" at DE2_115.sv(38) has no driver
Warning (10034): Output port "VGA_G" at DE2_115.sv(41) has no driver
Warning (10034): Output port "VGA_R" at DE2_115.sv(43) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115.sv(69) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115.sv(85) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115.sv(95) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115.sv(102) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115.sv(103) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115.sv(109) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115.sv(119) has no driver
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115.sv(136) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115.sv(7) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115.sv(26) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115.sv(29) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115.sv(34) has no driver
Warning (10034): Output port "VGA_BLANK_N" at DE2_115.sv(39) has no driver
Warning (10034): Output port "VGA_CLK" at DE2_115.sv(40) has no driver
Warning (10034): Output port "VGA_HS" at DE2_115.sv(42) has no driver
Warning (10034): Output port "VGA_SYNC_N" at DE2_115.sv(44) has no driver
Warning (10034): Output port "VGA_VS" at DE2_115.sv(45) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115.sv(53) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115.sv(57) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115.sv(59) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115.sv(61) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115.sv(70) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115.sv(71) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115.sv(73) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115.sv(75) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115.sv(77) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115.sv(86) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115.sv(87) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115.sv(92) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115.sv(96) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_115.sv(97) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115.sv(98) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115.sv(100) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115.sv(104) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115.sv(105) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115.sv(106) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115.sv(107) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115.sv(110) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115.sv(111) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115.sv(120) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115.sv(122) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115.sv(123) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115.sv(125) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115.sv(126) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115.sv(131) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115.sv(132) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115.sv(133) has no driver
Info (12128): Elaborating entity "altpll" for hierarchy "altpll:altpll"
Info (12128): Elaborating entity "altpll_altpll_0" for hierarchy "altpll:altpll|altpll_altpll_0:altpll_0"
Info (12128): Elaborating entity "altpll_altpll_0_stdsync_sv6" for hierarchy "altpll:altpll|altpll_altpll_0:altpll_0|altpll_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "altpll_altpll_0_dffpipe_l2c" for hierarchy "altpll:altpll|altpll_altpll_0:altpll_0|altpll_altpll_0_stdsync_sv6:stdsync2|altpll_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "altpll_altpll_0_altpll_kpa2" for hierarchy "altpll:altpll|altpll_altpll_0:altpll_0|altpll_altpll_0_altpll_kpa2:sd1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altpll:altpll|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altpll:altpll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altpll:altpll|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "I2C" for hierarchy "I2C:i2c"
Warning (10230): Verilog HDL assignment warning at I2C.sv(66): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at I2C.sv(96): truncated value with size 32 to match size of target (8)
Info (10264): Verilog HDL Case Statement information at I2C.sv(36): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:fast_buttom"
Warning (10230): Verilog HDL assignment warning at Debounce.sv(22): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Debounce.sv(24): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "Top" for hierarchy "Top:top"
Info (10264): Verilog HDL Case Statement information at Top.sv(134): all case item expressions in this case statement are onehot
Warning (10034): Output port "LEDG" at Top.sv(44) has no driver
Warning (10034): Output port "LEDR" at Top.sv(45) has no driver
Warning (10034): Output port "LCD_BLON" at Top.sv(48) has no driver
Warning (10034): Output port "LCD_EN" at Top.sv(50) has no driver
Warning (10034): Output port "LCD_ON" at Top.sv(51) has no driver
Warning (10034): Output port "LCD_RS" at Top.sv(52) has no driver
Warning (10034): Output port "LCD_RW" at Top.sv(54) has no driver
Info (12128): Elaborating entity "SRAM" for hierarchy "Top:top|SRAM:sramController"
Warning (10036): Verilog HDL or VHDL warning at SRAM.sv(44): object "SRAM_Q" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at SRAM.sv(44): truncated value with size 16 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at SRAM.sv(48): truncated value with size 20 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at SRAM.sv(128): truncated value with size 20 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at SRAM.sv(47): inferring latch(es) for variable "w_addr_follow", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SRAM.sv(47): inferring latch(es) for variable "w_out_start_addr", which holds its previous value in one or more paths through the always construct
Error (10166): SystemVerilog RTL Coding error at SRAM.sv(47): always_comb construct does not infer purely combinational logic. File: C:/Users/team06/Desktop/dclab_lab3/src/SRAM.sv Line: 47
Info (10041): Inferred latch for "w_out_start_addr" at SRAM.sv(127)
Info (10041): Inferred latch for "w_addr_follow" at SRAM.sv(127)
Error (12152): Can't elaborate user hierarchy "Top:top|SRAM:sramController" File: C:/Users/team06/Desktop/dclab_lab3/src/Top.sv Line: 75
Info (144001): Generated suppressed messages file C:/Users/team06/Desktop/dclab_lab3/output_files/DE2_115.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 71 warnings
    Error: Peak virtual memory: 4810 megabytes
    Error: Processing ended: Sun Apr 28 14:39:25 2019
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/team06/Desktop/dclab_lab3/output_files/DE2_115.map.smsg.


