#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sun Apr 12 14:03:14 2020
# Process ID: 22040
# Current directory: C:/Users/owend/Downloads/CPU_Complete/CPU_Complete
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22204 C:\Users\owend\Downloads\CPU_Complete\CPU_Complete\CPU_Complete.xpr
# Log file: C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/vivado.log
# Journal file: C:/Users/owend/Downloads/CPU_Complete/CPU_Complete\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Daneyboy/Documents/UOG/Comp Org/CPU_Complete' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 803.805 ; gain = 154.160
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/three_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'three_MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/micro_store.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'micro_store'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microPC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'microPC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ins_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ins_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'incrementer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/microCU_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'microCU_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/LUT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LUT'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/ClkDiv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClkDiv'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/sevseg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sev_seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ins_module'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gen_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/ins_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ins_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/datapath_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/adr_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adr_MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/gen_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gen_MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shifter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/sign_ext.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sign_ext'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/alu_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/imports/ALU/Three_One_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Three_One_MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/imports/bit_binary_logic_VHDL/logic_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'logic_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Structural'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/ALU_Structural32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Structural32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/Arithmetic_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Arithmetic_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/OVF_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OVF_Structural'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/new/periph_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'periph_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/new/Top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/new/inst-control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inst_control_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/new/mem_alu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem_alu_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/new/Datapath_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/Downloads/Control_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 833.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
"xelab -wto cc12c5cecfba4a358444d00a7382a582 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto cc12c5cecfba4a358444d00a7382a582 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ins_register [ins_register_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.three_MUX [three_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.microPC [micropc_default]
Compiling architecture behavioral of entity xil_defaultlib.micro_store [micro_store_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture behavioral of entity xil_defaultlib.microCU_top [microcu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.gen_reg [gen_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.gen_MUX [gen_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ins_module [ins_module_default]
Compiling architecture behavioral of entity xil_defaultlib.periph_reg [periph_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.ins_reg [ins_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.adr_MUX [adr_mux_default]
Compiling architecture behavioural of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_ext [sign_ext_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter [shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Arithmetic_Unit [arithmetic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit [logic_unit_default]
Compiling architecture dataflow of entity xil_defaultlib.Three_One_MUX [three_one_mux_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.OVF_Structural [ovf_structural_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural32 [alu_structural32_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_top [datapath_top_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT [lut_default]
Compiling architecture behavioral of entity xil_defaultlib.ClkDiv [clkdiv_default]
Compiling architecture structural of entity xil_defaultlib.sev_seg [sev_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot Top_tb_behav

****** Webtalk v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim/xsim.dir/Top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Apr 12 14:13:51 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.375 ; gain = 17.879
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 12 14:13:51 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 833.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -view {C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 848.805 ; gain = 0.000
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 882.102 ; gain = 33.383
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 882.102 ; gain = 48.156
run 500
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 920.297 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/new/Top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
"xelab -wto cc12c5cecfba4a358444d00a7382a582 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto cc12c5cecfba4a358444d00a7382a582 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ins_register [ins_register_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.incrementer [incrementer_default]
Compiling architecture behavioral of entity xil_defaultlib.three_MUX [three_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.microPC [micropc_default]
Compiling architecture behavioral of entity xil_defaultlib.micro_store [micro_store_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture behavioral of entity xil_defaultlib.microCU_top [microcu_top_default]
Compiling architecture behavioral of entity xil_defaultlib.gen_reg [gen_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.gen_MUX [gen_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.ins_module [ins_module_default]
Compiling architecture behavioral of entity xil_defaultlib.periph_reg [periph_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.ins_reg [ins_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.adr_MUX [adr_mux_default]
Compiling architecture behavioural of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.sign_ext [sign_ext_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter [shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Arithmetic_Unit [arithmetic_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit [logic_unit_default]
Compiling architecture dataflow of entity xil_defaultlib.Three_One_MUX [three_one_mux_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural [alu_structural_default]
Compiling architecture behavioral of entity xil_defaultlib.OVF_Structural [ovf_structural_default]
Compiling architecture structural of entity xil_defaultlib.ALU_Structural32 [alu_structural32_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath_top [datapath_top_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT [lut_default]
Compiling architecture behavioral of entity xil_defaultlib.ClkDiv [clkdiv_default]
Compiling architecture structural of entity xil_defaultlib.sev_seg [sev_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot Top_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 920.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -view {C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg} -log {simulate.log} -nosignalhandlers"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 400
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 920.297 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 400
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 920.297 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2000
save_wave_config {C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sources_1/imports/sources_1/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/owend/Downloads/CPU_Complete/CPU_Complete/CPU_Complete.srcs/sim_1/imports/new/Top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_tb'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 922.797 ; gain = 0.000
