// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module exp_40_24_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [39:0] x_V;
output  [39:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] f_x_msb_3_table_V_address0;
reg    f_x_msb_3_table_V_ce0;
wire   [31:0] f_x_msb_3_table_V_q0;
wire   [7:0] f_x_msb_2_table_V_address0;
reg    f_x_msb_2_table_V_ce0;
wire   [45:0] f_x_msb_2_table_V_q0;
wire   [7:0] exp_x_msb_1_table_V_address0;
reg    exp_x_msb_1_table_V_ce0;
wire   [49:0] exp_x_msb_1_table_V_q0;
wire   [0:0] tmp_fu_207_p3;
reg   [0:0] tmp_reg_829;
reg   [0:0] tmp_reg_829_pp0_iter1_reg;
reg   [0:0] tmp_reg_829_pp0_iter2_reg;
reg   [0:0] tmp_reg_829_pp0_iter3_reg;
reg   [0:0] tmp_reg_829_pp0_iter4_reg;
reg   [0:0] tmp_reg_829_pp0_iter5_reg;
reg   [0:0] tmp_reg_829_pp0_iter6_reg;
reg   [6:0] p_Result_18_reg_836;
reg   [6:0] p_Result_18_reg_836_pp0_iter1_reg;
reg   [6:0] p_Result_18_reg_836_pp0_iter2_reg;
wire   [7:0] tmp_V_fu_491_p4;
reg   [7:0] tmp_V_reg_841;
wire   [4:0] tmp_V_1_fu_501_p1;
reg   [4:0] tmp_V_1_reg_846;
reg   [4:0] tmp_V_1_reg_846_pp0_iter1_reg;
wire   [0:0] or_ln281_8_fu_581_p2;
reg   [0:0] or_ln281_8_reg_861;
reg   [0:0] or_ln281_8_reg_861_pp0_iter1_reg;
reg   [0:0] or_ln281_8_reg_861_pp0_iter2_reg;
reg   [0:0] or_ln281_8_reg_861_pp0_iter3_reg;
reg   [0:0] or_ln281_8_reg_861_pp0_iter4_reg;
reg   [0:0] or_ln281_8_reg_861_pp0_iter5_reg;
reg   [0:0] or_ln281_8_reg_861_pp0_iter6_reg;
wire   [0:0] or_ln281_17_fu_635_p2;
reg   [0:0] or_ln281_17_reg_866;
reg   [0:0] or_ln281_17_reg_866_pp0_iter1_reg;
reg   [0:0] or_ln281_17_reg_866_pp0_iter2_reg;
reg   [0:0] or_ln281_17_reg_866_pp0_iter3_reg;
reg   [0:0] or_ln281_17_reg_866_pp0_iter4_reg;
reg   [0:0] or_ln281_17_reg_866_pp0_iter5_reg;
reg   [0:0] or_ln281_17_reg_866_pp0_iter6_reg;
reg   [31:0] f_x_msb_3_V_reg_871;
wire   [8:0] ret_V_fu_658_p2;
reg   [8:0] ret_V_reg_876;
reg   [8:0] ret_V_reg_876_pp0_iter2_reg;
reg   [8:0] ret_V_reg_876_pp0_iter3_reg;
wire   [40:0] trunc_ln612_2_fu_664_p1;
reg   [40:0] trunc_ln612_2_reg_882;
reg   [40:0] trunc_ln612_2_reg_882_pp0_iter2_reg;
reg   [40:0] trunc_ln612_2_reg_882_pp0_iter3_reg;
wire   [46:0] rhs_V_3_fu_668_p5;
reg   [46:0] rhs_V_3_reg_888;
reg   [46:0] rhs_V_3_reg_888_pp0_iter3_reg;
reg   [44:0] tmp_s_reg_903;
reg   [49:0] exp_x_msb_2_3_4_lsb_s_reg_913;
reg   [49:0] exp_x_msb_1_V_reg_918;
reg   [49:0] exp_x_msb_1_V_reg_918_pp0_iter5_reg;
reg   [49:0] exp_x_msb_1_V_reg_918_pp0_iter6_reg;
reg   [47:0] y_lo_s_V_reg_934;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln544_fu_505_p1;
wire   [63:0] zext_ln544_1_fu_510_p1;
wire   [63:0] zext_ln544_2_fu_714_p1;
wire   [15:0] trunc_ln612_fu_195_p1;
wire   [46:0] zext_ln727_fu_181_p1;
wire   [0:0] p_Result_s_fu_215_p3;
wire   [0:0] p_Result_1_fu_229_p3;
wire   [0:0] p_Result_2_fu_243_p3;
wire   [0:0] p_Result_3_fu_257_p3;
wire   [0:0] p_Result_4_fu_271_p3;
wire   [0:0] p_Result_5_fu_285_p3;
wire   [0:0] p_Result_6_fu_299_p3;
wire   [0:0] p_Result_7_fu_313_p3;
wire   [0:0] p_Result_8_fu_327_p3;
wire   [0:0] p_Result_9_fu_341_p3;
wire   [0:0] p_Result_s_95_fu_355_p3;
wire   [0:0] p_Result_10_fu_369_p3;
wire   [0:0] p_Result_11_fu_383_p3;
wire   [0:0] p_Result_12_fu_397_p3;
wire   [0:0] p_Result_13_fu_411_p3;
wire   [0:0] p_Result_14_fu_425_p3;
wire   [0:0] p_Result_15_fu_439_p3;
wire   [0:0] p_Result_16_fu_453_p3;
wire   [0:0] p_Result_17_fu_467_p3;
wire   [4:0] p_Result_27_fu_185_p4;
wire   [22:0] p_Result_28_fu_199_p3;
wire   [0:0] icmp_ln281_1_fu_521_p2;
wire   [0:0] icmp_ln281_fu_515_p2;
wire   [0:0] xor_ln278_fu_223_p2;
wire   [0:0] xor_ln278_1_fu_237_p2;
wire   [0:0] xor_ln278_3_fu_265_p2;
wire   [0:0] xor_ln278_4_fu_279_p2;
wire   [0:0] or_ln281_1_fu_539_p2;
wire   [0:0] xor_ln278_2_fu_251_p2;
wire   [0:0] or_ln281_2_fu_545_p2;
wire   [0:0] or_ln281_fu_533_p2;
wire   [0:0] xor_ln278_5_fu_293_p2;
wire   [0:0] xor_ln278_6_fu_307_p2;
wire   [0:0] xor_ln278_8_fu_335_p2;
wire   [0:0] xor_ln278_9_fu_349_p2;
wire   [0:0] or_ln281_5_fu_563_p2;
wire   [0:0] xor_ln278_7_fu_321_p2;
wire   [0:0] or_ln281_6_fu_569_p2;
wire   [0:0] or_ln281_4_fu_557_p2;
wire   [0:0] or_ln281_7_fu_575_p2;
wire   [0:0] or_ln281_3_fu_551_p2;
wire   [0:0] xor_ln278_10_fu_363_p2;
wire   [0:0] xor_ln278_11_fu_377_p2;
wire   [0:0] xor_ln278_13_fu_405_p2;
wire   [0:0] xor_ln278_14_fu_419_p2;
wire   [0:0] or_ln281_10_fu_593_p2;
wire   [0:0] xor_ln278_12_fu_391_p2;
wire   [0:0] or_ln281_11_fu_599_p2;
wire   [0:0] or_ln281_9_fu_587_p2;
wire   [0:0] xor_ln278_15_fu_433_p2;
wire   [0:0] xor_ln278_16_fu_447_p2;
wire   [0:0] xor_ln278_18_fu_475_p2;
wire   [0:0] and_ln281_fu_527_p2;
wire   [0:0] or_ln281_14_fu_617_p2;
wire   [0:0] xor_ln278_17_fu_461_p2;
wire   [0:0] or_ln281_15_fu_623_p2;
wire   [0:0] or_ln281_13_fu_611_p2;
wire   [0:0] or_ln281_16_fu_629_p2;
wire   [0:0] or_ln281_12_fu_605_p2;
wire   [4:0] p_Result_30_fu_641_p4;
wire   [8:0] rhs_V_fu_655_p1;
wire   [8:0] lhs_V_fu_651_p1;
wire   [49:0] p_Result_31_fu_678_p3;
wire   [49:0] grp_fu_692_p0;
wire   [46:0] grp_fu_692_p1;
wire   [96:0] grp_fu_692_p2;
wire   [7:0] p_Result_29_fu_698_p3;
wire   [55:0] rhs_V_1_fu_722_p4;
wire   [56:0] zext_ln728_fu_730_p1;
wire   [56:0] lhs_V_1_fu_719_p1;
wire   [56:0] ret_V_4_fu_734_p2;
wire   [56:0] zext_ln703_fu_740_p1;
wire   [56:0] ret_V_5_fu_743_p2;
wire   [49:0] grp_fu_765_p0;
wire   [49:0] grp_fu_765_p1;
wire   [99:0] grp_fu_765_p2;
wire   [49:0] zext_ln703_4_fu_781_p1;
wire   [39:0] and_ln_fu_793_p4;
wire   [49:0] y_l_V_fu_784_p2;
wire   [38:0] tmp_58_fu_807_p4;
wire   [0:0] or_ln281_18_fu_789_p2;
wire   [39:0] add_ln282_fu_801_p2;
wire   [39:0] zext_ln708_fu_817_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [96:0] grp_fu_692_p00;
wire   [96:0] grp_fu_692_p10;
wire   [99:0] grp_fu_765_p00;
wire   [99:0] grp_fu_765_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

exp_40_24_s_f_x_mmb6 #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
f_x_msb_3_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f_x_msb_3_table_V_address0),
    .ce0(f_x_msb_3_table_V_ce0),
    .q0(f_x_msb_3_table_V_q0)
);

exp_40_24_s_f_x_mncg #(
    .DataWidth( 46 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
f_x_msb_2_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f_x_msb_2_table_V_address0),
    .ce0(f_x_msb_2_table_V_ce0),
    .q0(f_x_msb_2_table_V_q0)
);

exp_40_24_s_exp_xocq #(
    .DataWidth( 50 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
exp_x_msb_1_table_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_x_msb_1_table_V_address0),
    .ce0(exp_x_msb_1_table_V_ce0),
    .q0(exp_x_msb_1_table_V_q0)
);

dut_mul_50ns_47nspcA #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 47 ),
    .dout_WIDTH( 97 ))
dut_mul_50ns_47nspcA_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_692_p0),
    .din1(grp_fu_692_p1),
    .ce(1'b1),
    .dout(grp_fu_692_p2)
);

dut_mul_50ns_50nsqcK #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 50 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 100 ))
dut_mul_50ns_50nsqcK_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_765_p0),
    .din1(grp_fu_765_p1),
    .ce(1'b1),
    .dout(grp_fu_765_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exp_x_msb_1_V_reg_918 <= exp_x_msb_1_table_V_q0;
        exp_x_msb_1_V_reg_918_pp0_iter5_reg <= exp_x_msb_1_V_reg_918;
        exp_x_msb_1_V_reg_918_pp0_iter6_reg <= exp_x_msb_1_V_reg_918_pp0_iter5_reg;
        exp_x_msb_2_3_4_lsb_s_reg_913 <= {{ret_V_5_fu_743_p2[55:6]}};
        or_ln281_17_reg_866_pp0_iter2_reg <= or_ln281_17_reg_866_pp0_iter1_reg;
        or_ln281_17_reg_866_pp0_iter3_reg <= or_ln281_17_reg_866_pp0_iter2_reg;
        or_ln281_17_reg_866_pp0_iter4_reg <= or_ln281_17_reg_866_pp0_iter3_reg;
        or_ln281_17_reg_866_pp0_iter5_reg <= or_ln281_17_reg_866_pp0_iter4_reg;
        or_ln281_17_reg_866_pp0_iter6_reg <= or_ln281_17_reg_866_pp0_iter5_reg;
        or_ln281_8_reg_861_pp0_iter2_reg <= or_ln281_8_reg_861_pp0_iter1_reg;
        or_ln281_8_reg_861_pp0_iter3_reg <= or_ln281_8_reg_861_pp0_iter2_reg;
        or_ln281_8_reg_861_pp0_iter4_reg <= or_ln281_8_reg_861_pp0_iter3_reg;
        or_ln281_8_reg_861_pp0_iter5_reg <= or_ln281_8_reg_861_pp0_iter4_reg;
        or_ln281_8_reg_861_pp0_iter6_reg <= or_ln281_8_reg_861_pp0_iter5_reg;
        p_Result_18_reg_836_pp0_iter2_reg <= p_Result_18_reg_836_pp0_iter1_reg;
        ret_V_reg_876_pp0_iter2_reg <= ret_V_reg_876;
        ret_V_reg_876_pp0_iter3_reg <= ret_V_reg_876_pp0_iter2_reg;
        rhs_V_3_reg_888[34 : 3] <= rhs_V_3_fu_668_p5[34 : 3];
rhs_V_3_reg_888[46 : 42] <= rhs_V_3_fu_668_p5[46 : 42];
        rhs_V_3_reg_888_pp0_iter3_reg[34 : 3] <= rhs_V_3_reg_888[34 : 3];
rhs_V_3_reg_888_pp0_iter3_reg[46 : 42] <= rhs_V_3_reg_888[46 : 42];
        tmp_reg_829_pp0_iter2_reg <= tmp_reg_829_pp0_iter1_reg;
        tmp_reg_829_pp0_iter3_reg <= tmp_reg_829_pp0_iter2_reg;
        tmp_reg_829_pp0_iter4_reg <= tmp_reg_829_pp0_iter3_reg;
        tmp_reg_829_pp0_iter5_reg <= tmp_reg_829_pp0_iter4_reg;
        tmp_reg_829_pp0_iter6_reg <= tmp_reg_829_pp0_iter5_reg;
        tmp_s_reg_903 <= {{grp_fu_692_p2[96:52]}};
        trunc_ln612_2_reg_882_pp0_iter2_reg <= trunc_ln612_2_reg_882;
        trunc_ln612_2_reg_882_pp0_iter3_reg <= trunc_ln612_2_reg_882_pp0_iter2_reg;
        y_lo_s_V_reg_934 <= {{grp_fu_765_p2[99:52]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_x_msb_3_V_reg_871 <= f_x_msb_3_table_V_q0;
        or_ln281_17_reg_866 <= or_ln281_17_fu_635_p2;
        or_ln281_17_reg_866_pp0_iter1_reg <= or_ln281_17_reg_866;
        or_ln281_8_reg_861 <= or_ln281_8_fu_581_p2;
        or_ln281_8_reg_861_pp0_iter1_reg <= or_ln281_8_reg_861;
        p_Result_18_reg_836 <= {{x_V[19:13]}};
        p_Result_18_reg_836_pp0_iter1_reg <= p_Result_18_reg_836;
        ret_V_reg_876 <= ret_V_fu_658_p2;
        tmp_V_1_reg_846 <= tmp_V_1_fu_501_p1;
        tmp_V_1_reg_846_pp0_iter1_reg <= tmp_V_1_reg_846;
        tmp_V_reg_841 <= {{x_V[12:5]}};
        tmp_reg_829 <= x_V[32'd39];
        tmp_reg_829_pp0_iter1_reg <= tmp_reg_829;
        trunc_ln612_2_reg_882 <= trunc_ln612_2_fu_664_p1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_x_msb_1_table_V_ce0 = 1'b1;
    end else begin
        exp_x_msb_1_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_x_msb_2_table_V_ce0 = 1'b1;
    end else begin
        f_x_msb_2_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_x_msb_3_table_V_ce0 = 1'b1;
    end else begin
        f_x_msb_3_table_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln282_fu_801_p2 = (40'd549755813887 + and_ln_fu_793_p4);

assign and_ln281_fu_527_p2 = (icmp_ln281_fu_515_p2 & icmp_ln281_1_fu_521_p2);

assign and_ln_fu_793_p4 = {{{tmp_reg_829_pp0_iter6_reg}, {38'd0}}, {tmp_reg_829_pp0_iter6_reg}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = ((or_ln281_18_fu_789_p2[0:0] === 1'b1) ? add_ln282_fu_801_p2 : zext_ln708_fu_817_p1);

assign exp_x_msb_1_table_V_address0 = zext_ln544_2_fu_714_p1;

assign f_x_msb_2_table_V_address0 = zext_ln544_1_fu_510_p1;

assign f_x_msb_3_table_V_address0 = zext_ln544_fu_505_p1;

assign grp_fu_692_p0 = grp_fu_692_p00;

assign grp_fu_692_p00 = p_Result_31_fu_678_p3;

assign grp_fu_692_p1 = grp_fu_692_p10;

assign grp_fu_692_p10 = rhs_V_3_fu_668_p5;

assign grp_fu_765_p0 = grp_fu_765_p00;

assign grp_fu_765_p00 = exp_x_msb_2_3_4_lsb_s_reg_913;

assign grp_fu_765_p1 = grp_fu_765_p10;

assign grp_fu_765_p10 = exp_x_msb_1_V_reg_918;

assign icmp_ln281_1_fu_521_p2 = ((p_Result_28_fu_199_p3 > 23'd7905299) ? 1'b1 : 1'b0);

assign icmp_ln281_fu_515_p2 = ((p_Result_27_fu_185_p4 == 5'd15) ? 1'b1 : 1'b0);

assign lhs_V_1_fu_719_p1 = tmp_s_reg_903;

assign lhs_V_fu_651_p1 = p_Result_30_fu_641_p4;

assign or_ln281_10_fu_593_p2 = (xor_ln278_14_fu_419_p2 | xor_ln278_13_fu_405_p2);

assign or_ln281_11_fu_599_p2 = (xor_ln278_12_fu_391_p2 | or_ln281_10_fu_593_p2);

assign or_ln281_12_fu_605_p2 = (or_ln281_9_fu_587_p2 | or_ln281_11_fu_599_p2);

assign or_ln281_13_fu_611_p2 = (xor_ln278_16_fu_447_p2 | xor_ln278_15_fu_433_p2);

assign or_ln281_14_fu_617_p2 = (xor_ln278_18_fu_475_p2 | and_ln281_fu_527_p2);

assign or_ln281_15_fu_623_p2 = (xor_ln278_17_fu_461_p2 | or_ln281_14_fu_617_p2);

assign or_ln281_16_fu_629_p2 = (or_ln281_15_fu_623_p2 | or_ln281_13_fu_611_p2);

assign or_ln281_17_fu_635_p2 = (or_ln281_16_fu_629_p2 | or_ln281_12_fu_605_p2);

assign or_ln281_18_fu_789_p2 = (or_ln281_8_reg_861_pp0_iter6_reg | or_ln281_17_reg_866_pp0_iter6_reg);

assign or_ln281_1_fu_539_p2 = (xor_ln278_4_fu_279_p2 | xor_ln278_3_fu_265_p2);

assign or_ln281_2_fu_545_p2 = (xor_ln278_2_fu_251_p2 | or_ln281_1_fu_539_p2);

assign or_ln281_3_fu_551_p2 = (or_ln281_fu_533_p2 | or_ln281_2_fu_545_p2);

assign or_ln281_4_fu_557_p2 = (xor_ln278_6_fu_307_p2 | xor_ln278_5_fu_293_p2);

assign or_ln281_5_fu_563_p2 = (xor_ln278_9_fu_349_p2 | xor_ln278_8_fu_335_p2);

assign or_ln281_6_fu_569_p2 = (xor_ln278_7_fu_321_p2 | or_ln281_5_fu_563_p2);

assign or_ln281_7_fu_575_p2 = (or_ln281_6_fu_569_p2 | or_ln281_4_fu_557_p2);

assign or_ln281_8_fu_581_p2 = (or_ln281_7_fu_575_p2 | or_ln281_3_fu_551_p2);

assign or_ln281_9_fu_587_p2 = (xor_ln278_11_fu_377_p2 | xor_ln278_10_fu_363_p2);

assign or_ln281_fu_533_p2 = (xor_ln278_fu_223_p2 | xor_ln278_1_fu_237_p2);

assign p_Result_10_fu_369_p3 = zext_ln727_fu_181_p1[32'd31];

assign p_Result_11_fu_383_p3 = zext_ln727_fu_181_p1[32'd32];

assign p_Result_12_fu_397_p3 = zext_ln727_fu_181_p1[32'd33];

assign p_Result_13_fu_411_p3 = zext_ln727_fu_181_p1[32'd34];

assign p_Result_14_fu_425_p3 = zext_ln727_fu_181_p1[32'd35];

assign p_Result_15_fu_439_p3 = zext_ln727_fu_181_p1[32'd36];

assign p_Result_16_fu_453_p3 = zext_ln727_fu_181_p1[32'd37];

assign p_Result_17_fu_467_p3 = zext_ln727_fu_181_p1[32'd38];

assign p_Result_1_fu_229_p3 = zext_ln727_fu_181_p1[32'd21];

assign p_Result_27_fu_185_p4 = {{x_V[20:16]}};

assign p_Result_28_fu_199_p3 = {{trunc_ln612_fu_195_p1}, {7'd0}};

assign p_Result_29_fu_698_p3 = {{tmp_reg_829_pp0_iter2_reg}, {p_Result_18_reg_836_pp0_iter2_reg}};

assign p_Result_2_fu_243_p3 = zext_ln727_fu_181_p1[32'd22];

assign p_Result_30_fu_641_p4 = {{f_x_msb_2_table_V_q0[45:41]}};

assign p_Result_31_fu_678_p3 = {{ret_V_reg_876}, {trunc_ln612_2_reg_882}};

assign p_Result_3_fu_257_p3 = zext_ln727_fu_181_p1[32'd23];

assign p_Result_4_fu_271_p3 = zext_ln727_fu_181_p1[32'd24];

assign p_Result_5_fu_285_p3 = zext_ln727_fu_181_p1[32'd25];

assign p_Result_6_fu_299_p3 = zext_ln727_fu_181_p1[32'd26];

assign p_Result_7_fu_313_p3 = zext_ln727_fu_181_p1[32'd27];

assign p_Result_8_fu_327_p3 = zext_ln727_fu_181_p1[32'd28];

assign p_Result_9_fu_341_p3 = zext_ln727_fu_181_p1[32'd29];

assign p_Result_s_95_fu_355_p3 = zext_ln727_fu_181_p1[32'd30];

assign p_Result_s_fu_215_p3 = zext_ln727_fu_181_p1[32'd20];

assign ret_V_4_fu_734_p2 = (zext_ln728_fu_730_p1 + lhs_V_1_fu_719_p1);

assign ret_V_5_fu_743_p2 = (ret_V_4_fu_734_p2 + zext_ln703_fu_740_p1);

assign ret_V_fu_658_p2 = (rhs_V_fu_655_p1 + lhs_V_fu_651_p1);

assign rhs_V_1_fu_722_p4 = {{{ret_V_reg_876_pp0_iter3_reg}, {trunc_ln612_2_reg_882_pp0_iter3_reg}}, {6'd0}};

assign rhs_V_3_fu_668_p5 = {{{{tmp_V_1_reg_846_pp0_iter1_reg}, {7'd0}}, {f_x_msb_3_V_reg_871}}, {3'd0}};

assign rhs_V_fu_655_p1 = tmp_V_reg_841;

assign tmp_58_fu_807_p4 = {{y_l_V_fu_784_p2[49:11]}};

assign tmp_V_1_fu_501_p1 = x_V[4:0];

assign tmp_V_fu_491_p4 = {{x_V[12:5]}};

assign tmp_fu_207_p3 = x_V[32'd39];

assign trunc_ln612_2_fu_664_p1 = f_x_msb_2_table_V_q0[40:0];

assign trunc_ln612_fu_195_p1 = x_V[15:0];

assign xor_ln278_10_fu_363_p2 = (tmp_fu_207_p3 ^ p_Result_s_95_fu_355_p3);

assign xor_ln278_11_fu_377_p2 = (tmp_fu_207_p3 ^ p_Result_10_fu_369_p3);

assign xor_ln278_12_fu_391_p2 = (tmp_fu_207_p3 ^ p_Result_11_fu_383_p3);

assign xor_ln278_13_fu_405_p2 = (tmp_fu_207_p3 ^ p_Result_12_fu_397_p3);

assign xor_ln278_14_fu_419_p2 = (tmp_fu_207_p3 ^ p_Result_13_fu_411_p3);

assign xor_ln278_15_fu_433_p2 = (tmp_fu_207_p3 ^ p_Result_14_fu_425_p3);

assign xor_ln278_16_fu_447_p2 = (tmp_fu_207_p3 ^ p_Result_15_fu_439_p3);

assign xor_ln278_17_fu_461_p2 = (tmp_fu_207_p3 ^ p_Result_16_fu_453_p3);

assign xor_ln278_18_fu_475_p2 = (tmp_fu_207_p3 ^ p_Result_17_fu_467_p3);

assign xor_ln278_1_fu_237_p2 = (tmp_fu_207_p3 ^ p_Result_1_fu_229_p3);

assign xor_ln278_2_fu_251_p2 = (tmp_fu_207_p3 ^ p_Result_2_fu_243_p3);

assign xor_ln278_3_fu_265_p2 = (tmp_fu_207_p3 ^ p_Result_3_fu_257_p3);

assign xor_ln278_4_fu_279_p2 = (tmp_fu_207_p3 ^ p_Result_4_fu_271_p3);

assign xor_ln278_5_fu_293_p2 = (tmp_fu_207_p3 ^ p_Result_5_fu_285_p3);

assign xor_ln278_6_fu_307_p2 = (tmp_fu_207_p3 ^ p_Result_6_fu_299_p3);

assign xor_ln278_7_fu_321_p2 = (tmp_fu_207_p3 ^ p_Result_7_fu_313_p3);

assign xor_ln278_8_fu_335_p2 = (tmp_fu_207_p3 ^ p_Result_8_fu_327_p3);

assign xor_ln278_9_fu_349_p2 = (tmp_fu_207_p3 ^ p_Result_9_fu_341_p3);

assign xor_ln278_fu_223_p2 = (tmp_fu_207_p3 ^ p_Result_s_fu_215_p3);

assign y_l_V_fu_784_p2 = (exp_x_msb_1_V_reg_918_pp0_iter6_reg + zext_ln703_4_fu_781_p1);

assign zext_ln544_1_fu_510_p1 = tmp_V_fu_491_p4;

assign zext_ln544_2_fu_714_p1 = p_Result_29_fu_698_p3;

assign zext_ln544_fu_505_p1 = tmp_V_1_fu_501_p1;

assign zext_ln703_4_fu_781_p1 = y_lo_s_V_reg_934;

assign zext_ln703_fu_740_p1 = rhs_V_3_reg_888_pp0_iter3_reg;

assign zext_ln708_fu_817_p1 = tmp_58_fu_807_p4;

assign zext_ln727_fu_181_p1 = x_V;

assign zext_ln728_fu_730_p1 = rhs_V_1_fu_722_p4;

always @ (posedge ap_clk) begin
    rhs_V_3_reg_888[2:0] <= 3'b000;
    rhs_V_3_reg_888[41:35] <= 7'b0000000;
    rhs_V_3_reg_888_pp0_iter3_reg[2:0] <= 3'b000;
    rhs_V_3_reg_888_pp0_iter3_reg[41:35] <= 7'b0000000;
end

endmodule //exp_40_24_s
