// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel_hls_sobel_hls,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.653500,HLS_SYN_LAT=195625,HLS_SYN_TPT=none,HLS_SYN_MEM=128,HLS_SYN_DSP=0,HLS_SYN_FF=1395,HLS_SYN_LUT=10061,HLS_VERSION=2023_2}" *)

module sobel_hls (
        ap_clk,
        ap_rst_n,
        S_AXIS_TDATA,
        S_AXIS_TVALID,
        S_AXIS_TREADY,
        S_AXIS_TKEEP,
        S_AXIS_TSTRB,
        S_AXIS_TLAST,
        M_AXIS_TDATA,
        M_AXIS_TVALID,
        M_AXIS_TREADY,
        M_AXIS_TKEEP,
        M_AXIS_TSTRB,
        M_AXIS_TLAST
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst_n;
input  [31:0] S_AXIS_TDATA;
input   S_AXIS_TVALID;
output   S_AXIS_TREADY;
input  [3:0] S_AXIS_TKEEP;
input  [3:0] S_AXIS_TSTRB;
input  [0:0] S_AXIS_TLAST;
output  [31:0] M_AXIS_TDATA;
output   M_AXIS_TVALID;
input   M_AXIS_TREADY;
output  [3:0] M_AXIS_TKEEP;
output  [3:0] M_AXIS_TSTRB;
output  [0:0] M_AXIS_TLAST;

 reg    ap_rst_n_inv;
reg   [10:0] frame_address0;
reg    frame_ce0;
reg    frame_we0;
wire   [7:0] frame_q0;
reg    frame_ce1;
wire   [7:0] frame_q1;
reg    frame_ce2;
wire   [7:0] frame_q2;
reg   [10:0] frame_1_address0;
reg    frame_1_ce0;
reg    frame_1_we0;
wire   [7:0] frame_1_q0;
reg    frame_1_ce1;
wire   [7:0] frame_1_q1;
reg    frame_1_ce2;
wire   [7:0] frame_1_q2;
reg   [10:0] frame_2_address0;
reg    frame_2_ce0;
reg    frame_2_we0;
wire   [7:0] frame_2_q0;
reg    frame_2_ce1;
wire   [7:0] frame_2_q1;
reg    frame_2_ce2;
wire   [7:0] frame_2_q2;
reg   [10:0] frame_3_address0;
reg    frame_3_ce0;
reg    frame_3_we0;
wire   [7:0] frame_3_q0;
reg    frame_3_ce1;
wire   [7:0] frame_3_q1;
reg    frame_3_ce2;
wire   [7:0] frame_3_q2;
reg   [10:0] frame_4_address0;
reg    frame_4_ce0;
reg    frame_4_we0;
wire   [7:0] frame_4_q0;
reg    frame_4_ce1;
wire   [7:0] frame_4_q1;
reg    frame_4_ce2;
wire   [7:0] frame_4_q2;
reg   [10:0] frame_5_address0;
reg    frame_5_ce0;
reg    frame_5_we0;
wire   [7:0] frame_5_q0;
reg    frame_5_ce1;
wire   [7:0] frame_5_q1;
reg    frame_5_ce2;
wire   [7:0] frame_5_q2;
reg   [10:0] frame_6_address0;
reg    frame_6_ce0;
reg    frame_6_we0;
wire   [7:0] frame_6_q0;
reg    frame_6_ce1;
wire   [7:0] frame_6_q1;
reg    frame_6_ce2;
wire   [7:0] frame_6_q2;
reg   [10:0] frame_7_address0;
reg    frame_7_ce0;
reg    frame_7_we0;
wire   [7:0] frame_7_q0;
reg    frame_7_ce1;
wire   [7:0] frame_7_q1;
reg    frame_7_ce2;
wire   [7:0] frame_7_q2;
reg   [10:0] frame_8_address0;
reg    frame_8_ce0;
reg    frame_8_we0;
wire   [7:0] frame_8_q0;
reg    frame_8_ce1;
wire   [7:0] frame_8_q1;
reg    frame_8_ce2;
wire   [7:0] frame_8_q2;
reg   [10:0] frame_9_address0;
reg    frame_9_ce0;
reg    frame_9_we0;
wire   [7:0] frame_9_q0;
reg    frame_9_ce1;
wire   [7:0] frame_9_q1;
reg    frame_9_ce2;
wire   [7:0] frame_9_q2;
reg   [10:0] frame_10_address0;
reg    frame_10_ce0;
reg    frame_10_we0;
wire   [7:0] frame_10_q0;
reg    frame_10_ce1;
wire   [7:0] frame_10_q1;
reg    frame_10_ce2;
wire   [7:0] frame_10_q2;
reg   [10:0] frame_11_address0;
reg    frame_11_ce0;
reg    frame_11_we0;
wire   [7:0] frame_11_q0;
reg    frame_11_ce1;
wire   [7:0] frame_11_q1;
reg    frame_11_ce2;
wire   [7:0] frame_11_q2;
reg   [10:0] frame_12_address0;
reg    frame_12_ce0;
reg    frame_12_we0;
wire   [7:0] frame_12_q0;
reg    frame_12_ce1;
wire   [7:0] frame_12_q1;
reg    frame_12_ce2;
wire   [7:0] frame_12_q2;
reg   [10:0] frame_13_address0;
reg    frame_13_ce0;
reg    frame_13_we0;
wire   [7:0] frame_13_q0;
reg    frame_13_ce1;
wire   [7:0] frame_13_q1;
reg    frame_13_ce2;
wire   [7:0] frame_13_q2;
reg   [10:0] frame_14_address0;
reg    frame_14_ce0;
reg    frame_14_we0;
wire   [7:0] frame_14_q0;
reg    frame_14_ce1;
wire   [7:0] frame_14_q1;
reg    frame_14_ce2;
wire   [7:0] frame_14_q2;
reg   [10:0] frame_15_address0;
reg    frame_15_ce0;
reg    frame_15_we0;
wire   [7:0] frame_15_q0;
reg    frame_15_ce1;
wire   [7:0] frame_15_q1;
reg    frame_15_ce2;
wire   [7:0] frame_15_q2;
reg   [10:0] frame_16_address0;
reg    frame_16_ce0;
reg    frame_16_we0;
wire   [7:0] frame_16_q0;
reg    frame_16_ce1;
wire   [7:0] frame_16_q1;
reg    frame_16_ce2;
wire   [7:0] frame_16_q2;
reg   [10:0] frame_17_address0;
reg    frame_17_ce0;
reg    frame_17_we0;
wire   [7:0] frame_17_q0;
reg    frame_17_ce1;
wire   [7:0] frame_17_q1;
reg    frame_17_ce2;
wire   [7:0] frame_17_q2;
reg   [10:0] frame_18_address0;
reg    frame_18_ce0;
reg    frame_18_we0;
wire   [7:0] frame_18_q0;
reg    frame_18_ce1;
wire   [7:0] frame_18_q1;
reg    frame_18_ce2;
wire   [7:0] frame_18_q2;
reg   [10:0] frame_19_address0;
reg    frame_19_ce0;
reg    frame_19_we0;
wire   [7:0] frame_19_q0;
reg    frame_19_ce1;
wire   [7:0] frame_19_q1;
reg    frame_19_ce2;
wire   [7:0] frame_19_q2;
reg   [10:0] frame_20_address0;
reg    frame_20_ce0;
reg    frame_20_we0;
wire   [7:0] frame_20_q0;
reg    frame_20_ce1;
wire   [7:0] frame_20_q1;
reg    frame_20_ce2;
wire   [7:0] frame_20_q2;
reg   [10:0] frame_21_address0;
reg    frame_21_ce0;
reg    frame_21_we0;
wire   [7:0] frame_21_q0;
reg    frame_21_ce1;
wire   [7:0] frame_21_q1;
reg    frame_21_ce2;
wire   [7:0] frame_21_q2;
reg   [10:0] frame_22_address0;
reg    frame_22_ce0;
reg    frame_22_we0;
wire   [7:0] frame_22_q0;
reg    frame_22_ce1;
wire   [7:0] frame_22_q1;
reg    frame_22_ce2;
wire   [7:0] frame_22_q2;
reg   [10:0] frame_23_address0;
reg    frame_23_ce0;
reg    frame_23_we0;
wire   [7:0] frame_23_q0;
reg    frame_23_ce1;
wire   [7:0] frame_23_q1;
reg    frame_23_ce2;
wire   [7:0] frame_23_q2;
reg   [10:0] frame_24_address0;
reg    frame_24_ce0;
reg    frame_24_we0;
wire   [7:0] frame_24_q0;
reg    frame_24_ce1;
wire   [7:0] frame_24_q1;
reg    frame_24_ce2;
wire   [7:0] frame_24_q2;
reg   [10:0] frame_25_address0;
reg    frame_25_ce0;
reg    frame_25_we0;
wire   [7:0] frame_25_q0;
reg    frame_25_ce1;
wire   [7:0] frame_25_q1;
reg    frame_25_ce2;
wire   [7:0] frame_25_q2;
reg   [10:0] frame_26_address0;
reg    frame_26_ce0;
reg    frame_26_we0;
wire   [7:0] frame_26_q0;
reg    frame_26_ce1;
wire   [7:0] frame_26_q1;
reg    frame_26_ce2;
wire   [7:0] frame_26_q2;
reg   [10:0] frame_27_address0;
reg    frame_27_ce0;
reg    frame_27_we0;
wire   [7:0] frame_27_q0;
reg    frame_27_ce1;
wire   [7:0] frame_27_q1;
reg    frame_27_ce2;
wire   [7:0] frame_27_q2;
reg   [10:0] frame_28_address0;
reg    frame_28_ce0;
reg    frame_28_we0;
wire   [7:0] frame_28_q0;
reg    frame_28_ce1;
wire   [7:0] frame_28_q1;
reg    frame_28_ce2;
wire   [7:0] frame_28_q2;
reg   [10:0] frame_29_address0;
reg    frame_29_ce0;
reg    frame_29_we0;
wire   [7:0] frame_29_q0;
reg    frame_29_ce1;
wire   [7:0] frame_29_q1;
reg    frame_29_ce2;
wire   [7:0] frame_29_q2;
reg   [10:0] frame_30_address0;
reg    frame_30_ce0;
reg    frame_30_we0;
wire   [7:0] frame_30_q0;
reg    frame_30_ce1;
wire   [7:0] frame_30_q1;
reg    frame_30_ce2;
wire   [7:0] frame_30_q2;
reg   [10:0] frame_31_address0;
reg    frame_31_ce0;
reg    frame_31_we0;
wire   [7:0] frame_31_q0;
reg    frame_31_ce1;
wire   [7:0] frame_31_q1;
reg    frame_31_ce2;
wire   [7:0] frame_31_q2;
reg   [10:0] frame_32_address0;
reg    frame_32_ce0;
reg    frame_32_we0;
wire   [7:0] frame_32_q0;
reg    frame_32_ce1;
wire   [7:0] frame_32_q1;
reg    frame_32_ce2;
wire   [7:0] frame_32_q2;
reg   [10:0] frame_33_address0;
reg    frame_33_ce0;
reg    frame_33_we0;
wire   [7:0] frame_33_q0;
reg    frame_33_ce1;
wire   [7:0] frame_33_q1;
reg    frame_33_ce2;
wire   [7:0] frame_33_q2;
reg   [10:0] frame_34_address0;
reg    frame_34_ce0;
reg    frame_34_we0;
wire   [7:0] frame_34_q0;
reg    frame_34_ce1;
wire   [7:0] frame_34_q1;
reg    frame_34_ce2;
wire   [7:0] frame_34_q2;
reg   [10:0] frame_35_address0;
reg    frame_35_ce0;
reg    frame_35_we0;
wire   [7:0] frame_35_q0;
reg    frame_35_ce1;
wire   [7:0] frame_35_q1;
reg    frame_35_ce2;
wire   [7:0] frame_35_q2;
reg   [10:0] frame_36_address0;
reg    frame_36_ce0;
reg    frame_36_we0;
wire   [7:0] frame_36_q0;
reg    frame_36_ce1;
wire   [7:0] frame_36_q1;
reg    frame_36_ce2;
wire   [7:0] frame_36_q2;
reg   [10:0] frame_37_address0;
reg    frame_37_ce0;
reg    frame_37_we0;
wire   [7:0] frame_37_q0;
reg    frame_37_ce1;
wire   [7:0] frame_37_q1;
reg    frame_37_ce2;
wire   [7:0] frame_37_q2;
reg   [10:0] frame_38_address0;
reg    frame_38_ce0;
reg    frame_38_we0;
wire   [7:0] frame_38_q0;
reg    frame_38_ce1;
wire   [7:0] frame_38_q1;
reg    frame_38_ce2;
wire   [7:0] frame_38_q2;
reg   [10:0] frame_39_address0;
reg    frame_39_ce0;
reg    frame_39_we0;
wire   [7:0] frame_39_q0;
reg    frame_39_ce1;
wire   [7:0] frame_39_q1;
reg    frame_39_ce2;
wire   [7:0] frame_39_q2;
reg   [10:0] frame_40_address0;
reg    frame_40_ce0;
reg    frame_40_we0;
wire   [7:0] frame_40_q0;
reg    frame_40_ce1;
wire   [7:0] frame_40_q1;
reg    frame_40_ce2;
wire   [7:0] frame_40_q2;
reg   [10:0] frame_41_address0;
reg    frame_41_ce0;
reg    frame_41_we0;
wire   [7:0] frame_41_q0;
reg    frame_41_ce1;
wire   [7:0] frame_41_q1;
reg    frame_41_ce2;
wire   [7:0] frame_41_q2;
reg   [10:0] frame_42_address0;
reg    frame_42_ce0;
reg    frame_42_we0;
wire   [7:0] frame_42_q0;
reg    frame_42_ce1;
wire   [7:0] frame_42_q1;
reg    frame_42_ce2;
wire   [7:0] frame_42_q2;
reg   [10:0] frame_43_address0;
reg    frame_43_ce0;
reg    frame_43_we0;
wire   [7:0] frame_43_q0;
reg    frame_43_ce1;
wire   [7:0] frame_43_q1;
reg    frame_43_ce2;
wire   [7:0] frame_43_q2;
reg   [10:0] frame_44_address0;
reg    frame_44_ce0;
reg    frame_44_we0;
wire   [7:0] frame_44_q0;
reg    frame_44_ce1;
wire   [7:0] frame_44_q1;
reg    frame_44_ce2;
wire   [7:0] frame_44_q2;
reg   [10:0] frame_45_address0;
reg    frame_45_ce0;
reg    frame_45_we0;
wire   [7:0] frame_45_q0;
reg    frame_45_ce1;
wire   [7:0] frame_45_q1;
reg    frame_45_ce2;
wire   [7:0] frame_45_q2;
reg   [10:0] frame_46_address0;
reg    frame_46_ce0;
reg    frame_46_we0;
wire   [7:0] frame_46_q0;
reg    frame_46_ce1;
wire   [7:0] frame_46_q1;
reg    frame_46_ce2;
wire   [7:0] frame_46_q2;
reg   [10:0] frame_47_address0;
reg    frame_47_ce0;
reg    frame_47_we0;
wire   [7:0] frame_47_q0;
reg    frame_47_ce1;
wire   [7:0] frame_47_q1;
reg    frame_47_ce2;
wire   [7:0] frame_47_q2;
reg   [11:0] output_address0;
reg    output_ce0;
reg    output_we0;
wire   [7:0] output_q0;
reg   [11:0] output_1_address0;
reg    output_1_ce0;
reg    output_1_we0;
wire   [7:0] output_1_q0;
reg   [11:0] output_2_address0;
reg    output_2_ce0;
reg    output_2_we0;
wire   [7:0] output_2_q0;
reg   [11:0] output_3_address0;
reg    output_3_ce0;
reg    output_3_we0;
wire   [7:0] output_3_q0;
reg   [11:0] output_4_address0;
reg    output_4_ce0;
reg    output_4_we0;
wire   [7:0] output_4_q0;
reg   [11:0] output_5_address0;
reg    output_5_ce0;
reg    output_5_we0;
wire   [7:0] output_5_q0;
reg   [11:0] output_6_address0;
reg    output_6_ce0;
reg    output_6_we0;
wire   [7:0] output_6_q0;
reg   [11:0] output_7_address0;
reg    output_7_ce0;
reg    output_7_we0;
wire   [7:0] output_7_q0;
reg   [11:0] output_8_address0;
reg    output_8_ce0;
reg    output_8_we0;
wire   [7:0] output_8_q0;
reg   [11:0] output_9_address0;
reg    output_9_ce0;
reg    output_9_we0;
wire   [7:0] output_9_q0;
reg   [11:0] output_10_address0;
reg    output_10_ce0;
reg    output_10_we0;
wire   [7:0] output_10_q0;
reg   [11:0] output_11_address0;
reg    output_11_ce0;
reg    output_11_we0;
wire   [7:0] output_11_q0;
reg   [11:0] output_12_address0;
reg    output_12_ce0;
reg    output_12_we0;
wire   [7:0] output_12_q0;
reg   [11:0] output_13_address0;
reg    output_13_ce0;
reg    output_13_we0;
wire   [7:0] output_13_q0;
reg   [11:0] output_14_address0;
reg    output_14_ce0;
reg    output_14_we0;
wire   [7:0] output_14_q0;
reg   [11:0] output_15_address0;
reg    output_15_ce0;
reg    output_15_we0;
wire   [7:0] output_15_q0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_done;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_idle;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_ready;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_done;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_idle;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_d0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_ce0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_we0;
wire   [7:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_ce2;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_ce0;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address1;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_ce1;
wire   [10:0] grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_ce2;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_done;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_idle;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_ready;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TREADY;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_r_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_r_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_1_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_1_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_2_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_2_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_3_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_3_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_4_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_4_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_5_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_5_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_6_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_6_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_7_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_7_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_8_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_8_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_9_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_9_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_10_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_10_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_11_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_11_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_12_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_12_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_13_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_13_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_14_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_14_ce0;
wire   [11:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_ce0;
wire   [31:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TDATA;
wire    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TVALID;
wire   [3:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TKEEP;
wire   [3:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TSTRB;
wire   [0:0] grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST;
reg    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;
wire    ap_NS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    regslice_both_M_AXIS_V_data_V_U_apdone_blk;
wire    ap_CS_fsm_state8;
wire    regslice_both_S_AXIS_V_data_V_U_apdone_blk;
wire   [31:0] S_AXIS_TDATA_int_regslice;
wire    S_AXIS_TVALID_int_regslice;
reg    S_AXIS_TREADY_int_regslice;
wire    regslice_both_S_AXIS_V_data_V_U_ack_in;
wire    regslice_both_S_AXIS_V_keep_V_U_apdone_blk;
wire   [3:0] S_AXIS_TKEEP_int_regslice;
wire    regslice_both_S_AXIS_V_keep_V_U_vld_out;
wire    regslice_both_S_AXIS_V_keep_V_U_ack_in;
wire    regslice_both_S_AXIS_V_strb_V_U_apdone_blk;
wire   [3:0] S_AXIS_TSTRB_int_regslice;
wire    regslice_both_S_AXIS_V_strb_V_U_vld_out;
wire    regslice_both_S_AXIS_V_strb_V_U_ack_in;
wire    regslice_both_S_AXIS_V_last_V_U_apdone_blk;
wire   [0:0] S_AXIS_TLAST_int_regslice;
wire    regslice_both_S_AXIS_V_last_V_U_vld_out;
wire    regslice_both_S_AXIS_V_last_V_U_ack_in;
wire    M_AXIS_TVALID_int_regslice;
wire    M_AXIS_TREADY_int_regslice;
wire    regslice_both_M_AXIS_V_data_V_U_vld_out;
wire    regslice_both_M_AXIS_V_keep_V_U_apdone_blk;
wire    regslice_both_M_AXIS_V_keep_V_U_ack_in_dummy;
wire    regslice_both_M_AXIS_V_keep_V_U_vld_out;
wire    regslice_both_M_AXIS_V_strb_V_U_apdone_blk;
wire    regslice_both_M_AXIS_V_strb_V_U_ack_in_dummy;
wire    regslice_both_M_AXIS_V_strb_V_U_vld_out;
wire    regslice_both_M_AXIS_V_last_V_U_apdone_blk;
wire    regslice_both_M_AXIS_V_last_V_U_ack_in_dummy;
wire    regslice_both_M_AXIS_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg = 1'b0;
#0 grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg = 1'b0;
end

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_address0),
    .ce0(frame_ce0),
    .we0(frame_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_d0),
    .q0(frame_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address1),
    .ce1(frame_ce1),
    .q1(frame_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
    .ce2(frame_ce2),
    .q2(frame_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_1_address0),
    .ce0(frame_1_ce0),
    .we0(frame_1_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_d0),
    .q0(frame_1_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address1),
    .ce1(frame_1_ce1),
    .q1(frame_1_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
    .ce2(frame_1_ce2),
    .q2(frame_1_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_2_address0),
    .ce0(frame_2_ce0),
    .we0(frame_2_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_d0),
    .q0(frame_2_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address1),
    .ce1(frame_2_ce1),
    .q1(frame_2_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
    .ce2(frame_2_ce2),
    .q2(frame_2_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_3_address0),
    .ce0(frame_3_ce0),
    .we0(frame_3_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_d0),
    .q0(frame_3_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address1),
    .ce1(frame_3_ce1),
    .q1(frame_3_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address2),
    .ce2(frame_3_ce2),
    .q2(frame_3_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_4_address0),
    .ce0(frame_4_ce0),
    .we0(frame_4_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_d0),
    .q0(frame_4_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address1),
    .ce1(frame_4_ce1),
    .q1(frame_4_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address2),
    .ce2(frame_4_ce2),
    .q2(frame_4_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_5_address0),
    .ce0(frame_5_ce0),
    .we0(frame_5_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_d0),
    .q0(frame_5_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address1),
    .ce1(frame_5_ce1),
    .q1(frame_5_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address2),
    .ce2(frame_5_ce2),
    .q2(frame_5_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_6_address0),
    .ce0(frame_6_ce0),
    .we0(frame_6_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_d0),
    .q0(frame_6_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address1),
    .ce1(frame_6_ce1),
    .q1(frame_6_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address2),
    .ce2(frame_6_ce2),
    .q2(frame_6_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_7_address0),
    .ce0(frame_7_ce0),
    .we0(frame_7_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_d0),
    .q0(frame_7_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address1),
    .ce1(frame_7_ce1),
    .q1(frame_7_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address2),
    .ce2(frame_7_ce2),
    .q2(frame_7_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_8_address0),
    .ce0(frame_8_ce0),
    .we0(frame_8_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_d0),
    .q0(frame_8_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address1),
    .ce1(frame_8_ce1),
    .q1(frame_8_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address2),
    .ce2(frame_8_ce2),
    .q2(frame_8_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_9_address0),
    .ce0(frame_9_ce0),
    .we0(frame_9_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_d0),
    .q0(frame_9_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address1),
    .ce1(frame_9_ce1),
    .q1(frame_9_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address2),
    .ce2(frame_9_ce2),
    .q2(frame_9_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_10_address0),
    .ce0(frame_10_ce0),
    .we0(frame_10_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_d0),
    .q0(frame_10_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address1),
    .ce1(frame_10_ce1),
    .q1(frame_10_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address2),
    .ce2(frame_10_ce2),
    .q2(frame_10_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_11_address0),
    .ce0(frame_11_ce0),
    .we0(frame_11_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_d0),
    .q0(frame_11_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address1),
    .ce1(frame_11_ce1),
    .q1(frame_11_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address2),
    .ce2(frame_11_ce2),
    .q2(frame_11_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_12_address0),
    .ce0(frame_12_ce0),
    .we0(frame_12_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_d0),
    .q0(frame_12_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address1),
    .ce1(frame_12_ce1),
    .q1(frame_12_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address2),
    .ce2(frame_12_ce2),
    .q2(frame_12_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_13_address0),
    .ce0(frame_13_ce0),
    .we0(frame_13_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_d0),
    .q0(frame_13_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address1),
    .ce1(frame_13_ce1),
    .q1(frame_13_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address2),
    .ce2(frame_13_ce2),
    .q2(frame_13_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_14_address0),
    .ce0(frame_14_ce0),
    .we0(frame_14_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_d0),
    .q0(frame_14_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address1),
    .ce1(frame_14_ce1),
    .q1(frame_14_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address2),
    .ce2(frame_14_ce2),
    .q2(frame_14_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_15_address0),
    .ce0(frame_15_ce0),
    .we0(frame_15_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_d0),
    .q0(frame_15_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address1),
    .ce1(frame_15_ce1),
    .q1(frame_15_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address2),
    .ce2(frame_15_ce2),
    .q2(frame_15_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_16_address0),
    .ce0(frame_16_ce0),
    .we0(frame_16_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_d0),
    .q0(frame_16_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address1),
    .ce1(frame_16_ce1),
    .q1(frame_16_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address2),
    .ce2(frame_16_ce2),
    .q2(frame_16_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_17_address0),
    .ce0(frame_17_ce0),
    .we0(frame_17_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_d0),
    .q0(frame_17_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address1),
    .ce1(frame_17_ce1),
    .q1(frame_17_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address2),
    .ce2(frame_17_ce2),
    .q2(frame_17_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_18_address0),
    .ce0(frame_18_ce0),
    .we0(frame_18_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_d0),
    .q0(frame_18_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address1),
    .ce1(frame_18_ce1),
    .q1(frame_18_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address2),
    .ce2(frame_18_ce2),
    .q2(frame_18_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_19_address0),
    .ce0(frame_19_ce0),
    .we0(frame_19_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_d0),
    .q0(frame_19_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address1),
    .ce1(frame_19_ce1),
    .q1(frame_19_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address2),
    .ce2(frame_19_ce2),
    .q2(frame_19_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_20_address0),
    .ce0(frame_20_ce0),
    .we0(frame_20_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_d0),
    .q0(frame_20_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address1),
    .ce1(frame_20_ce1),
    .q1(frame_20_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address2),
    .ce2(frame_20_ce2),
    .q2(frame_20_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_21_address0),
    .ce0(frame_21_ce0),
    .we0(frame_21_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_d0),
    .q0(frame_21_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address1),
    .ce1(frame_21_ce1),
    .q1(frame_21_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address2),
    .ce2(frame_21_ce2),
    .q2(frame_21_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_22_address0),
    .ce0(frame_22_ce0),
    .we0(frame_22_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_d0),
    .q0(frame_22_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address1),
    .ce1(frame_22_ce1),
    .q1(frame_22_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address2),
    .ce2(frame_22_ce2),
    .q2(frame_22_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_23_address0),
    .ce0(frame_23_ce0),
    .we0(frame_23_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_d0),
    .q0(frame_23_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address1),
    .ce1(frame_23_ce1),
    .q1(frame_23_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address2),
    .ce2(frame_23_ce2),
    .q2(frame_23_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_24_address0),
    .ce0(frame_24_ce0),
    .we0(frame_24_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_d0),
    .q0(frame_24_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address1),
    .ce1(frame_24_ce1),
    .q1(frame_24_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address2),
    .ce2(frame_24_ce2),
    .q2(frame_24_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_25_address0),
    .ce0(frame_25_ce0),
    .we0(frame_25_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_d0),
    .q0(frame_25_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address1),
    .ce1(frame_25_ce1),
    .q1(frame_25_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address2),
    .ce2(frame_25_ce2),
    .q2(frame_25_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_26_address0),
    .ce0(frame_26_ce0),
    .we0(frame_26_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_d0),
    .q0(frame_26_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address1),
    .ce1(frame_26_ce1),
    .q1(frame_26_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address2),
    .ce2(frame_26_ce2),
    .q2(frame_26_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_27_address0),
    .ce0(frame_27_ce0),
    .we0(frame_27_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_d0),
    .q0(frame_27_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address1),
    .ce1(frame_27_ce1),
    .q1(frame_27_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address2),
    .ce2(frame_27_ce2),
    .q2(frame_27_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_28_address0),
    .ce0(frame_28_ce0),
    .we0(frame_28_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_d0),
    .q0(frame_28_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address1),
    .ce1(frame_28_ce1),
    .q1(frame_28_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address2),
    .ce2(frame_28_ce2),
    .q2(frame_28_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_29_address0),
    .ce0(frame_29_ce0),
    .we0(frame_29_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_d0),
    .q0(frame_29_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address1),
    .ce1(frame_29_ce1),
    .q1(frame_29_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address2),
    .ce2(frame_29_ce2),
    .q2(frame_29_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_30_address0),
    .ce0(frame_30_ce0),
    .we0(frame_30_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_d0),
    .q0(frame_30_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address1),
    .ce1(frame_30_ce1),
    .q1(frame_30_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address2),
    .ce2(frame_30_ce2),
    .q2(frame_30_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_31_address0),
    .ce0(frame_31_ce0),
    .we0(frame_31_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_d0),
    .q0(frame_31_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address1),
    .ce1(frame_31_ce1),
    .q1(frame_31_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address2),
    .ce2(frame_31_ce2),
    .q2(frame_31_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_32_address0),
    .ce0(frame_32_ce0),
    .we0(frame_32_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_d0),
    .q0(frame_32_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address1),
    .ce1(frame_32_ce1),
    .q1(frame_32_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address2),
    .ce2(frame_32_ce2),
    .q2(frame_32_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_33_address0),
    .ce0(frame_33_ce0),
    .we0(frame_33_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_d0),
    .q0(frame_33_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address1),
    .ce1(frame_33_ce1),
    .q1(frame_33_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address2),
    .ce2(frame_33_ce2),
    .q2(frame_33_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_34_address0),
    .ce0(frame_34_ce0),
    .we0(frame_34_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_d0),
    .q0(frame_34_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address1),
    .ce1(frame_34_ce1),
    .q1(frame_34_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address2),
    .ce2(frame_34_ce2),
    .q2(frame_34_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_35_address0),
    .ce0(frame_35_ce0),
    .we0(frame_35_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_d0),
    .q0(frame_35_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address1),
    .ce1(frame_35_ce1),
    .q1(frame_35_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address2),
    .ce2(frame_35_ce2),
    .q2(frame_35_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_36_address0),
    .ce0(frame_36_ce0),
    .we0(frame_36_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_d0),
    .q0(frame_36_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address1),
    .ce1(frame_36_ce1),
    .q1(frame_36_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address2),
    .ce2(frame_36_ce2),
    .q2(frame_36_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_37_address0),
    .ce0(frame_37_ce0),
    .we0(frame_37_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_d0),
    .q0(frame_37_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address1),
    .ce1(frame_37_ce1),
    .q1(frame_37_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address2),
    .ce2(frame_37_ce2),
    .q2(frame_37_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_38_address0),
    .ce0(frame_38_ce0),
    .we0(frame_38_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_d0),
    .q0(frame_38_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address1),
    .ce1(frame_38_ce1),
    .q1(frame_38_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address2),
    .ce2(frame_38_ce2),
    .q2(frame_38_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_39_address0),
    .ce0(frame_39_ce0),
    .we0(frame_39_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_d0),
    .q0(frame_39_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address1),
    .ce1(frame_39_ce1),
    .q1(frame_39_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address2),
    .ce2(frame_39_ce2),
    .q2(frame_39_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_40_address0),
    .ce0(frame_40_ce0),
    .we0(frame_40_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_d0),
    .q0(frame_40_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address1),
    .ce1(frame_40_ce1),
    .q1(frame_40_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address2),
    .ce2(frame_40_ce2),
    .q2(frame_40_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_41_address0),
    .ce0(frame_41_ce0),
    .we0(frame_41_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_d0),
    .q0(frame_41_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address1),
    .ce1(frame_41_ce1),
    .q1(frame_41_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address2),
    .ce2(frame_41_ce2),
    .q2(frame_41_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_42_address0),
    .ce0(frame_42_ce0),
    .we0(frame_42_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_d0),
    .q0(frame_42_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address1),
    .ce1(frame_42_ce1),
    .q1(frame_42_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address2),
    .ce2(frame_42_ce2),
    .q2(frame_42_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_43_address0),
    .ce0(frame_43_ce0),
    .we0(frame_43_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_d0),
    .q0(frame_43_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address1),
    .ce1(frame_43_ce1),
    .q1(frame_43_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address2),
    .ce2(frame_43_ce2),
    .q2(frame_43_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_44_address0),
    .ce0(frame_44_ce0),
    .we0(frame_44_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_d0),
    .q0(frame_44_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address1),
    .ce1(frame_44_ce1),
    .q1(frame_44_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address2),
    .ce2(frame_44_ce2),
    .q2(frame_44_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_45_address0),
    .ce0(frame_45_ce0),
    .we0(frame_45_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_d0),
    .q0(frame_45_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address1),
    .ce1(frame_45_ce1),
    .q1(frame_45_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address2),
    .ce2(frame_45_ce2),
    .q2(frame_45_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_46_address0),
    .ce0(frame_46_ce0),
    .we0(frame_46_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_d0),
    .q0(frame_46_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address1),
    .ce1(frame_46_ce1),
    .q1(frame_46_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address2),
    .ce2(frame_46_ce2),
    .q2(frame_46_q2)
);

sobel_hls_frame_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1376 ),
    .AddressWidth( 11 ))
frame_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_47_address0),
    .ce0(frame_47_ce0),
    .we0(frame_47_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
    .q0(frame_47_q0),
    .address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address1),
    .ce1(frame_47_ce1),
    .q1(frame_47_q1),
    .address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address2),
    .ce2(frame_47_ce2),
    .q2(frame_47_q2)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_address0),
    .ce0(output_ce0),
    .we0(output_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
    .q0(output_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_1_address0),
    .ce0(output_1_ce0),
    .we0(output_1_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_d0),
    .q0(output_1_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_2_address0),
    .ce0(output_2_ce0),
    .we0(output_2_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_d0),
    .q0(output_2_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_3_address0),
    .ce0(output_3_ce0),
    .we0(output_3_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_d0),
    .q0(output_3_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_4_address0),
    .ce0(output_4_ce0),
    .we0(output_4_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_d0),
    .q0(output_4_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_5_address0),
    .ce0(output_5_ce0),
    .we0(output_5_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_d0),
    .q0(output_5_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_6_address0),
    .ce0(output_6_ce0),
    .we0(output_6_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_d0),
    .q0(output_6_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_7_address0),
    .ce0(output_7_ce0),
    .we0(output_7_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_d0),
    .q0(output_7_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_8_address0),
    .ce0(output_8_ce0),
    .we0(output_8_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_d0),
    .q0(output_8_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_9_address0),
    .ce0(output_9_ce0),
    .we0(output_9_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_d0),
    .q0(output_9_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_10_address0),
    .ce0(output_10_ce0),
    .we0(output_10_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_d0),
    .q0(output_10_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_11_address0),
    .ce0(output_11_ce0),
    .we0(output_11_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_d0),
    .q0(output_11_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_12_address0),
    .ce0(output_12_ce0),
    .we0(output_12_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_d0),
    .q0(output_12_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_13_address0),
    .ce0(output_13_ce0),
    .we0(output_13_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_d0),
    .q0(output_13_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_14_address0),
    .ce0(output_14_ce0),
    .we0(output_14_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_d0),
    .q0(output_14_q0)
);

sobel_hls_output_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
output_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_15_address0),
    .ce0(output_15_ce0),
    .we0(output_15_we0),
    .d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_d0),
    .q0(output_15_q0)
);

sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start),
    .ap_done(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_done),
    .ap_idle(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_idle),
    .ap_ready(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_ready),
    .S_AXIS_TVALID(S_AXIS_TVALID_int_regslice),
    .frame_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_address0),
    .frame_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_ce0),
    .frame_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_we0),
    .frame_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_d0),
    .frame_1_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_address0),
    .frame_1_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_ce0),
    .frame_1_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_we0),
    .frame_1_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_d0),
    .frame_2_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_address0),
    .frame_2_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_ce0),
    .frame_2_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_we0),
    .frame_2_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_d0),
    .frame_3_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_address0),
    .frame_3_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_ce0),
    .frame_3_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_we0),
    .frame_3_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_d0),
    .frame_4_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_address0),
    .frame_4_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_ce0),
    .frame_4_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_we0),
    .frame_4_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_d0),
    .frame_5_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_address0),
    .frame_5_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_ce0),
    .frame_5_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_we0),
    .frame_5_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_d0),
    .frame_6_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_address0),
    .frame_6_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_ce0),
    .frame_6_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_we0),
    .frame_6_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_d0),
    .frame_7_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_address0),
    .frame_7_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_ce0),
    .frame_7_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_we0),
    .frame_7_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_d0),
    .frame_8_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_address0),
    .frame_8_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_ce0),
    .frame_8_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_we0),
    .frame_8_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_d0),
    .frame_9_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_address0),
    .frame_9_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_ce0),
    .frame_9_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_we0),
    .frame_9_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_d0),
    .frame_10_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_address0),
    .frame_10_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_ce0),
    .frame_10_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_we0),
    .frame_10_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_d0),
    .frame_11_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_address0),
    .frame_11_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_ce0),
    .frame_11_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_we0),
    .frame_11_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_d0),
    .frame_12_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_address0),
    .frame_12_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_ce0),
    .frame_12_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_we0),
    .frame_12_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_d0),
    .frame_13_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_address0),
    .frame_13_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_ce0),
    .frame_13_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_we0),
    .frame_13_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_d0),
    .frame_14_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_address0),
    .frame_14_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_ce0),
    .frame_14_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_we0),
    .frame_14_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_d0),
    .frame_15_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_address0),
    .frame_15_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_ce0),
    .frame_15_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_we0),
    .frame_15_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_d0),
    .frame_16_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_address0),
    .frame_16_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_ce0),
    .frame_16_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_we0),
    .frame_16_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_d0),
    .frame_17_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_address0),
    .frame_17_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_ce0),
    .frame_17_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_we0),
    .frame_17_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_d0),
    .frame_18_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_address0),
    .frame_18_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_ce0),
    .frame_18_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_we0),
    .frame_18_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_d0),
    .frame_19_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_address0),
    .frame_19_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_ce0),
    .frame_19_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_we0),
    .frame_19_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_d0),
    .frame_20_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_address0),
    .frame_20_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_ce0),
    .frame_20_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_we0),
    .frame_20_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_d0),
    .frame_21_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_address0),
    .frame_21_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_ce0),
    .frame_21_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_we0),
    .frame_21_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_d0),
    .frame_22_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_address0),
    .frame_22_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_ce0),
    .frame_22_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_we0),
    .frame_22_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_d0),
    .frame_23_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_address0),
    .frame_23_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_ce0),
    .frame_23_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_we0),
    .frame_23_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_d0),
    .frame_24_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_address0),
    .frame_24_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_ce0),
    .frame_24_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_we0),
    .frame_24_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_d0),
    .frame_25_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_address0),
    .frame_25_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_ce0),
    .frame_25_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_we0),
    .frame_25_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_d0),
    .frame_26_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_address0),
    .frame_26_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_ce0),
    .frame_26_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_we0),
    .frame_26_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_d0),
    .frame_27_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_address0),
    .frame_27_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_ce0),
    .frame_27_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_we0),
    .frame_27_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_d0),
    .frame_28_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_address0),
    .frame_28_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_ce0),
    .frame_28_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_we0),
    .frame_28_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_d0),
    .frame_29_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_address0),
    .frame_29_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_ce0),
    .frame_29_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_we0),
    .frame_29_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_d0),
    .frame_30_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_address0),
    .frame_30_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_ce0),
    .frame_30_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_we0),
    .frame_30_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_d0),
    .frame_31_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_address0),
    .frame_31_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_ce0),
    .frame_31_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_we0),
    .frame_31_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_d0),
    .frame_32_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_address0),
    .frame_32_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_ce0),
    .frame_32_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_we0),
    .frame_32_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_d0),
    .frame_33_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_address0),
    .frame_33_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_ce0),
    .frame_33_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_we0),
    .frame_33_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_d0),
    .frame_34_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_address0),
    .frame_34_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_ce0),
    .frame_34_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_we0),
    .frame_34_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_d0),
    .frame_35_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_address0),
    .frame_35_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_ce0),
    .frame_35_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_we0),
    .frame_35_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_d0),
    .frame_36_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_address0),
    .frame_36_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_ce0),
    .frame_36_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_we0),
    .frame_36_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_d0),
    .frame_37_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_address0),
    .frame_37_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_ce0),
    .frame_37_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_we0),
    .frame_37_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_d0),
    .frame_38_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_address0),
    .frame_38_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_ce0),
    .frame_38_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_we0),
    .frame_38_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_d0),
    .frame_39_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_address0),
    .frame_39_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_ce0),
    .frame_39_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_we0),
    .frame_39_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_d0),
    .frame_40_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_address0),
    .frame_40_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_ce0),
    .frame_40_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_we0),
    .frame_40_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_d0),
    .frame_41_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_address0),
    .frame_41_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_ce0),
    .frame_41_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_we0),
    .frame_41_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_d0),
    .frame_42_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_address0),
    .frame_42_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_ce0),
    .frame_42_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_we0),
    .frame_42_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_d0),
    .frame_43_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_address0),
    .frame_43_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_ce0),
    .frame_43_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_we0),
    .frame_43_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_d0),
    .frame_44_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_address0),
    .frame_44_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_ce0),
    .frame_44_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_we0),
    .frame_44_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_d0),
    .frame_45_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_address0),
    .frame_45_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_ce0),
    .frame_45_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_we0),
    .frame_45_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_d0),
    .frame_46_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_address0),
    .frame_46_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_ce0),
    .frame_46_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_we0),
    .frame_46_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_d0),
    .frame_47_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0),
    .frame_47_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_ce0),
    .frame_47_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_we0),
    .frame_47_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_d0),
    .S_AXIS_TDATA(S_AXIS_TDATA_int_regslice),
    .S_AXIS_TREADY(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY),
    .S_AXIS_TKEEP(S_AXIS_TKEEP_int_regslice),
    .S_AXIS_TSTRB(S_AXIS_TSTRB_int_regslice),
    .S_AXIS_TLAST(S_AXIS_TLAST_int_regslice)
);

sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start),
    .ap_done(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_done),
    .ap_idle(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_idle),
    .ap_ready(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready),
    .output_15_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_address0),
    .output_15_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_ce0),
    .output_15_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_we0),
    .output_15_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_d0),
    .output_14_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_address0),
    .output_14_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_ce0),
    .output_14_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_we0),
    .output_14_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_d0),
    .output_13_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_address0),
    .output_13_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_ce0),
    .output_13_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_we0),
    .output_13_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_d0),
    .output_12_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_address0),
    .output_12_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_ce0),
    .output_12_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_we0),
    .output_12_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_d0),
    .output_11_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_address0),
    .output_11_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_ce0),
    .output_11_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_we0),
    .output_11_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_d0),
    .output_10_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_address0),
    .output_10_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_ce0),
    .output_10_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_we0),
    .output_10_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_d0),
    .output_9_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_address0),
    .output_9_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_ce0),
    .output_9_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_we0),
    .output_9_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_d0),
    .output_8_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_address0),
    .output_8_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_ce0),
    .output_8_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_we0),
    .output_8_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_d0),
    .output_7_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_address0),
    .output_7_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_ce0),
    .output_7_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_we0),
    .output_7_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_d0),
    .output_6_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_address0),
    .output_6_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_ce0),
    .output_6_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_we0),
    .output_6_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_d0),
    .output_5_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_address0),
    .output_5_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_ce0),
    .output_5_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_we0),
    .output_5_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_d0),
    .output_4_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_address0),
    .output_4_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_ce0),
    .output_4_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_we0),
    .output_4_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_d0),
    .output_3_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_address0),
    .output_3_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_ce0),
    .output_3_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_we0),
    .output_3_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_d0),
    .output_2_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_address0),
    .output_2_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_ce0),
    .output_2_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_we0),
    .output_2_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_d0),
    .output_1_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_address0),
    .output_1_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_ce0),
    .output_1_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_we0),
    .output_1_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_d0),
    .output_r_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_address0),
    .output_r_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_ce0),
    .output_r_we0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_we0),
    .output_r_d0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_d0),
    .frame_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0),
    .frame_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_ce0),
    .frame_q0(frame_q0),
    .frame_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address1),
    .frame_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_ce1),
    .frame_q1(frame_q1),
    .frame_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address2),
    .frame_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_ce2),
    .frame_q2(frame_q2),
    .frame_1_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0),
    .frame_1_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_ce0),
    .frame_1_q0(frame_1_q0),
    .frame_1_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address1),
    .frame_1_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_ce1),
    .frame_1_q1(frame_1_q1),
    .frame_1_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address2),
    .frame_1_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_ce2),
    .frame_1_q2(frame_1_q2),
    .frame_2_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0),
    .frame_2_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_ce0),
    .frame_2_q0(frame_2_q0),
    .frame_2_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address1),
    .frame_2_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_ce1),
    .frame_2_q1(frame_2_q1),
    .frame_2_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address2),
    .frame_2_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_ce2),
    .frame_2_q2(frame_2_q2),
    .frame_3_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address0),
    .frame_3_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_ce0),
    .frame_3_q0(frame_3_q0),
    .frame_3_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address1),
    .frame_3_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_ce1),
    .frame_3_q1(frame_3_q1),
    .frame_3_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address2),
    .frame_3_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_ce2),
    .frame_3_q2(frame_3_q2),
    .frame_4_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address0),
    .frame_4_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_ce0),
    .frame_4_q0(frame_4_q0),
    .frame_4_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address1),
    .frame_4_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_ce1),
    .frame_4_q1(frame_4_q1),
    .frame_4_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address2),
    .frame_4_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_ce2),
    .frame_4_q2(frame_4_q2),
    .frame_5_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address0),
    .frame_5_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_ce0),
    .frame_5_q0(frame_5_q0),
    .frame_5_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address1),
    .frame_5_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_ce1),
    .frame_5_q1(frame_5_q1),
    .frame_5_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address2),
    .frame_5_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_ce2),
    .frame_5_q2(frame_5_q2),
    .frame_6_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address0),
    .frame_6_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_ce0),
    .frame_6_q0(frame_6_q0),
    .frame_6_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address1),
    .frame_6_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_ce1),
    .frame_6_q1(frame_6_q1),
    .frame_6_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address2),
    .frame_6_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_ce2),
    .frame_6_q2(frame_6_q2),
    .frame_7_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address0),
    .frame_7_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_ce0),
    .frame_7_q0(frame_7_q0),
    .frame_7_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address1),
    .frame_7_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_ce1),
    .frame_7_q1(frame_7_q1),
    .frame_7_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address2),
    .frame_7_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_ce2),
    .frame_7_q2(frame_7_q2),
    .frame_8_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address0),
    .frame_8_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_ce0),
    .frame_8_q0(frame_8_q0),
    .frame_8_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address1),
    .frame_8_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_ce1),
    .frame_8_q1(frame_8_q1),
    .frame_8_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address2),
    .frame_8_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_ce2),
    .frame_8_q2(frame_8_q2),
    .frame_9_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address0),
    .frame_9_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_ce0),
    .frame_9_q0(frame_9_q0),
    .frame_9_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address1),
    .frame_9_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_ce1),
    .frame_9_q1(frame_9_q1),
    .frame_9_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address2),
    .frame_9_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_ce2),
    .frame_9_q2(frame_9_q2),
    .frame_10_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address0),
    .frame_10_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_ce0),
    .frame_10_q0(frame_10_q0),
    .frame_10_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address1),
    .frame_10_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_ce1),
    .frame_10_q1(frame_10_q1),
    .frame_10_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address2),
    .frame_10_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_ce2),
    .frame_10_q2(frame_10_q2),
    .frame_11_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address0),
    .frame_11_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_ce0),
    .frame_11_q0(frame_11_q0),
    .frame_11_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address1),
    .frame_11_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_ce1),
    .frame_11_q1(frame_11_q1),
    .frame_11_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address2),
    .frame_11_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_ce2),
    .frame_11_q2(frame_11_q2),
    .frame_12_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address0),
    .frame_12_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_ce0),
    .frame_12_q0(frame_12_q0),
    .frame_12_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address1),
    .frame_12_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_ce1),
    .frame_12_q1(frame_12_q1),
    .frame_12_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address2),
    .frame_12_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_ce2),
    .frame_12_q2(frame_12_q2),
    .frame_13_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address0),
    .frame_13_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_ce0),
    .frame_13_q0(frame_13_q0),
    .frame_13_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address1),
    .frame_13_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_ce1),
    .frame_13_q1(frame_13_q1),
    .frame_13_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address2),
    .frame_13_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_ce2),
    .frame_13_q2(frame_13_q2),
    .frame_14_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address0),
    .frame_14_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_ce0),
    .frame_14_q0(frame_14_q0),
    .frame_14_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address1),
    .frame_14_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_ce1),
    .frame_14_q1(frame_14_q1),
    .frame_14_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address2),
    .frame_14_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_ce2),
    .frame_14_q2(frame_14_q2),
    .frame_15_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address0),
    .frame_15_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_ce0),
    .frame_15_q0(frame_15_q0),
    .frame_15_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address1),
    .frame_15_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_ce1),
    .frame_15_q1(frame_15_q1),
    .frame_15_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address2),
    .frame_15_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_ce2),
    .frame_15_q2(frame_15_q2),
    .frame_16_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address0),
    .frame_16_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_ce0),
    .frame_16_q0(frame_16_q0),
    .frame_16_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address1),
    .frame_16_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_ce1),
    .frame_16_q1(frame_16_q1),
    .frame_16_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address2),
    .frame_16_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_ce2),
    .frame_16_q2(frame_16_q2),
    .frame_17_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address0),
    .frame_17_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_ce0),
    .frame_17_q0(frame_17_q0),
    .frame_17_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address1),
    .frame_17_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_ce1),
    .frame_17_q1(frame_17_q1),
    .frame_17_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address2),
    .frame_17_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_ce2),
    .frame_17_q2(frame_17_q2),
    .frame_18_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address0),
    .frame_18_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_ce0),
    .frame_18_q0(frame_18_q0),
    .frame_18_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address1),
    .frame_18_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_ce1),
    .frame_18_q1(frame_18_q1),
    .frame_18_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address2),
    .frame_18_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_ce2),
    .frame_18_q2(frame_18_q2),
    .frame_19_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address0),
    .frame_19_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_ce0),
    .frame_19_q0(frame_19_q0),
    .frame_19_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address1),
    .frame_19_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_ce1),
    .frame_19_q1(frame_19_q1),
    .frame_19_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address2),
    .frame_19_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_ce2),
    .frame_19_q2(frame_19_q2),
    .frame_20_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address0),
    .frame_20_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_ce0),
    .frame_20_q0(frame_20_q0),
    .frame_20_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address1),
    .frame_20_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_ce1),
    .frame_20_q1(frame_20_q1),
    .frame_20_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address2),
    .frame_20_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_ce2),
    .frame_20_q2(frame_20_q2),
    .frame_21_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address0),
    .frame_21_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_ce0),
    .frame_21_q0(frame_21_q0),
    .frame_21_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address1),
    .frame_21_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_ce1),
    .frame_21_q1(frame_21_q1),
    .frame_21_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address2),
    .frame_21_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_ce2),
    .frame_21_q2(frame_21_q2),
    .frame_22_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address0),
    .frame_22_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_ce0),
    .frame_22_q0(frame_22_q0),
    .frame_22_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address1),
    .frame_22_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_ce1),
    .frame_22_q1(frame_22_q1),
    .frame_22_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address2),
    .frame_22_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_ce2),
    .frame_22_q2(frame_22_q2),
    .frame_23_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address0),
    .frame_23_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_ce0),
    .frame_23_q0(frame_23_q0),
    .frame_23_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address1),
    .frame_23_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_ce1),
    .frame_23_q1(frame_23_q1),
    .frame_23_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address2),
    .frame_23_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_ce2),
    .frame_23_q2(frame_23_q2),
    .frame_24_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address0),
    .frame_24_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_ce0),
    .frame_24_q0(frame_24_q0),
    .frame_24_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address1),
    .frame_24_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_ce1),
    .frame_24_q1(frame_24_q1),
    .frame_24_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address2),
    .frame_24_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_ce2),
    .frame_24_q2(frame_24_q2),
    .frame_25_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address0),
    .frame_25_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_ce0),
    .frame_25_q0(frame_25_q0),
    .frame_25_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address1),
    .frame_25_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_ce1),
    .frame_25_q1(frame_25_q1),
    .frame_25_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address2),
    .frame_25_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_ce2),
    .frame_25_q2(frame_25_q2),
    .frame_26_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address0),
    .frame_26_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_ce0),
    .frame_26_q0(frame_26_q0),
    .frame_26_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address1),
    .frame_26_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_ce1),
    .frame_26_q1(frame_26_q1),
    .frame_26_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address2),
    .frame_26_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_ce2),
    .frame_26_q2(frame_26_q2),
    .frame_27_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address0),
    .frame_27_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_ce0),
    .frame_27_q0(frame_27_q0),
    .frame_27_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address1),
    .frame_27_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_ce1),
    .frame_27_q1(frame_27_q1),
    .frame_27_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address2),
    .frame_27_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_ce2),
    .frame_27_q2(frame_27_q2),
    .frame_28_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address0),
    .frame_28_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_ce0),
    .frame_28_q0(frame_28_q0),
    .frame_28_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address1),
    .frame_28_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_ce1),
    .frame_28_q1(frame_28_q1),
    .frame_28_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address2),
    .frame_28_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_ce2),
    .frame_28_q2(frame_28_q2),
    .frame_29_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address0),
    .frame_29_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_ce0),
    .frame_29_q0(frame_29_q0),
    .frame_29_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address1),
    .frame_29_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_ce1),
    .frame_29_q1(frame_29_q1),
    .frame_29_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address2),
    .frame_29_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_ce2),
    .frame_29_q2(frame_29_q2),
    .frame_30_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address0),
    .frame_30_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_ce0),
    .frame_30_q0(frame_30_q0),
    .frame_30_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address1),
    .frame_30_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_ce1),
    .frame_30_q1(frame_30_q1),
    .frame_30_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address2),
    .frame_30_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_ce2),
    .frame_30_q2(frame_30_q2),
    .frame_31_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address0),
    .frame_31_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_ce0),
    .frame_31_q0(frame_31_q0),
    .frame_31_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address1),
    .frame_31_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_ce1),
    .frame_31_q1(frame_31_q1),
    .frame_31_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address2),
    .frame_31_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_ce2),
    .frame_31_q2(frame_31_q2),
    .frame_32_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address0),
    .frame_32_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_ce0),
    .frame_32_q0(frame_32_q0),
    .frame_32_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address1),
    .frame_32_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_ce1),
    .frame_32_q1(frame_32_q1),
    .frame_32_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address2),
    .frame_32_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_ce2),
    .frame_32_q2(frame_32_q2),
    .frame_33_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address0),
    .frame_33_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_ce0),
    .frame_33_q0(frame_33_q0),
    .frame_33_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address1),
    .frame_33_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_ce1),
    .frame_33_q1(frame_33_q1),
    .frame_33_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address2),
    .frame_33_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_ce2),
    .frame_33_q2(frame_33_q2),
    .frame_34_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address0),
    .frame_34_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_ce0),
    .frame_34_q0(frame_34_q0),
    .frame_34_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address1),
    .frame_34_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_ce1),
    .frame_34_q1(frame_34_q1),
    .frame_34_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address2),
    .frame_34_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_ce2),
    .frame_34_q2(frame_34_q2),
    .frame_35_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address0),
    .frame_35_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_ce0),
    .frame_35_q0(frame_35_q0),
    .frame_35_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address1),
    .frame_35_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_ce1),
    .frame_35_q1(frame_35_q1),
    .frame_35_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address2),
    .frame_35_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_ce2),
    .frame_35_q2(frame_35_q2),
    .frame_36_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address0),
    .frame_36_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_ce0),
    .frame_36_q0(frame_36_q0),
    .frame_36_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address1),
    .frame_36_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_ce1),
    .frame_36_q1(frame_36_q1),
    .frame_36_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address2),
    .frame_36_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_ce2),
    .frame_36_q2(frame_36_q2),
    .frame_37_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address0),
    .frame_37_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_ce0),
    .frame_37_q0(frame_37_q0),
    .frame_37_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address1),
    .frame_37_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_ce1),
    .frame_37_q1(frame_37_q1),
    .frame_37_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address2),
    .frame_37_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_ce2),
    .frame_37_q2(frame_37_q2),
    .frame_38_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address0),
    .frame_38_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_ce0),
    .frame_38_q0(frame_38_q0),
    .frame_38_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address1),
    .frame_38_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_ce1),
    .frame_38_q1(frame_38_q1),
    .frame_38_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address2),
    .frame_38_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_ce2),
    .frame_38_q2(frame_38_q2),
    .frame_39_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address0),
    .frame_39_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_ce0),
    .frame_39_q0(frame_39_q0),
    .frame_39_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address1),
    .frame_39_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_ce1),
    .frame_39_q1(frame_39_q1),
    .frame_39_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address2),
    .frame_39_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_ce2),
    .frame_39_q2(frame_39_q2),
    .frame_40_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address0),
    .frame_40_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_ce0),
    .frame_40_q0(frame_40_q0),
    .frame_40_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address1),
    .frame_40_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_ce1),
    .frame_40_q1(frame_40_q1),
    .frame_40_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address2),
    .frame_40_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_ce2),
    .frame_40_q2(frame_40_q2),
    .frame_41_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address0),
    .frame_41_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_ce0),
    .frame_41_q0(frame_41_q0),
    .frame_41_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address1),
    .frame_41_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_ce1),
    .frame_41_q1(frame_41_q1),
    .frame_41_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address2),
    .frame_41_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_ce2),
    .frame_41_q2(frame_41_q2),
    .frame_42_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address0),
    .frame_42_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_ce0),
    .frame_42_q0(frame_42_q0),
    .frame_42_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address1),
    .frame_42_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_ce1),
    .frame_42_q1(frame_42_q1),
    .frame_42_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address2),
    .frame_42_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_ce2),
    .frame_42_q2(frame_42_q2),
    .frame_43_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address0),
    .frame_43_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_ce0),
    .frame_43_q0(frame_43_q0),
    .frame_43_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address1),
    .frame_43_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_ce1),
    .frame_43_q1(frame_43_q1),
    .frame_43_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address2),
    .frame_43_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_ce2),
    .frame_43_q2(frame_43_q2),
    .frame_44_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address0),
    .frame_44_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_ce0),
    .frame_44_q0(frame_44_q0),
    .frame_44_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address1),
    .frame_44_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_ce1),
    .frame_44_q1(frame_44_q1),
    .frame_44_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address2),
    .frame_44_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_ce2),
    .frame_44_q2(frame_44_q2),
    .frame_45_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address0),
    .frame_45_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_ce0),
    .frame_45_q0(frame_45_q0),
    .frame_45_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address1),
    .frame_45_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_ce1),
    .frame_45_q1(frame_45_q1),
    .frame_45_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address2),
    .frame_45_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_ce2),
    .frame_45_q2(frame_45_q2),
    .frame_46_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address0),
    .frame_46_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_ce0),
    .frame_46_q0(frame_46_q0),
    .frame_46_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address1),
    .frame_46_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_ce1),
    .frame_46_q1(frame_46_q1),
    .frame_46_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address2),
    .frame_46_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_ce2),
    .frame_46_q2(frame_46_q2),
    .frame_47_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address0),
    .frame_47_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_ce0),
    .frame_47_q0(frame_47_q0),
    .frame_47_address1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address1),
    .frame_47_ce1(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_ce1),
    .frame_47_q1(frame_47_q1),
    .frame_47_address2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address2),
    .frame_47_ce2(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_ce2),
    .frame_47_q2(frame_47_q2)
);

sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8 grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start),
    .ap_done(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_done),
    .ap_idle(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_idle),
    .ap_ready(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_ready),
    .M_AXIS_TREADY(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TREADY),
    .output_r_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_r_address0),
    .output_r_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_r_ce0),
    .output_r_q0(output_q0),
    .output_1_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_1_address0),
    .output_1_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_1_ce0),
    .output_1_q0(output_1_q0),
    .output_2_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_2_address0),
    .output_2_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_2_ce0),
    .output_2_q0(output_2_q0),
    .output_3_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_3_address0),
    .output_3_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_3_ce0),
    .output_3_q0(output_3_q0),
    .output_4_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_4_address0),
    .output_4_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_4_ce0),
    .output_4_q0(output_4_q0),
    .output_5_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_5_address0),
    .output_5_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_5_ce0),
    .output_5_q0(output_5_q0),
    .output_6_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_6_address0),
    .output_6_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_6_ce0),
    .output_6_q0(output_6_q0),
    .output_7_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_7_address0),
    .output_7_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_7_ce0),
    .output_7_q0(output_7_q0),
    .output_8_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_8_address0),
    .output_8_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_8_ce0),
    .output_8_q0(output_8_q0),
    .output_9_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_9_address0),
    .output_9_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_9_ce0),
    .output_9_q0(output_9_q0),
    .output_10_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_10_address0),
    .output_10_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_10_ce0),
    .output_10_q0(output_10_q0),
    .output_11_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_11_address0),
    .output_11_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_11_ce0),
    .output_11_q0(output_11_q0),
    .output_12_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_12_address0),
    .output_12_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_12_ce0),
    .output_12_q0(output_12_q0),
    .output_13_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_13_address0),
    .output_13_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_13_ce0),
    .output_13_q0(output_13_q0),
    .output_14_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_14_address0),
    .output_14_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_14_ce0),
    .output_14_q0(output_14_q0),
    .output_15_address0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0),
    .output_15_ce0(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_ce0),
    .output_15_q0(output_15_q0),
    .M_AXIS_TDATA(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TDATA),
    .M_AXIS_TVALID(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TVALID),
    .M_AXIS_TKEEP(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TKEEP),
    .M_AXIS_TSTRB(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TSTRB),
    .M_AXIS_TLAST(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST)
);

sobel_hls_regslice_both #(
    .DataWidth( 32 ))
regslice_both_S_AXIS_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(S_AXIS_TDATA),
    .vld_in(S_AXIS_TVALID),
    .ack_in(regslice_both_S_AXIS_V_data_V_U_ack_in),
    .data_out(S_AXIS_TDATA_int_regslice),
    .vld_out(S_AXIS_TVALID_int_regslice),
    .ack_out(S_AXIS_TREADY_int_regslice),
    .apdone_blk(regslice_both_S_AXIS_V_data_V_U_apdone_blk)
);

sobel_hls_regslice_both #(
    .DataWidth( 4 ))
regslice_both_S_AXIS_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(S_AXIS_TKEEP),
    .vld_in(S_AXIS_TVALID),
    .ack_in(regslice_both_S_AXIS_V_keep_V_U_ack_in),
    .data_out(S_AXIS_TKEEP_int_regslice),
    .vld_out(regslice_both_S_AXIS_V_keep_V_U_vld_out),
    .ack_out(S_AXIS_TREADY_int_regslice),
    .apdone_blk(regslice_both_S_AXIS_V_keep_V_U_apdone_blk)
);

sobel_hls_regslice_both #(
    .DataWidth( 4 ))
regslice_both_S_AXIS_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(S_AXIS_TSTRB),
    .vld_in(S_AXIS_TVALID),
    .ack_in(regslice_both_S_AXIS_V_strb_V_U_ack_in),
    .data_out(S_AXIS_TSTRB_int_regslice),
    .vld_out(regslice_both_S_AXIS_V_strb_V_U_vld_out),
    .ack_out(S_AXIS_TREADY_int_regslice),
    .apdone_blk(regslice_both_S_AXIS_V_strb_V_U_apdone_blk)
);

sobel_hls_regslice_both #(
    .DataWidth( 1 ))
regslice_both_S_AXIS_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(S_AXIS_TLAST),
    .vld_in(S_AXIS_TVALID),
    .ack_in(regslice_both_S_AXIS_V_last_V_U_ack_in),
    .data_out(S_AXIS_TLAST_int_regslice),
    .vld_out(regslice_both_S_AXIS_V_last_V_U_vld_out),
    .ack_out(S_AXIS_TREADY_int_regslice),
    .apdone_blk(regslice_both_S_AXIS_V_last_V_U_apdone_blk)
);

sobel_hls_regslice_both #(
    .DataWidth( 32 ))
regslice_both_M_AXIS_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TDATA),
    .vld_in(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TVALID),
    .ack_in(M_AXIS_TREADY_int_regslice),
    .data_out(M_AXIS_TDATA),
    .vld_out(regslice_both_M_AXIS_V_data_V_U_vld_out),
    .ack_out(M_AXIS_TREADY),
    .apdone_blk(regslice_both_M_AXIS_V_data_V_U_apdone_blk)
);

sobel_hls_regslice_both #(
    .DataWidth( 4 ))
regslice_both_M_AXIS_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TKEEP),
    .vld_in(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TVALID),
    .ack_in(regslice_both_M_AXIS_V_keep_V_U_ack_in_dummy),
    .data_out(M_AXIS_TKEEP),
    .vld_out(regslice_both_M_AXIS_V_keep_V_U_vld_out),
    .ack_out(M_AXIS_TREADY),
    .apdone_blk(regslice_both_M_AXIS_V_keep_V_U_apdone_blk)
);

sobel_hls_regslice_both #(
    .DataWidth( 4 ))
regslice_both_M_AXIS_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TSTRB),
    .vld_in(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TVALID),
    .ack_in(regslice_both_M_AXIS_V_strb_V_U_ack_in_dummy),
    .data_out(M_AXIS_TSTRB),
    .vld_out(regslice_both_M_AXIS_V_strb_V_U_vld_out),
    .ack_out(M_AXIS_TREADY),
    .apdone_blk(regslice_both_M_AXIS_V_strb_V_U_apdone_blk)
);

sobel_hls_regslice_both #(
    .DataWidth( 1 ))
regslice_both_M_AXIS_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TLAST),
    .vld_in(grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TVALID),
    .ack_in(regslice_both_M_AXIS_V_last_V_U_ack_in_dummy),
    .data_out(M_AXIS_TLAST),
    .vld_out(regslice_both_M_AXIS_V_last_V_U_vld_out),
    .ack_out(M_AXIS_TREADY),
    .apdone_blk(regslice_both_M_AXIS_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state2) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg <= 1'b1;
        end else if ((grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_ready == 1'b1)) begin
            grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg <= 1'b1;
        end else if ((grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_ready == 1'b1)) begin
            grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state6) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg <= 1'b1;
        end else if ((grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_ready == 1'b1)) begin
            grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        S_AXIS_TREADY_int_regslice = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_S_AXIS_TREADY;
    end else begin
        S_AXIS_TREADY_int_regslice = 1'b0;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_M_AXIS_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_10_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_10_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_address0;
    end else begin
        frame_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_10_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_10_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_ce0;
    end else begin
        frame_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_10_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_ce1;
    end else begin
        frame_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_10_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_10_ce2;
    end else begin
        frame_10_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_10_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_10_we0;
    end else begin
        frame_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_11_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_11_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_address0;
    end else begin
        frame_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_11_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_11_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_ce0;
    end else begin
        frame_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_11_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_ce1;
    end else begin
        frame_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_11_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_11_ce2;
    end else begin
        frame_11_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_11_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_11_we0;
    end else begin
        frame_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_12_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_12_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_address0;
    end else begin
        frame_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_12_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_12_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_ce0;
    end else begin
        frame_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_12_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_ce1;
    end else begin
        frame_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_12_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_12_ce2;
    end else begin
        frame_12_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_12_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_12_we0;
    end else begin
        frame_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_13_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_13_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_address0;
    end else begin
        frame_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_13_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_13_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_ce0;
    end else begin
        frame_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_13_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_ce1;
    end else begin
        frame_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_13_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_13_ce2;
    end else begin
        frame_13_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_13_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_13_we0;
    end else begin
        frame_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_14_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_14_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_address0;
    end else begin
        frame_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_14_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_14_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_ce0;
    end else begin
        frame_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_14_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_ce1;
    end else begin
        frame_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_14_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_14_ce2;
    end else begin
        frame_14_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_14_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_14_we0;
    end else begin
        frame_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_15_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_15_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_address0;
    end else begin
        frame_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_15_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_15_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_ce0;
    end else begin
        frame_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_15_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_ce1;
    end else begin
        frame_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_15_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_15_ce2;
    end else begin
        frame_15_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_15_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_15_we0;
    end else begin
        frame_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_16_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_16_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_address0;
    end else begin
        frame_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_16_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_16_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_ce0;
    end else begin
        frame_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_16_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_ce1;
    end else begin
        frame_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_16_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_16_ce2;
    end else begin
        frame_16_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_16_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_16_we0;
    end else begin
        frame_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_17_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_17_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_address0;
    end else begin
        frame_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_17_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_17_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_ce0;
    end else begin
        frame_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_17_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_ce1;
    end else begin
        frame_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_17_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_17_ce2;
    end else begin
        frame_17_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_17_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_17_we0;
    end else begin
        frame_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_18_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_18_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_address0;
    end else begin
        frame_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_18_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_18_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_ce0;
    end else begin
        frame_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_18_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_ce1;
    end else begin
        frame_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_18_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_18_ce2;
    end else begin
        frame_18_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_18_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_18_we0;
    end else begin
        frame_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_19_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_19_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_address0;
    end else begin
        frame_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_19_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_19_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_ce0;
    end else begin
        frame_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_19_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_ce1;
    end else begin
        frame_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_19_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_19_ce2;
    end else begin
        frame_19_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_19_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_19_we0;
    end else begin
        frame_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_1_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_1_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_address0;
    end else begin
        frame_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_1_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_1_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_ce0;
    end else begin
        frame_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_1_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_ce1;
    end else begin
        frame_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_1_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_1_ce2;
    end else begin
        frame_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_1_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_1_we0;
    end else begin
        frame_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_20_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_20_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_address0;
    end else begin
        frame_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_20_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_20_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_ce0;
    end else begin
        frame_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_20_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_ce1;
    end else begin
        frame_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_20_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_20_ce2;
    end else begin
        frame_20_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_20_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_20_we0;
    end else begin
        frame_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_21_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_21_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_address0;
    end else begin
        frame_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_21_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_21_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_ce0;
    end else begin
        frame_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_21_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_ce1;
    end else begin
        frame_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_21_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_21_ce2;
    end else begin
        frame_21_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_21_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_21_we0;
    end else begin
        frame_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_22_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_22_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_address0;
    end else begin
        frame_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_22_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_22_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_ce0;
    end else begin
        frame_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_22_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_ce1;
    end else begin
        frame_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_22_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_22_ce2;
    end else begin
        frame_22_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_22_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_22_we0;
    end else begin
        frame_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_23_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_23_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_address0;
    end else begin
        frame_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_23_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_23_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_ce0;
    end else begin
        frame_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_23_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_ce1;
    end else begin
        frame_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_23_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_23_ce2;
    end else begin
        frame_23_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_23_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_23_we0;
    end else begin
        frame_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_24_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_24_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_address0;
    end else begin
        frame_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_24_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_24_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_ce0;
    end else begin
        frame_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_24_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_ce1;
    end else begin
        frame_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_24_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_24_ce2;
    end else begin
        frame_24_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_24_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_24_we0;
    end else begin
        frame_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_25_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_25_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_address0;
    end else begin
        frame_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_25_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_25_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_ce0;
    end else begin
        frame_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_25_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_ce1;
    end else begin
        frame_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_25_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_25_ce2;
    end else begin
        frame_25_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_25_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_25_we0;
    end else begin
        frame_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_26_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_26_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_address0;
    end else begin
        frame_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_26_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_26_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_ce0;
    end else begin
        frame_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_26_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_ce1;
    end else begin
        frame_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_26_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_26_ce2;
    end else begin
        frame_26_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_26_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_26_we0;
    end else begin
        frame_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_27_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_27_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_address0;
    end else begin
        frame_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_27_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_27_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_ce0;
    end else begin
        frame_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_27_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_ce1;
    end else begin
        frame_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_27_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_27_ce2;
    end else begin
        frame_27_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_27_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_27_we0;
    end else begin
        frame_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_28_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_28_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_address0;
    end else begin
        frame_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_28_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_28_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_ce0;
    end else begin
        frame_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_28_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_ce1;
    end else begin
        frame_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_28_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_28_ce2;
    end else begin
        frame_28_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_28_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_28_we0;
    end else begin
        frame_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_29_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_29_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_address0;
    end else begin
        frame_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_29_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_29_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_ce0;
    end else begin
        frame_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_29_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_ce1;
    end else begin
        frame_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_29_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_29_ce2;
    end else begin
        frame_29_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_29_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_29_we0;
    end else begin
        frame_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_2_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_2_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_address0;
    end else begin
        frame_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_2_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_2_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_ce0;
    end else begin
        frame_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_2_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_ce1;
    end else begin
        frame_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_2_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_2_ce2;
    end else begin
        frame_2_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_2_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_2_we0;
    end else begin
        frame_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_30_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_30_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_address0;
    end else begin
        frame_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_30_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_30_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_ce0;
    end else begin
        frame_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_30_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_ce1;
    end else begin
        frame_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_30_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_30_ce2;
    end else begin
        frame_30_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_30_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_30_we0;
    end else begin
        frame_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_31_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_31_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_address0;
    end else begin
        frame_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_31_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_31_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_ce0;
    end else begin
        frame_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_31_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_ce1;
    end else begin
        frame_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_31_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_31_ce2;
    end else begin
        frame_31_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_31_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_31_we0;
    end else begin
        frame_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_32_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_32_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_address0;
    end else begin
        frame_32_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_32_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_32_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_ce0;
    end else begin
        frame_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_32_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_ce1;
    end else begin
        frame_32_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_32_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_32_ce2;
    end else begin
        frame_32_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_32_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_32_we0;
    end else begin
        frame_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_33_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_33_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_address0;
    end else begin
        frame_33_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_33_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_33_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_ce0;
    end else begin
        frame_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_33_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_ce1;
    end else begin
        frame_33_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_33_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_33_ce2;
    end else begin
        frame_33_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_33_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_33_we0;
    end else begin
        frame_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_34_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_34_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_address0;
    end else begin
        frame_34_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_34_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_34_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_ce0;
    end else begin
        frame_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_34_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_ce1;
    end else begin
        frame_34_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_34_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_34_ce2;
    end else begin
        frame_34_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_34_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_34_we0;
    end else begin
        frame_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_35_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_35_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_address0;
    end else begin
        frame_35_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_35_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_35_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_ce0;
    end else begin
        frame_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_35_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_ce1;
    end else begin
        frame_35_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_35_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_35_ce2;
    end else begin
        frame_35_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_35_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_35_we0;
    end else begin
        frame_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_36_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_36_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_address0;
    end else begin
        frame_36_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_36_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_36_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_ce0;
    end else begin
        frame_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_36_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_ce1;
    end else begin
        frame_36_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_36_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_36_ce2;
    end else begin
        frame_36_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_36_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_36_we0;
    end else begin
        frame_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_37_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_37_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_address0;
    end else begin
        frame_37_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_37_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_37_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_ce0;
    end else begin
        frame_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_37_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_ce1;
    end else begin
        frame_37_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_37_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_37_ce2;
    end else begin
        frame_37_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_37_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_37_we0;
    end else begin
        frame_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_38_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_38_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_address0;
    end else begin
        frame_38_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_38_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_38_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_ce0;
    end else begin
        frame_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_38_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_ce1;
    end else begin
        frame_38_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_38_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_38_ce2;
    end else begin
        frame_38_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_38_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_38_we0;
    end else begin
        frame_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_39_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_39_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_address0;
    end else begin
        frame_39_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_39_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_39_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_ce0;
    end else begin
        frame_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_39_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_ce1;
    end else begin
        frame_39_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_39_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_39_ce2;
    end else begin
        frame_39_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_39_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_39_we0;
    end else begin
        frame_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_3_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_3_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_address0;
    end else begin
        frame_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_3_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_3_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_ce0;
    end else begin
        frame_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_3_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_ce1;
    end else begin
        frame_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_3_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_3_ce2;
    end else begin
        frame_3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_3_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_3_we0;
    end else begin
        frame_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_40_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_40_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_address0;
    end else begin
        frame_40_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_40_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_40_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_ce0;
    end else begin
        frame_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_40_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_ce1;
    end else begin
        frame_40_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_40_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_40_ce2;
    end else begin
        frame_40_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_40_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_40_we0;
    end else begin
        frame_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_41_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_41_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_address0;
    end else begin
        frame_41_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_41_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_41_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_ce0;
    end else begin
        frame_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_41_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_ce1;
    end else begin
        frame_41_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_41_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_41_ce2;
    end else begin
        frame_41_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_41_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_41_we0;
    end else begin
        frame_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_42_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_42_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_address0;
    end else begin
        frame_42_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_42_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_42_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_ce0;
    end else begin
        frame_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_42_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_ce1;
    end else begin
        frame_42_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_42_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_42_ce2;
    end else begin
        frame_42_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_42_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_42_we0;
    end else begin
        frame_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_43_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_43_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_address0;
    end else begin
        frame_43_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_43_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_43_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_ce0;
    end else begin
        frame_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_43_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_ce1;
    end else begin
        frame_43_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_43_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_43_ce2;
    end else begin
        frame_43_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_43_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_43_we0;
    end else begin
        frame_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_44_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_44_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_address0;
    end else begin
        frame_44_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_44_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_44_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_ce0;
    end else begin
        frame_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_44_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_ce1;
    end else begin
        frame_44_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_44_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_44_ce2;
    end else begin
        frame_44_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_44_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_44_we0;
    end else begin
        frame_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_45_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_45_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_address0;
    end else begin
        frame_45_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_45_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_45_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_ce0;
    end else begin
        frame_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_45_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_ce1;
    end else begin
        frame_45_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_45_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_45_ce2;
    end else begin
        frame_45_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_45_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_45_we0;
    end else begin
        frame_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_46_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_46_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_address0;
    end else begin
        frame_46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_46_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_46_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_ce0;
    end else begin
        frame_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_46_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_ce1;
    end else begin
        frame_46_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_46_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_46_ce2;
    end else begin
        frame_46_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_46_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_46_we0;
    end else begin
        frame_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_47_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_47_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_address0;
    end else begin
        frame_47_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_47_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_47_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_ce0;
    end else begin
        frame_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_47_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_ce1;
    end else begin
        frame_47_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_47_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_47_ce2;
    end else begin
        frame_47_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_47_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_47_we0;
    end else begin
        frame_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_4_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_4_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_address0;
    end else begin
        frame_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_4_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_4_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_ce0;
    end else begin
        frame_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_4_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_ce1;
    end else begin
        frame_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_4_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_4_ce2;
    end else begin
        frame_4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_4_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_4_we0;
    end else begin
        frame_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_5_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_5_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_address0;
    end else begin
        frame_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_5_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_5_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_ce0;
    end else begin
        frame_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_5_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_ce1;
    end else begin
        frame_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_5_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_5_ce2;
    end else begin
        frame_5_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_5_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_5_we0;
    end else begin
        frame_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_6_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_6_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_address0;
    end else begin
        frame_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_6_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_6_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_ce0;
    end else begin
        frame_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_6_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_ce1;
    end else begin
        frame_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_6_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_6_ce2;
    end else begin
        frame_6_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_6_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_6_we0;
    end else begin
        frame_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_7_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_7_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_address0;
    end else begin
        frame_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_7_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_7_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_ce0;
    end else begin
        frame_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_7_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_ce1;
    end else begin
        frame_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_7_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_7_ce2;
    end else begin
        frame_7_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_7_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_7_we0;
    end else begin
        frame_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_8_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_8_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_address0;
    end else begin
        frame_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_8_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_8_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_ce0;
    end else begin
        frame_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_8_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_ce1;
    end else begin
        frame_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_8_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_8_ce2;
    end else begin
        frame_8_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_8_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_8_we0;
    end else begin
        frame_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_9_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_9_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_address0;
    end else begin
        frame_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_9_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_9_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_ce0;
    end else begin
        frame_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_9_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_ce1;
    end else begin
        frame_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_9_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_9_ce2;
    end else begin
        frame_9_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_9_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_9_we0;
    end else begin
        frame_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_address0;
    end else begin
        frame_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_ce0;
    end else begin
        frame_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_ce1 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_ce1;
    end else begin
        frame_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        frame_ce2 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_frame_ce2;
    end else begin
        frame_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_frame_we0;
    end else begin
        frame_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_10_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_10_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_address0;
    end else begin
        output_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_10_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_10_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_ce0;
    end else begin
        output_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_10_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_10_we0;
    end else begin
        output_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_11_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_11_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_address0;
    end else begin
        output_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_11_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_11_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_ce0;
    end else begin
        output_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_11_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_11_we0;
    end else begin
        output_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_12_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_12_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_address0;
    end else begin
        output_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_12_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_12_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_ce0;
    end else begin
        output_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_12_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_12_we0;
    end else begin
        output_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_13_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_13_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_address0;
    end else begin
        output_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_13_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_13_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_ce0;
    end else begin
        output_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_13_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_13_we0;
    end else begin
        output_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_14_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_14_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_address0;
    end else begin
        output_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_14_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_14_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_ce0;
    end else begin
        output_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_14_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_14_we0;
    end else begin
        output_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_15_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_15_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_address0;
    end else begin
        output_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_15_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_15_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_ce0;
    end else begin
        output_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_15_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_15_we0;
    end else begin
        output_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_1_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_1_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_address0;
    end else begin
        output_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_1_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_1_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_ce0;
    end else begin
        output_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_1_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_1_we0;
    end else begin
        output_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_2_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_2_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_address0;
    end else begin
        output_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_2_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_2_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_ce0;
    end else begin
        output_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_2_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_2_we0;
    end else begin
        output_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_3_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_3_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_address0;
    end else begin
        output_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_3_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_3_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_ce0;
    end else begin
        output_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_3_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_3_we0;
    end else begin
        output_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_4_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_4_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_address0;
    end else begin
        output_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_4_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_4_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_ce0;
    end else begin
        output_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_4_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_4_we0;
    end else begin
        output_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_5_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_5_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_address0;
    end else begin
        output_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_5_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_5_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_ce0;
    end else begin
        output_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_5_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_5_we0;
    end else begin
        output_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_6_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_6_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_address0;
    end else begin
        output_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_6_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_6_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_ce0;
    end else begin
        output_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_6_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_6_we0;
    end else begin
        output_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_7_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_7_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_address0;
    end else begin
        output_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_7_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_7_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_ce0;
    end else begin
        output_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_7_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_7_we0;
    end else begin
        output_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_8_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_8_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_address0;
    end else begin
        output_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_8_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_8_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_ce0;
    end else begin
        output_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_8_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_8_we0;
    end else begin
        output_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_9_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_9_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_address0;
    end else begin
        output_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_9_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_9_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_ce0;
    end else begin
        output_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_9_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_9_we0;
    end else begin
        output_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_address0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_address0;
    end else begin
        output_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        output_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_output_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        output_ce0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_ce0;
    end else begin
        output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_we0 = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_output_r_we0;
    end else begin
        output_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((regslice_both_M_AXIS_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_AXIS_TVALID = regslice_both_M_AXIS_V_data_V_U_vld_out;

assign M_AXIS_TVALID_int_regslice = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TVALID;

assign S_AXIS_TREADY = regslice_both_S_AXIS_V_data_V_U_ack_in;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

assign ap_NS_fsm_state6 = ap_NS_fsm[32'd5];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start = grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_312_ap_start_reg;

assign grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start = grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_372_ap_start_reg;

assign grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_M_AXIS_TREADY = (ap_CS_fsm_state7 & M_AXIS_TREADY_int_regslice);

assign grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start = grp_sobel_hls_Pipeline_VITIS_LOOP_55_7_VITIS_LOOP_56_8_fu_440_ap_start_reg;


reg find_kernel_block = 0;
// synthesis translate_off
`include "sobel_hls_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //sobel_hls

