Fitter report for nios2_quartus2_project
Tue May 23 14:45:01 2023
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3mf1:auto_generated|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Tue May 23 14:45:01 2023      ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; nios2_quartus2_project                     ;
; Top-level Entity Name              ; nios2_quartus2_project                     ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 2,388 / 22,320 ( 11 % )                    ;
;     Total combinational functions  ; 2,205 / 22,320 ( 10 % )                    ;
;     Dedicated logic registers      ; 1,394 / 22,320 ( 6 % )                     ;
; Total registers                    ; 1394                                       ;
; Total pins                         ; 3 / 154 ( 2 % )                            ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 192,384 / 608,256 ( 32 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 1.8 V                                 ;                                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.64        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  21.4%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                               ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0] ; PORTBDATAOUT     ;                       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1] ; PORTBDATAOUT     ;                       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2] ; PORTBDATAOUT     ;                       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3] ; PORTBDATAOUT     ;                       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4] ; PORTBDATAOUT     ;                       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5] ; PORTBDATAOUT     ;                       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6] ; PORTBDATAOUT     ;                       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7] ; PORTBDATAOUT     ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                   ;
+--------------+------------------------+--------------+---------------+---------------+----------------+
; Name         ; Ignored Entity         ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+--------------+------------------------+--------------+---------------+---------------+----------------+
; Location     ;                        ;              ; ADC_CS_N      ; PIN_A10       ; QSF Assignment ;
; Location     ;                        ;              ; ADC_SADDR     ; PIN_B10       ; QSF Assignment ;
; Location     ;                        ;              ; ADC_SCLK      ; PIN_B14       ; QSF Assignment ;
; Location     ;                        ;              ; ADC_SDAT      ; PIN_A9        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[0]  ; PIN_P2        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[10] ; PIN_N2        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[11] ; PIN_N1        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[12] ; PIN_L4        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[1]  ; PIN_N5        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[2]  ; PIN_N6        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[3]  ; PIN_M8        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[4]  ; PIN_P8        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[5]  ; PIN_T7        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[6]  ; PIN_N8        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[7]  ; PIN_T6        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[8]  ; PIN_R1        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_ADDR[9]  ; PIN_P1        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_BA[0]    ; PIN_M7        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_BA[1]    ; PIN_M6        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_CAS_N    ; PIN_L1        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_CKE      ; PIN_L7        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_CLK      ; PIN_R4        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_CS_N     ; PIN_P6        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQM[0]   ; PIN_R6        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQM[1]   ; PIN_T5        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[0]    ; PIN_G2        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[10]   ; PIN_T3        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[11]   ; PIN_R3        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[12]   ; PIN_R5        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[13]   ; PIN_P3        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[14]   ; PIN_N3        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[15]   ; PIN_K1        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[1]    ; PIN_G1        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[2]    ; PIN_L8        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[3]    ; PIN_K5        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[4]    ; PIN_K2        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[5]    ; PIN_J2        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[6]    ; PIN_J1        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[7]    ; PIN_R7        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[8]    ; PIN_T4        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_DQ[9]    ; PIN_T2        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_RAS_N    ; PIN_L2        ; QSF Assignment ;
; Location     ;                        ;              ; DRAM_WE_N     ; PIN_C2        ; QSF Assignment ;
; Location     ;                        ;              ; EPCS_ASDO     ; PIN_C1        ; QSF Assignment ;
; Location     ;                        ;              ; EPCS_DATA0    ; PIN_H2        ; QSF Assignment ;
; Location     ;                        ;              ; EPCS_DCLK     ; PIN_H1        ; QSF Assignment ;
; Location     ;                        ;              ; EPCS_NCSO     ; PIN_D2        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[0]     ; PIN_D3        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[10]    ; PIN_B6        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[11]    ; PIN_A6        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[12]    ; PIN_B7        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[13]    ; PIN_D6        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[14]    ; PIN_A7        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[15]    ; PIN_C6        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[16]    ; PIN_C8        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[17]    ; PIN_E6        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[18]    ; PIN_E7        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[19]    ; PIN_D8        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[1]     ; PIN_C3        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[20]    ; PIN_E8        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[21]    ; PIN_F8        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[22]    ; PIN_F9        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[23]    ; PIN_E9        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[24]    ; PIN_C9        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[25]    ; PIN_D9        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[26]    ; PIN_E11       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[27]    ; PIN_E10       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[28]    ; PIN_C11       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[29]    ; PIN_B11       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[2]     ; PIN_A2        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[30]    ; PIN_A12       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[31]    ; PIN_D11       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[32]    ; PIN_D12       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[33]    ; PIN_B12       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[3]     ; PIN_A3        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[4]     ; PIN_B3        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[5]     ; PIN_B4        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[6]     ; PIN_A4        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[7]     ; PIN_B5        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[8]     ; PIN_A5        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0[9]     ; PIN_D5        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_IN[0]  ; PIN_A8        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_0_IN[1]  ; PIN_B8        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[0]     ; PIN_F13       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[10]    ; PIN_P11       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[11]    ; PIN_R10       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[12]    ; PIN_N12       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[13]    ; PIN_P9        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[14]    ; PIN_N9        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[15]    ; PIN_N11       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[16]    ; PIN_L16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[17]    ; PIN_K16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[18]    ; PIN_R16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[19]    ; PIN_L15       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[1]     ; PIN_T15       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[20]    ; PIN_P15       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[21]    ; PIN_P16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[22]    ; PIN_R14       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[23]    ; PIN_N16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[24]    ; PIN_N15       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[25]    ; PIN_P14       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[26]    ; PIN_L14       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[27]    ; PIN_N14       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[28]    ; PIN_M10       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[29]    ; PIN_L13       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[2]     ; PIN_T14       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[30]    ; PIN_J16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[31]    ; PIN_K15       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[32]    ; PIN_J13       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[33]    ; PIN_J14       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[3]     ; PIN_T13       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[4]     ; PIN_R13       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[5]     ; PIN_T12       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[6]     ; PIN_R12       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[7]     ; PIN_T11       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[8]     ; PIN_T10       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1[9]     ; PIN_R11       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_IN[0]  ; PIN_T9        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_1_IN[1]  ; PIN_R9        ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[0]     ; PIN_A14       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[10]    ; PIN_F14       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[11]    ; PIN_G16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[12]    ; PIN_G15       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[1]     ; PIN_B16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[2]     ; PIN_C14       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[3]     ; PIN_C16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[4]     ; PIN_C15       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[5]     ; PIN_D16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[6]     ; PIN_D15       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[7]     ; PIN_D14       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[8]     ; PIN_F15       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2[9]     ; PIN_F16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2_IN[0]  ; PIN_E15       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2_IN[1]  ; PIN_E16       ; QSF Assignment ;
; Location     ;                        ;              ; GPIO_2_IN[2]  ; PIN_M16       ; QSF Assignment ;
; Location     ;                        ;              ; G_SENSOR_CS_N ; PIN_G5        ; QSF Assignment ;
; Location     ;                        ;              ; G_SENSOR_INT  ; PIN_M2        ; QSF Assignment ;
; Location     ;                        ;              ; I2C_SCLK      ; PIN_F2        ; QSF Assignment ;
; Location     ;                        ;              ; I2C_SDAT      ; PIN_F1        ; QSF Assignment ;
; Location     ;                        ;              ; LED[0]        ; PIN_A15       ; QSF Assignment ;
; Location     ;                        ;              ; LED[1]        ; PIN_A13       ; QSF Assignment ;
; Location     ;                        ;              ; LED[2]        ; PIN_B13       ; QSF Assignment ;
; Location     ;                        ;              ; LED[3]        ; PIN_A11       ; QSF Assignment ;
; Location     ;                        ;              ; LED[4]        ; PIN_D1        ; QSF Assignment ;
; Location     ;                        ;              ; LED[5]        ; PIN_F3        ; QSF Assignment ;
; Location     ;                        ;              ; LED[6]        ; PIN_B1        ; QSF Assignment ;
; Location     ;                        ;              ; LED[7]        ; PIN_L3        ; QSF Assignment ;
; Location     ;                        ;              ; SW[0]         ; PIN_M1        ; QSF Assignment ;
; Location     ;                        ;              ; SW[1]         ; PIN_T8        ; QSF Assignment ;
; Location     ;                        ;              ; SW[2]         ; PIN_B9        ; QSF Assignment ;
; Location     ;                        ;              ; SW[3]         ; PIN_M15       ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; ADC_CS_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; ADC_SADDR     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; ADC_SCLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; ADC_SDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[10] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[11] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[12] ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[3]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[4]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[5]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[6]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[7]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[8]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_ADDR[9]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_BA[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_BA[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_CAS_N    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_CKE      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_CLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_CS_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQM[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQM[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[10]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[11]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[12]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[13]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[14]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[15]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_DQ[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_RAS_N    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; DRAM_WE_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; EPCS_ASDO     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; EPCS_DATA0    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; EPCS_DCLK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; EPCS_NCSO     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[20]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[21]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[22]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[23]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[24]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[25]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[26]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[27]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[28]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[29]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[30]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[31]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[32]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[33]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_0_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[20]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[21]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[22]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[23]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[24]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[25]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[26]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[27]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[28]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[29]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[30]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[31]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[32]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[33]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_1_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2_IN[0]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2_IN[1]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; GPIO_2_IN[2]  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; G_SENSOR_CS_N ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; G_SENSOR_INT  ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; I2C_SCLK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; I2C_SDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; LED[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; LED[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; LED[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; LED[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; LED[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; LED[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; LED[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; LED[7]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; SW[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; SW[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; SW[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ; nios2_quartus2_project ;              ; SW[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+------------------------+--------------+---------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3821 ) ; 0.00 % ( 0 / 3821 )        ; 0.00 % ( 0 / 3821 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3821 ) ; 0.00 % ( 0 / 3821 )        ; 0.00 % ( 0 / 3821 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3559 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 254 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,388 / 22,320 ( 11 % )    ;
;     -- Combinational with no register       ; 994                        ;
;     -- Register only                        ; 183                        ;
;     -- Combinational with a register        ; 1211                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1111                       ;
;     -- 3 input functions                    ; 663                        ;
;     -- <=2 input functions                  ; 431                        ;
;     -- Register only                        ; 183                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1979                       ;
;     -- arithmetic mode                      ; 226                        ;
;                                             ;                            ;
; Total registers*                            ; 1,394 / 23,018 ( 6 % )     ;
;     -- Dedicated logic registers            ; 1,394 / 22,320 ( 6 % )     ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 176 / 1,395 ( 13 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 3 / 154 ( 2 % )            ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 4                          ;
; M9Ks                                        ; 40 / 66 ( 61 % )           ;
; Total block memory bits                     ; 192,384 / 608,256 ( 32 % ) ;
; Total block memory implementation bits      ; 368,640 / 608,256 ( 61 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 4 / 20 ( 20 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 4%               ;
; Peak interconnect usage (total/H/V)         ; 28% / 25% / 33%            ;
; Maximum fan-out                             ; 1256                       ;
; Highest non-global fan-out                  ; 433                        ;
; Total fan-out                               ; 13448                      ;
; Average fan-out                             ; 3.54                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 2217 / 22320 ( 10 % ) ; 171 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 920                   ; 74                    ; 0                              ;
;     -- Register only                        ; 169                   ; 14                    ; 0                              ;
;     -- Combinational with a register        ; 1128                  ; 83                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 1043                  ; 68                    ; 0                              ;
;     -- 3 input functions                    ; 617                   ; 46                    ; 0                              ;
;     -- <=2 input functions                  ; 388                   ; 43                    ; 0                              ;
;     -- Register only                        ; 169                   ; 14                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 1830                  ; 149                   ; 0                              ;
;     -- arithmetic mode                      ; 218                   ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 1297                  ; 97                    ; 0                              ;
;     -- Dedicated logic registers            ; 1297 / 22320 ( 6 % )  ; 97 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 161 / 1395 ( 12 % )   ; 16 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 3                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 192384                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 368640                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 40 / 66 ( 60 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 270                   ; 141                   ; 0                              ;
;     -- Registered Input Connections         ; 131                   ; 105                   ; 0                              ;
;     -- Output Connections                   ; 236                   ; 175                   ; 0                              ;
;     -- Registered Output Connections        ; 4                     ; 174                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 12770                 ; 1013                  ; 4                              ;
;     -- Registered Connections               ; 4588                  ; 703                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 192                   ; 314                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 314                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 43                    ; 23                    ; 0                              ;
;     -- Output Ports                         ; 7                     ; 40                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 9                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 26                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; R8    ; 3        ; 27           ; 0            ; 21           ; 1256                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[0]   ; J15   ; 5        ; 53           ; 14           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[1]   ; E1    ; 1        ; 0            ; 16           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; KEY[0]                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 14 ( 29 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 16 ( 0 % )  ; 1.8V          ; --           ;
; 3        ; 1 / 25 ( 4 % )  ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )  ; 1.8V          ; --           ;
; 5        ; 1 / 18 ( 6 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 13 ( 8 % )  ; 1.8V          ; --           ;
; 7        ; 0 / 24 ( 0 % )  ; 1.8V          ; --           ;
; 8        ; 0 / 24 ( 0 % )  ; 1.8V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; KEY[1]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 1.8 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; KEY[0]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 1.8V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                             ; Library Name     ;
+------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |nios2_quartus2_project                                                                                          ; 2388 (1)    ; 1394 (0)                  ; 0 (0)         ; 192384      ; 40   ; 0            ; 0       ; 0         ; 3    ; 0            ; 994 (1)      ; 183 (0)           ; 1211 (0)         ; |nios2_quartus2_project                                                                                                                                                                                                                                                                                                                                                                         ; work             ;
;    |Assignment4_Qsys:inst|                                                                                       ; 2216 (0)    ; 1297 (0)                  ; 0 (0)         ; 192384      ; 40   ; 0            ; 0       ; 0         ; 0    ; 0            ; 919 (0)      ; 169 (0)           ; 1128 (0)         ; |nios2_quartus2_project|Assignment4_Qsys:inst                                                                                                                                                                                                                                                                                                                                                   ; assignment4_qsys ;
;       |Assignment4_Qsys_cpu:cpu|                                                                                 ; 1549 (1093) ; 892 (622)                 ; 0 (0)         ; 27520       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 657 (471)    ; 97 (49)           ; 795 (573)        ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; Assignment4_Qsys ;
;          |Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|                                      ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data                                                                                                                                                                                                                                                         ; Assignment4_Qsys ;
;             |altsyncram:the_altsyncram|                                                                          ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work             ;
;                |altsyncram_rkf1:auto_generated|                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_rkf1:auto_generated                                                                                                                                                                                                ; work             ;
;          |Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 896         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag                                                                                                                                                                                                                                                           ; Assignment4_Qsys ;
;             |altsyncram:the_altsyncram|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 896         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                 ; work             ;
;                |altsyncram_81k1:auto_generated|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 896         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_81k1:auto_generated                                                                                                                                                                                                  ; work             ;
;          |Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|                                     ; 388 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (4)      ; 48 (5)            ; 221 (75)         ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci                                                                                                                                                                                                                                                        ; Assignment4_Qsys ;
;             |Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|  ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 41 (0)            ; 55 (0)           ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper                                                                                                                                                      ; Assignment4_Qsys ;
;                |Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk| ; 50 (46)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 37 (35)           ; 12 (10)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk                                                      ; Assignment4_Qsys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work             ;
;                |Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|       ; 86 (82)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 4 (0)             ; 43 (43)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck                                                            ; Assignment4_Qsys ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work             ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                         ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work             ;
;                |sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy                                                                                    ; work             ;
;             |Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|                    ; 12 (12)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg                                                                                                                                                                        ; Assignment4_Qsys ;
;             |Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break|                      ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break                                                                                                                                                                          ; Assignment4_Qsys ;
;             |Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|                      ; 10 (8)      ; 8 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 8 (8)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug                                                                                                                                                                          ; Assignment4_Qsys ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                      ; work             ;
;             |Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|                            ; 116 (116)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 51 (51)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem                                                                                                                                                                                ; Assignment4_Qsys ;
;                |Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram                                                                                                   ; Assignment4_Qsys ;
;                   |altsyncram:the_altsyncram|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work             ;
;                      |altsyncram_dgb1:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dgb1:auto_generated                                          ; work             ;
;          |Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a                                                                                                                                                                                                                                         ; Assignment4_Qsys ;
;             |altsyncram:the_altsyncram|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work             ;
;                |altsyncram_dqj1:auto_generated|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_dqj1:auto_generated                                                                                                                                                                                ; work             ;
;          |Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b                                                                                                                                                                                                                                         ; Assignment4_Qsys ;
;             |altsyncram:the_altsyncram|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work             ;
;                |altsyncram_eqj1:auto_generated|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_eqj1:auto_generated                                                                                                                                                                                ; work             ;
;          |lpm_add_sub:Add8|                                                                                      ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                                         ; work             ;
;             |add_sub_qvi:auto_generated|                                                                         ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|lpm_add_sub:Add8|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                                              ; work             ;
;       |Assignment4_Qsys_jtag_uart:jtag_uart|                                                                     ; 160 (40)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (17)      ; 17 (2)            ; 97 (20)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                              ; Assignment4_Qsys ;
;          |Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|                           ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                  ; Assignment4_Qsys ;
;             |scfifo:rfifo|                                                                                       ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                     ; work             ;
;                |scfifo_jr21:auto_generated|                                                                      ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                          ; work             ;
;                   |a_dpfifo_q131:dpfifo|                                                                         ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                     ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                   ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                             ; work             ;
;                         |cntr_4n7:count_usedw|                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                        ; work             ;
;                      |cntr_1ob:rd_ptr_count|                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                               ; work             ;
;                      |cntr_1ob:wr_ptr|                                                                           ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                     ; work             ;
;                      |dpram_nl21:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                  ; work             ;
;                         |altsyncram_r1m1:altsyncram1|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                      ; work             ;
;          |Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|                           ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                  ; Assignment4_Qsys ;
;             |scfifo:wfifo|                                                                                       ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                     ; work             ;
;                |scfifo_jr21:auto_generated|                                                                      ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                          ; work             ;
;                   |a_dpfifo_q131:dpfifo|                                                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                     ; work             ;
;                      |a_fefifo_7cf:fifo_state|                                                                   ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                             ; work             ;
;                         |cntr_4n7:count_usedw|                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                                                        ; work             ;
;                      |cntr_1ob:rd_ptr_count|                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                               ; work             ;
;                      |cntr_1ob:wr_ptr|                                                                           ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                     ; work             ;
;                      |dpram_nl21:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                  ; work             ;
;                         |altsyncram_r1m1:altsyncram1|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                      ; work             ;
;          |alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|                                        ; 70 (70)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 15 (15)           ; 37 (37)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                               ; work             ;
;       |Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|                                                     ; 381 (0)     ; 134 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 25 (0)            ; 225 (0)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                              ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router|                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                                   ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|                                    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                           ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                             ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                              ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                     ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                      ; 57 (54)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (47)      ; 0 (0)             ; 9 (6)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                             ; Assignment4_Qsys ;
;             |altera_merlin_arbitrator:arb|                                                                       ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                          ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 51 (48)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                 ; Assignment4_Qsys ;
;             |altera_merlin_arbitrator:arb|                                                                       ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                    ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                         ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                             ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                          ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                 ; Assignment4_Qsys ;
;          |Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                  ; 87 (87)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 62 (62)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                         ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 7 (7)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                               ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 14 (14)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 10 (10)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                   ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|  ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                         ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                       ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                    ; Assignment4_Qsys ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                 ; Assignment4_Qsys ;
;          |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                        ; Assignment4_Qsys ;
;          |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                 ; Assignment4_Qsys ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                   ; Assignment4_Qsys ;
;          |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                    ; Assignment4_Qsys ;
;          |altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                            ; Assignment4_Qsys ;
;          |altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                         ; Assignment4_Qsys ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                      ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                       ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 14 (14)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                              ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:esl_bus_demo_0_s0_translator|                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator                                                                                                                                                                                                                                  ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                 ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                        ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                      ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                            ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (4)             ; 15 (15)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                                   ; Assignment4_Qsys ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                         ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                ; Assignment4_Qsys ;
;          |altera_merlin_traffic_limiter:limiter|                                                                 ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                        ; Assignment4_Qsys ;
;       |Assignment4_Qsys_onchip_mem:onchip_mem|                                                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 163840      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                            ; Assignment4_Qsys ;
;          |altsyncram:the_altsyncram|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 163840      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                  ; work             ;
;             |altsyncram_3mf1:auto_generated|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 163840      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3mf1:auto_generated                                                                                                                                                                                                                                                   ; work             ;
;       |Assignment4_Qsys_sys_clk_timer:sys_clk_timer|                                                             ; 150 (150)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 21 (21)           ; 99 (99)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                                                      ; Assignment4_Qsys ;
;       |altera_reset_controller:rst_controller|                                                                   ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                            ; Assignment4_Qsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                             ; Assignment4_Qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |nios2_quartus2_project|Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                 ; Assignment4_Qsys ;
;       |esl_bus_demo:esl_bus_demo_0|                                                                              ; 85 (15)     ; 31 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (1)       ; 0 (0)             ; 31 (0)           ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0                                                                                                                                                                                                                                                                                                                       ; assignment4_qsys ;
;          |QuadratureEncoder:encoder|                                                                             ; 84 (84)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 0 (0)             ; 31 (31)          ; |nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder                                                                                                                                                                                                                                                                                             ; assignment4_qsys ;
;    |sld_hub:auto_hub|                                                                                            ; 171 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 14 (0)            ; 83 (0)           ; |nios2_quartus2_project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                        ; work             ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                             ; 170 (127)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (58)      ; 14 (14)           ; 83 (58)          ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                           ; work             ;
;          |sld_rom_sr:hub_info_reg|                                                                               ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                   ; work             ;
;          |sld_shadow_jsm:shadow_jsm|                                                                             ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |nios2_quartus2_project|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                 ; work             ;
+------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; CLOCK_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY[1]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                               ;
+------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_50                                                                                       ;                   ;         ;
; KEY[0]                                                                                         ;                   ;         ;
;      - Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|dir~0       ; 0                 ; 6       ;
;      - Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|a_last      ; 0                 ; 6       ;
;      - Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|dir~1       ; 0                 ; 6       ;
;      - Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[7]~16 ; 0                 ; 6       ;
;      - Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[7]~20 ; 0                 ; 6       ;
; KEY[1]                                                                                         ;                   ;         ;
+------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_rkf1:auto_generated|ram_block1a0~0                                                                                                                                                     ; LCCOMB_X29_Y24_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jxuir                    ; FF_X24_Y27_N5      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X26_Y25_N18 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X24_Y27_N12 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X24_Y27_N26 ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X24_Y27_N16 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; FF_X24_Y27_N11     ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[13]~13                      ; LCCOMB_X20_Y24_N16 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[33]~31                      ; LCCOMB_X21_Y26_N0  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[37]~21                      ; LCCOMB_X20_Y26_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|virtual_state_sdr~0                                    ; LCCOMB_X20_Y26_N24 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|virtual_state_uir~0                                    ; LCCOMB_X24_Y27_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                            ; LCCOMB_X26_Y24_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[15]~9                                                                                                                                      ; LCCOMB_X21_Y25_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[1]~10                                                                                                                                      ; LCCOMB_X21_Y25_N24 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                     ; LCCOMB_X26_Y25_N0  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|address[8]                                                                                                                                                                                                                 ; FF_X26_Y24_N13     ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ic_fill_starting~1                                                                                                                                                                                                                                                                         ; LCCOMB_X35_Y25_N26 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_src1_hazard_M                                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y17_N4  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_src2_hazard_M                                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y15_N14 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                      ; FF_X28_Y18_N27     ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src2_hazard_M                                                                                                                                                                                                                                                                              ; FF_X32_Y16_N7      ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal181~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X28_Y18_N18 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal2~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y18_N0  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ienable_reg_irq16~1                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y24_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ld_align_sh8                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y22_N24 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_stall                                                                                                                                                                                                                                                                            ; FF_X26_Y17_N17     ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_status_reg_pie~0                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y24_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_dst_reg                                                                                                                                                                                                                                                                                 ; FF_X28_Y16_N21     ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_stall                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y24_N22 ; 433     ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                           ; FF_X24_Y22_N3      ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y25_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y24_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                        ; LCCOMB_X30_Y24_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                                                                  ; LCCOMB_X29_Y24_N28 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_tag_wraddress[2]~5                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y24_N4  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                  ; LCCOMB_X29_Y24_N8  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                             ; LCCOMB_X21_Y19_N20 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                             ; LCCOMB_X21_Y17_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                           ; LCCOMB_X23_Y17_N20 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                     ; LCCOMB_X18_Y23_N0  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                   ; LCCOMB_X17_Y23_N10 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                           ; LCCOMB_X17_Y23_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                        ; LCCOMB_X21_Y19_N0  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                          ; FF_X23_Y23_N17     ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y23_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y17_N28 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                           ; FF_X21_Y19_N25     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y19_N28 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                              ; LCCOMB_X34_Y25_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                  ; LCCOMB_X30_Y25_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                  ; LCCOMB_X31_Y25_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                      ; LCCOMB_X29_Y25_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                     ; LCCOMB_X24_Y22_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~6                                                                                                                                                         ; LCCOMB_X26_Y22_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                             ; LCCOMB_X26_Y23_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                             ; LCCOMB_X32_Y25_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|wren~2                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y25_N8  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|always0~0                                                                                                                                                                                                                                                                ; LCCOMB_X18_Y21_N30 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|always0~1                                                                                                                                                                                                                                                                ; LCCOMB_X18_Y21_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|control_wr_strobe                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y21_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_wr_strobe                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y21_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_wr_strobe                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y21_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|snap_strobe~0                                                                                                                                                                                                                                                            ; LCCOMB_X18_Y20_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                    ; FF_X19_Y25_N11     ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                     ; FF_X19_Y25_N17     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                     ; FF_X19_Y25_N17     ; 960     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|Equal0~0                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y25_N30 ; 14      ; Latch enable               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[7]~16                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y25_N16 ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[7]~19                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y25_N24 ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[7]~20                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y25_N20 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|slave_readdata[7]~2                                                                                                                                                                                                                                                                       ; LCCOMB_X10_Y25_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                    ; PIN_R8             ; 1252    ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 183     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                       ; FF_X17_Y24_N15     ; 71      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                            ; LCCOMB_X18_Y28_N10 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                              ; LCCOMB_X18_Y28_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                            ; LCCOMB_X18_Y28_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                                               ; LCCOMB_X18_Y27_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                              ; LCCOMB_X18_Y27_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y26_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                                                                                              ; LCCOMB_X18_Y26_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y24_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y28_N30 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y27_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y26_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y26_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                        ; LCCOMB_X18_Y26_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                                                         ; LCCOMB_X19_Y27_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                                    ; LCCOMB_X20_Y27_N28 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                                    ; LCCOMB_X19_Y27_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                            ; FF_X17_Y24_N9      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                           ; FF_X17_Y25_N25     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                            ; FF_X17_Y24_N21     ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                            ; FF_X17_Y24_N19     ; 47      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                            ; FF_X17_Y24_N27     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y25_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                           ; FF_X18_Y25_N25     ; 30      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                 ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_sync_rst              ; FF_X19_Y25_N17     ; 960     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|Equal0~0 ; LCCOMB_X10_Y25_N30 ; 14      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; CLOCK_50                                                                             ; PIN_R8             ; 1252    ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                         ; JTAG_X1_Y17_N0     ; 183     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+--------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_stall                                                                                                                                                                                                                                                                                      ; 433     ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ctrl_shift_rot                                                                                                                                                                                                                                                                             ; 95      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                      ; 75      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                       ; 73      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                       ; 71      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                  ; 56      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                      ; 53      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                    ; 48      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                            ; 47      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|av_ld_or_div_done                                                                                                                                                                                                                                                                            ; 45      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                            ; 41      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                 ; 41      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src2_hazard_M                                                                                                                                                                                                                                                                              ; 41      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_stall                                                                                                                                                                                                                                                                            ; 40      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                                                                      ; 39      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|virtual_state_sdr~0                                    ; 39      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                      ; 38      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                      ; 36      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|address[8]                                                                                                                                                                                                                 ; 36      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; 35      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                      ; 34      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid                                                                                                                                                                                  ; 34      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                          ; 34      ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                    ; 34      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_compare_op[0]                                                                                                                                                                                                                                                                              ; 33      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1_hazard_M                                                                                                                                                                                                                                                                              ; 33      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                                                                              ; 33      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_logic                                                                                                                                                                                                                                                                                 ; 33      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[2]                                                                                                                                                                                                                                                                              ; 33      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid                                                                                                                                                                                  ; 33      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|wren~2                                                                                                                                                                                                                                                                         ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|snap_strobe~0                                                                                                                                                                                                                                                            ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|always0~1                                                                                                                                                                                                                                                                ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|always0~0                                                                                                                                                                                                                                                                ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|Equal1~0                                                                                                                                   ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[50]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[49]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[48]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[47]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[46]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[45]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[44]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[43]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[42]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[41]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[40]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[39]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[9]~0                                                                                                                                                                                                                                                                                    ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_src2_hazard_M                                                                                                                                                                                                                                                                              ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_src2_hazard_W                                                                                                                                                                                                                                                                              ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ctrl_shift_rot_right                                                                                                                                                                                                                                                                       ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_src1_hazard_M                                                                                                                                                                                                                                                                              ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_src1_hazard_W                                                                                                                                                                                                                                                                              ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                               ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                     ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                           ; 30      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                             ; 30      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[4]                                                                                                                                                                                                                                                                              ; 29      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[3]                                                                                                                                                                                                                                                                              ; 29      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[1]~10                                                                                                                                      ; 29      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                  ; 27      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                      ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                 ; 25      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_kill~0                                                                                                                                                                                                                                                                                     ; 25      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                      ; 24      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                        ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                               ; 23      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[13]~0                                                                                                                                                                                                                                                                                   ; 23      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                  ; 23      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                     ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                ; 21      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_pipe_flush_waddr[5]~1                                                                                                                                                                                                                                                                      ; 21      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_pipe_flush_waddr[5]~0                                                                                                                                                                                                                                                                      ; 21      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ic_fill_starting~1                                                                                                                                                                                                                                                                         ; 21      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                        ; 21      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                             ; 21      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_iw[4]                                                                                                                                                                                                                                                                                      ; 21      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                     ; 21      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                               ; 20      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator|read_latency_shift_reg[2]                                                                                                                                                                            ; 20      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                          ; 20      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|d_write                                                                                                                                                                                                                                                                                      ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                ; 19      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[14]                                                                                                                                                                                                                                                                                     ; 19      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                      ; 19      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_crst                                                                                                                                                                                                                                                                                  ; 18      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_exception                                                                                                                                                                                                                                                                             ; 18      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                                     ; 18      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                     ; 18      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[33]~31                      ; 18      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_break                                                                                                                                                                                                                                                                                 ; 18      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_hi_imm16~0                                                                                                                                                                                                                                                                            ; 17      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|av_sign_bit~2                                                                                                                                                                                                                                                                                ; 17      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ctrl_ld_signed                                                                                                                                                                                                                                                                             ; 17      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                      ; 17      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                     ; 17      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_wr_strobe                                                                                                                                                                                                                                                       ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_wr_strobe                                                                                                                                                                                                                                                       ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|Equal6~3                                                                                                                                                                                                                                                                 ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|Equal6~2                                                                                                                                                                                                                                                                 ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|Equal6~1                                                                                                                                                                                                                                                                 ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                           ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ld_align_sh16                                                                                                                                                                                                                                                                              ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_br_cond_nxt~1                                                                                                                                                                                                                                                                         ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_unsigned_lo_imm16~11                                                                                                                                                                                                                                                                  ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_src2_imm[15]~0                                                                                                                                                                                                                                                                             ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                      ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr~29                          ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                          ; 16      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_retaddr                                                                                                                                                                                                                                                                               ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                            ; 15      ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[7]~16                                                                                                                                                                                                                                                     ; 15      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                ; 15      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_hi_imm16~1                                                                                                                                                                                                                                                                            ; 15      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                      ; 15      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                   ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                   ; 14      ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|slave_readdata[7]~2                                                                                                                                                                                                                                                                       ; 14      ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[7]~20                                                                                                                                                                                                                                                     ; 14      ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[7]~19                                                                                                                                                                                                                                                     ; 14      ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|LessThan0~3                                                                                                                                                                                                                                                     ; 14      ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|dir                                                                                                                                                                                                                                                             ; 14      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                         ; 14      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[13]                                                                                                                                                                                                                                                                                     ; 14      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[34]                  ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                            ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                   ; 13      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                        ; 13      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                     ; 13      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|d_read                                                                                                                                                                                                                                                                                       ; 13      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[13]~13                      ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                   ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                 ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                           ; 12      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; 12      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1   ; 12      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                          ; 11      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                        ; 11      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                          ; 11      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_dp_offset_nxt[0]~3                                                                                                                                                                                                                                                                   ; 10      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_dp_offset_nxt[2]~2                                                                                                                                                                                                                                                                   ; 10      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                                                                                                                   ; 10      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|i_read                                                                                                                                                                                                                                                                                       ; 10      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|waitrequest                                                                                                                                        ; 10      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; 10      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                         ; 10      ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                             ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                             ; 9       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                                                                                                                        ; 9       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                    ; 9       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_b_not_src~4                                                                                                                                                                                                                                                                           ; 9       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                              ; 9       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|write                                                                                                                                                                                                                      ; 9       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                             ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                        ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                           ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[35]                                                                                                                                                                                    ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[32]                                                                                                                                                                                    ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[33]                                                                                                                                                                                    ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|src_data[34]                                                                                                                                                                                    ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ld_align_sh8                                                                                                                                                                                                                                                                               ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal2~0                                                                                                                                                                                                                                                                                     ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|av_fill_bit                                                                                                                                                                                                                                                                                  ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[31]~35                                                                                                                                                                                                                                                                  ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal181~0                                                                                                                                                                                                                                                                                   ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                             ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[11]                                                                                                                                                                                                                                                                             ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[12]                                                                                                                                                                                                                                                                             ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                         ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                         ; 8       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                             ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[3]                                                                                                                                                                                                                                                                                 ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[8]                                                                                                                                                                                                                                                                                      ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[6]                                                                                                                                                                                                                                                                                      ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                           ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                                                                  ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[2]                                                                                                                                                                                                                                                                                 ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                          ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[8]                                                                                                                                                                                                                                                                                      ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[23]~51                                                                                                                                                                                                                                                                  ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[24]~49                                                                                                                                                                                                                                                                  ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[25]~47                                                                                                                                                                                                                                                                  ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[26]~45                                                                                                                                                                                                                                                                  ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[27]~43                                                                                                                                                                                                                                                                  ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[28]~41                                                                                                                                                                                                                                                                  ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[29]~39                                                                                                                                                                                                                                                                  ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[30]~37                                                                                                                                                                                                                                                                  ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal4~0                                                                                                                                                                                                                                                                                     ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                       ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~1                                                                                                                                                                                       ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[1]                                                                                                                                                                                                                                                                                 ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[2]~29                                                                                                                                                                                                                                                                   ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_valid~0                                                                                                                                                                                                                                                                                    ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                 ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[0]                                                                                                                                                                                                                                                                                 ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router|Equal1~1                                                                                                                                                                                              ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                          ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_stall~0                                                                                                                                                                                                                                                                                    ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_stall~0                                                                                                                                                                                                                                                                                 ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|Equal5~0                                                                                                                                                                                      ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                              ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                                        ; 7       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|virtual_state_cdr                                      ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                             ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_wr_strobe~2                                                                                                                                                                                                                                                     ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_tag_wraddress[2]~5                                                                                                                                                                                                                                                                        ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                             ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[7]                                                                                                                                                                                                                                                                                      ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_status_reg_pie                                                                                                                                                                                                                                                                             ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                                                                      ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal4~3                                                                                                                                                                                                                                                                                     ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                                        ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                                                         ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                     ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[0]~33                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[1]~31                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[3]~27                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[4]~25                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[5]~23                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[6]~21                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[7]~19                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[8]~17                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[9]~15                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[10]~13                                                                                                                                                                                                                                                                  ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[11]~11                                                                                                                                                                                                                                                                  ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[12]~9                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[13]~7                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[14]~5                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_hbreak_req                                                                                                                                                                                                                                                                                 ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                        ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                    ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[13]                                                                                                                                                                                                                                                                                     ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[15]                                                                                                                                                                                                                                                                                     ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                                                                     ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                              ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                              ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_line[2]                                                                                                                                                                                                                                                                              ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                              ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                              ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                              ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                   ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~2                                                                                                                                                               ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                         ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                              ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[8]                                                                                                                                                                                                                                                                              ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                              ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|Equal2~0                                                                                                                                                                                      ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_valid_from_E                                                                                                                                                                                                                                                                               ; 6       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                     ; 6       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[35]                  ; 6       ;
; KEY[1]~input                                                                                                                                                                                                                                                                                                                                ; 5       ;
; KEY[0]~input                                                                                                                                                                                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~14                                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~13                                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0                                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                                                                     ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|control_wr_strobe                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[4]                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[5]                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[6]                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_wrctl_inst                                                                                                                                                                                                                                                                            ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_dst_regnum[0]~3                                                                                                                                                                                                                                                                            ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[17]~71                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[18]~70                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[19]~69                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[20]~68                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[21]~67                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[22]~66                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                      ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                      ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[0]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_wrctl_data_bstatus_reg_pie~2                                                                                                                                                                                                                                                               ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[15]~65                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                     ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                                     ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                     ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                                                                      ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_dst_regnum[2]                                                                                                                                                                                                                                                                              ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_dst_regnum[3]                                                                                                                                                                                                                                                                              ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_dst_regnum[0]                                                                                                                                                                                                                                                                              ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_dst_regnum[1]                                                                                                                                                                                                                                                                              ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_dst_reg                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_dst_regnum[4]                                                                                                                                                                                                                                                                              ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[16]~64                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_br_result~0                                                                                                                                                                                                                                                                                ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_break~0                                                                                                                                                                                                                                                                               ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_req_accepted~0                                                                                                                                                                                                                                                                       ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|i_read_nxt~0                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[7]                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|av_waitrequest~1                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[1]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[2]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[3]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[4]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw|counter_reg_bit[5]                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_cmp                                                                                                                                                                                                                                                                                   ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[2]~14                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[3]~13                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[4]~12                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[5]~11                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[6]~10                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[7]~9                                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[8]~8                                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[9]~7                                                                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[10]~6                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[11]~5                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[12]~4                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[13]~3                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[14]~2                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[15]~1                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[16]~0                                                                                                                                                                                                                                                                                 ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_status_reg_pie~0                                                                                                                                                                                                                                                                           ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[12]                                                                                                                                                                                                                                                                                     ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[14]                                                                                                                                                                                                                                                                                     ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[17]                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                      ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                   ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                               ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|always1~1                                                                                                                                                                                     ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|Equal0~2                                                                                                                                   ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                         ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[10]                                                                                                                                                                                                                                                                                ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|lpm_add_sub:Add8|add_sub_qvi:auto_generated|result_int[2]~4                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|lpm_add_sub:Add8|add_sub_qvi:auto_generated|result_int[1]~2                                                                                                                                                                                                                                  ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[16]~3                                                                                                                                                                                                                                                                              ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[0]                                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[17]~6                                                                                                                                                                                                                                                                              ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[1]                                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[2]                                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[19]~12                                                                                                                                                                                                                                                                             ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[3]                                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[20]~15                                                                                                                                                                                                                                                                             ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[4]                                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[21]~18                                                                                                                                                                                                                                                                             ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[5]                                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[22]~21                                                                                                                                                                                                                                                                             ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[6]                                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[15]~0                                                                                                                                                                                                                                                                              ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[7]                                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[8]                                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[9]                                                                                                                                                                                                                                                                        ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[10]                                                                                                                                                                                                                                                                       ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[11]                                                                                                                                                                                                                                                                       ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[12]                                                                                                                                                                                                                                                                       ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[13]                                                                                                                                                                                                                                                                       ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[14]                                                                                                                                                                                                                                                                       ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[15]                                                                                                                                                                                                                                                                       ; 5       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11                                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                            ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~2                                                                                                                                                                            ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|Equal6~4                                                                                                                                                                                                                                                                 ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|Equal0~10                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_jmp_indirect                                                                                                                                                                                                                                                                          ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_ic_tag_rd_addr_nxt[5]~11                                                                                                                                                                                                                                                                   ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_ic_tag_rd_addr_nxt[4]~9                                                                                                                                                                                                                                                                    ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_ic_tag_rd_addr_nxt[3]~7                                                                                                                                                                                                                                                                    ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_ic_tag_rd_addr_nxt[2]~5                                                                                                                                                                                                                                                                    ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_ic_tag_rd_addr_nxt[1]~3                                                                                                                                                                                                                                                                    ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_ic_tag_rd_addr_nxt[0]~1                                                                                                                                                                                                                                                                    ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                            ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                         ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                                      ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal4~8                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_wrctl_data_bstatus_reg_pie~1                                                                                                                                                                                                                                                               ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[17]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_shift_logical~0                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|take_action_ocimem_a     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[17]~31                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[18]~30                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[19]~29                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[20]~28                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[21]~27                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[22]~26                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[23]~25                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[24]~24                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[25]~23                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[26]~22                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[27]~21                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[28]~20                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[29]~19                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[30]~18                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_valid                                                                                                                                                                                                                                                                                      ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                      ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                      ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[0]                                                                                                                                                                                                                                                                                      ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                             ; 4       ;
; Assignment4_Qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                         ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_arith_src2[1]~14                                                                                                                                                                                                                                                                           ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                      ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                  ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                           ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[0]~16                                                                                                                                                                                                                                                                                 ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[0]                                                                                                                                                                                                                                                                              ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[1]~15                                                                                                                                                                                                                                                                                 ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[1]                                                                                                                                                                                                                                                                              ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_rdctl_inst                                                                                                                                                                                                                                                                            ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                 ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1                                                                                                                                                      ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                                                         ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src1_valid~0                                                                                                                                                                                    ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                             ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0                                                                                                                                                                   ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_op_eret~0                                                                                                                                                                                                                                                                                  ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_iw[11]                                                                                                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                         ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                            ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src0_valid~0                                                                                                                                                                                    ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                               ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                               ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                               ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                               ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                           ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                               ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                                                  ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[13]                                                                                                                                                                                                                                                                             ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[14]                                                                                                                                                                                                                                                                             ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3                                                                                                                                                         ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_iw[3]                                                                                                                                                                                                                                                                                      ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|address[0]                                                                                                                                                                                                                 ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                      ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|ir[0]                    ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|enable_action_strobe     ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|ir[1]                    ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                          ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                   ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|virtual_state_uir~0                                    ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[13]                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[12]                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[11]                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[10]                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[9]                                                                                                                                                                                                                                                        ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[6]                                                                                                                                                                                                                                                        ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[5]                                                                                                                                                                                                                                                        ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[4]                                                                                                                                                                                                                                                        ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[3]                                                                                                                                                                                                                                                        ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[2]                                                                                                                                                                                                                                                        ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[8]                                                                                                                                                                                                                                                        ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[7]                                                                                                                                                                                                                                                        ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[1]                                                                                                                                                                                                                                                        ; 4       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[0]                                                                                                                                                                                                                                                        ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[8]                                                                                                                                                                                                                                                                                 ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[9]                                                                                                                                                                                                                                                                                 ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[11]                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[12]                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[13]                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[14]                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[15]                                                                                                                                                                                                                                                                                ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[17]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[18]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[19]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[20]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[21]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[22]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[24]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[25]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[26]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[27]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[28]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[29]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[30]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[31]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[18]~9                                                                                                                                                                                                                                                                              ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[16]                                                                                                                                                                                                                                                                       ; 4       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                              ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[0]                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[1]                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[2]                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[3]                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[4]                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[5]                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[6]                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[8]                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[9]                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[10]                                                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[11]                                                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[12]                                                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[13]                                                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count_encoder[7]                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~3                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|a_last                                                                                                                                                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|b_last                                                                                                                                                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|force_reload                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|counter_is_running                                                                                                                                                                                                                                                       ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|Equal6~0                                                                                                                                                                                                                                                                 ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                         ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|timeout_occurred                                                                                                                                                                                                                                                         ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_ic_data_rd_addr_nxt[2]~5                                                                                                                                                                                                                                                                   ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_ic_data_rd_addr_nxt[1]~3                                                                                                                                                                                                                                                                   ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_ic_data_rd_addr_nxt[0]~1                                                                                                                                                                                                                                                                   ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_bstatus_reg_pie                                                                                                                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_estatus_reg_pie                                                                                                                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                                                                                         ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ctrl_invalidate_i                                                                                                                                                                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write1                                                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_crst~0                                                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_exception~0                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal4~7                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal4~5                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal4~4                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|d_readdata_d1[31]                                                                                                                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|d_readdata_d1[23]                                                                                                                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_dst_regnum[4]                                                                                                                                                                                                                                                                              ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_dst_regnum[2]                                                                                                                                                                                                                                                                              ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_dst_regnum[3]                                                                                                                                                                                                                                                                              ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_dst_regnum[0]                                                                                                                                                                                                                                                                              ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_dst_regnum[1]                                                                                                                                                                                                                                                                              ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_wr_dst_reg~0                                                                                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_a_not_src~0                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                       ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[20]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[21]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_stw_data[17]~7                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[17]~63                                                                                                                                                                                                                                                                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_stw_data[18]~6                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[18]~61                                                                                                                                                                                                                                                                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_stw_data[19]~5                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[19]~59                                                                                                                                                                                                                                                                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_stw_data[20]~4                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[20]~57                                                                                                                                                                                                                                                                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_stw_data[21]~3                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[21]~55                                                                                                                                                                                                                                                                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_stw_data[22]~2                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[22]~53                                                                                                                                                                                                                                                                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src1[31]~17                                                                                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|monitor_error                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[7]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[6]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[5]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_arith_src2[2]~17                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_arith_src2[0]~15                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|read                                                                                                                                                                                                                       ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|read~0                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_arith_src2[4]~13                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_arith_src2[3]~12                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_stw_data[15]~1                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[15]~3                                                                                                                                                                                                                                                                   ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_stw_data[16]~0                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_wr_data_unfiltered[16]~1                                                                                                                                                                                                                                                                   ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                         ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_valid~1                                                                                                                                                                                                                                                                                    ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|hbreak_req~0                                                                                                                                                                                                                                                                                 ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                         ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|WideOr1                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|cp_valid                                                                                                                                                                   ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                              ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|r_val                                                                                                                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~0                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]~0                                                                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001|Equal3~1                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                       ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|Equal0~1                                                                                                                                   ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|Equal0~0                                                                                                                                   ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|debugaccess                                                                                                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Equal0~0                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[15]~9                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[15]                         ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[31]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[30]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[29]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[28]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[27]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[26]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[25]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[24]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[23]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[22]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[21]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[20]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[19]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[18]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[17]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[16]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[13]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[12]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[15]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[14]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[11]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[10]                                                                                                                                                                                                                                                     ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[9]                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[8]                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[7]                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[5]                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[4]                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[6]                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[3]                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[1]                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|internal_counter[0]                                                                                                                                                                                                                                                      ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc_plus_one[9]~18                                                                                                                                                                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc_plus_one[8]~16                                                                                                                                                                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc_plus_one[7]~14                                                                                                                                                                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc_plus_one[6]~12                                                                                                                                                                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc_plus_one[5]~10                                                                                                                                                                                                                                                                          ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc_plus_one[4]~8                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc_plus_one[3]~6                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc_plus_one[2]~4                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc_plus_one[1]~2                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_pc_plus_one[0]~0                                                                                                                                                                                                                                                                           ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[7]                          ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[23]~1                                                                                                                                                                                                                                                                              ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_result[23]                                                                                                                                                                                                                                                                       ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[31]                         ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_src2_prelim[2]                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[8]~4                                                                                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[9]~7                                                                                                                                                                                                                                                                               ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[10]~10                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[11]~13                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[12]~16                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[13]~19                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_st_data[14]~22                                                                                                                                                                                                                                                                             ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|jtag_break                                                                                                                                   ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[35]                         ; 3       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[0]                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_logic~3                                                                                                                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_alu_subtract~5                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_wr_dst_reg~10                                                                                                                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]~6                                                                                                                                                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|read_latency_shift_reg~3                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[13]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[14]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[12]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[12]                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[13]                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[14]                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[15]                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[11]                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[11]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                           ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[10]                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[10]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[0]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[0]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|control_register[1]                                                                                                                                                                                                                                                      ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[1]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[1]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|monitor_go                                                                                                                                   ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[2]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[2]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|Equal6~5                                                                                                                                                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[3]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[4]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[4]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[5]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[5]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[6]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[6]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[8]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[8]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[9]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[9]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[10]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[10]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[11]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[11]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[12]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[12]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[13]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[13]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[14]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[14]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                                                                                          ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                      ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                      ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                      ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                      ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                      ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                      ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[7]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[7]                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_l_register[15]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|period_h_register[15]                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[22]                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[23]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[16]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_ctrl_jmp_direct                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[9]                          ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[9]                   ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                       ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|writedata[16]                                                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                                                                      ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                             ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                             ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                           ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                             ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[22]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_wrctl_status                                                                                                                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                             ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer|control_register[0]                                                                                                                                                                                                                                                      ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_rkf1:auto_generated|ram_block1a0~0                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[24]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[16]                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[19]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ctrl_crst                                                                                                                                                                                                                                                                                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[8]                   ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[8]                          ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                       ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                             ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ienable_reg_irq1                                                                                                                                                                                                                                                                           ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[3]                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[6]                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ienable_reg_irq16~1                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|av_readdata[8]~0                                                                                                                                                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                                                                                                           ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|av_readdata[9]                                                                                                                                                                                                                                                                   ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                                                                                                           ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[16]                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_dst_regnum[4]~8                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_dst_regnum[3]~7                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_dst_regnum[2]~6                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_dst_regnum[0]~5                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_dst_regnum[1]~4                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1                                                                                                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~4                                                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[20]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[21]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_flush_pipe_always~2                                                                                                                                                                                                                                                                   ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[17]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[18]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[19]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[20]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[21]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[22]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[23]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[24]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[25]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[26]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[27]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[28]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[29]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[30]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[31]                                                                                                                                                                                                                                                                                ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_br_pred_taken~1                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_ipending_reg_irq1                                                                                                                                                                                                                                                                          ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|resetlatch                                                                                                                                   ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                        ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck|sr[18]                         ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2                                                                                                                                                             ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_initial_offset[0]                                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_initial_offset[2]                                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|ic_fill_initial_offset[1]                                                                                                                                                                                                                                                                    ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_br_pred_taken~0                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|D_ctrl_br~0                                                                                                                                                                                                                                                                                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|F_inst_ram_hit~4                                                                                                                                                                                                                                                                             ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|writedata[3]                                                                                                                                                                                                               ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk|jdo[7]                   ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Equal0~1                                                                                                                                           ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                       ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write2                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                       ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                  ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Equal4~9                                                                                                                                                                                                                                                                                     ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|M_shift_rot_fill_bit~0                                                                                                                                                                                                                                                                       ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|E_wrctl_data_ienable_reg_irq1~2                                                                                                                                                                                                                                                              ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|d_readdata_d1[17]                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|d_readdata_d1[18]                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|d_readdata_d1[19]                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|d_readdata_d1[20]                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[4]                                                                                                                                                                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|d_readdata_d1[21]                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[5]                                                                                                                                                                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|d_readdata_d1[22]                                                                                                                                                                                                                                                                            ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[6]                                                                                                                                                                                                                                                                                 ; 2       ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|W_wr_data[7]                                                                                                                                                                                                                                                                                 ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                              ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_rkf1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                                             ; M9K_X22_Y21_N0, M9K_X22_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_81k1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; no                      ; 896    ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 1    ; Assignment4_Qsys_cpu_ic_tag_ram.mif              ; M9K_X33_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dgb1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; Assignment4_Qsys_cpu_ociram_default_contents.mif ; M9K_X22_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_dqj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; Assignment4_Qsys_cpu_rf_ram_a.mif                ; M9K_X33_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_eqj1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; Assignment4_Qsys_cpu_rf_ram_b.mif                ; M9K_X33_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                             ; M9K_X22_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                             ; M9K_X22_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3mf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 5120         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 163840 ; 5120                        ; 32                          ; --                          ; --                          ; 163840              ; 32   ; Assignment4_Qsys_onchip_mem.hex                  ; M9K_X33_Y20_N0, M9K_X22_Y13_N0, M9K_X33_Y29_N0, M9K_X22_Y12_N0, M9K_X33_Y11_N0, M9K_X33_Y23_N0, M9K_X33_Y14_N0, M9K_X22_Y28_N0, M9K_X33_Y10_N0, M9K_X22_Y15_N0, M9K_X33_Y27_N0, M9K_X22_Y26_N0, M9K_X33_Y17_N0, M9K_X33_Y30_N0, M9K_X33_Y15_N0, M9K_X22_Y27_N0, M9K_X33_Y16_N0, M9K_X22_Y20_N0, M9K_X33_Y22_N0, M9K_X22_Y18_N0, M9K_X22_Y24_N0, M9K_X22_Y14_N0, M9K_X22_Y11_N0, M9K_X33_Y13_N0, M9K_X22_Y29_N0, M9K_X22_Y16_N0, M9K_X22_Y23_N0, M9K_X33_Y12_N0, M9K_X33_Y28_N0, M9K_X33_Y26_N0, M9K_X33_Y21_N0, M9K_X33_Y25_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3mf1:auto_generated|ALTSYNCRAM                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 4,176 / 71,559 ( 6 % ) ;
; C16 interconnects     ; 21 / 2,597 ( < 1 % )   ;
; C4 interconnects      ; 2,401 / 46,848 ( 5 % ) ;
; Direct links          ; 418 / 71,559 ( < 1 % ) ;
; Global clocks         ; 4 / 20 ( 20 % )        ;
; Local interconnects   ; 1,222 / 24,624 ( 5 % ) ;
; R24 interconnects     ; 47 / 2,496 ( 2 % )     ;
; R4 interconnects      ; 2,762 / 62,424 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.57) ; Number of LABs  (Total = 176) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 1                             ;
; 3                                           ; 1                             ;
; 4                                           ; 3                             ;
; 5                                           ; 5                             ;
; 6                                           ; 1                             ;
; 7                                           ; 0                             ;
; 8                                           ; 2                             ;
; 9                                           ; 3                             ;
; 10                                          ; 2                             ;
; 11                                          ; 2                             ;
; 12                                          ; 2                             ;
; 13                                          ; 9                             ;
; 14                                          ; 20                            ;
; 15                                          ; 31                            ;
; 16                                          ; 85                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.59) ; Number of LABs  (Total = 176) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 126                           ;
; 1 Clock                            ; 152                           ;
; 1 Clock enable                     ; 110                           ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 40                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 12                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.01) ; Number of LABs  (Total = 176) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 6                             ;
; 2                                            ; 2                             ;
; 3                                            ; 0                             ;
; 4                                            ; 2                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 1                             ;
; 13                                           ; 2                             ;
; 14                                           ; 3                             ;
; 15                                           ; 3                             ;
; 16                                           ; 5                             ;
; 17                                           ; 3                             ;
; 18                                           ; 6                             ;
; 19                                           ; 7                             ;
; 20                                           ; 13                            ;
; 21                                           ; 9                             ;
; 22                                           ; 13                            ;
; 23                                           ; 16                            ;
; 24                                           ; 12                            ;
; 25                                           ; 13                            ;
; 26                                           ; 8                             ;
; 27                                           ; 7                             ;
; 28                                           ; 8                             ;
; 29                                           ; 7                             ;
; 30                                           ; 5                             ;
; 31                                           ; 2                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.48) ; Number of LABs  (Total = 176) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 11                            ;
; 2                                               ; 4                             ;
; 3                                               ; 4                             ;
; 4                                               ; 7                             ;
; 5                                               ; 7                             ;
; 6                                               ; 6                             ;
; 7                                               ; 15                            ;
; 8                                               ; 16                            ;
; 9                                               ; 11                            ;
; 10                                              ; 19                            ;
; 11                                              ; 11                            ;
; 12                                              ; 20                            ;
; 13                                              ; 11                            ;
; 14                                              ; 12                            ;
; 15                                              ; 1                             ;
; 16                                              ; 12                            ;
; 17                                              ; 2                             ;
; 18                                              ; 3                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.56) ; Number of LABs  (Total = 176) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 3                             ;
; 3                                            ; 8                             ;
; 4                                            ; 3                             ;
; 5                                            ; 5                             ;
; 6                                            ; 1                             ;
; 7                                            ; 3                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 4                             ;
; 12                                           ; 2                             ;
; 13                                           ; 5                             ;
; 14                                           ; 5                             ;
; 15                                           ; 8                             ;
; 16                                           ; 7                             ;
; 17                                           ; 7                             ;
; 18                                           ; 7                             ;
; 19                                           ; 8                             ;
; 20                                           ; 10                            ;
; 21                                           ; 11                            ;
; 22                                           ; 7                             ;
; 23                                           ; 10                            ;
; 24                                           ; 6                             ;
; 25                                           ; 7                             ;
; 26                                           ; 7                             ;
; 27                                           ; 6                             ;
; 28                                           ; 6                             ;
; 29                                           ; 3                             ;
; 30                                           ; 3                             ;
; 31                                           ; 4                             ;
; 32                                           ; 4                             ;
; 33                                           ; 4                             ;
; 34                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 3            ; 0            ; 3            ; 0            ; 0            ; 7         ; 3            ; 0            ; 7         ; 7         ; 0            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 7         ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 7            ; 4            ; 7            ; 7            ; 0         ; 4            ; 7            ; 0         ; 0         ; 7            ; 7            ; 7            ; 7            ; 4            ; 7            ; 7            ; 4            ; 7            ; 7            ; 7            ; 7            ; 7            ; 7            ; 7            ; 7            ; 7            ; 0         ; 7            ; 7            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; Unreserved               ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE22F17C6 for design "nios2_quartus2_project"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Info (169141): DATA[0] dual-purpose pin not reserved
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Assignment4_Qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.sdc'
Info (332104): Reading SDC File: 'hw_dev_tutorial.sdc'
Warning (332174): Ignored filter at hw_dev_tutorial.sdc(2): PLD_CLOCKINPUT could not be matched with a port
Warning (332049): Ignored create_clock at hw_dev_tutorial.sdc(2): Argument <targets> is an empty collection
    Info (332050): create_clock -name sopc_clk -period 50 [get_ports PLD_CLOCKINPUT]
Warning (332174): Ignored filter at hw_dev_tutorial.sdc(5): LEDG[*] could not be matched with a port
Warning (332049): Ignored set_false_path at hw_dev_tutorial.sdc(5): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports LEDG[*]]
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[0] was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|Equal0~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|LessThan0~1
Info (176353): Automatically promoted node Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Assignment4_Qsys:inst|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
        Info (176357): Destination node Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|dir
        Info (176357): Destination node Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|b_last
        Info (176357): Destination node Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|a_last
        Info (176357): Destination node Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|slave_readdata[7]~2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SADDR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_ASDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_NCSO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.84 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1
Info (144001): Generated suppressed messages file /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 167 warnings
    Info: Peak virtual memory: 732 megabytes
    Info: Processing ended: Tue May 23 14:45:02 2023
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:19


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.fit.smsg.


