

================================================================
== Vitis HLS Report for 'backProp_64_8_8_Pipeline_VITIS_LOOP_81_1'
================================================================
* Date:           Fri Mar 21 12:03:47 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.756 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      329|      329|  3.290 us|  3.290 us|  328|  328|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_81_1  |      327|      327|        47|         40|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 40, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i_27 = alloca i32 1" [../layer.h:81->../layer.h:261]   --->   Operation 50 'alloca' 'i_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_0 = alloca i32 1"   --->   Operation 51 'alloca' 'mux_case_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_1 = alloca i32 1"   --->   Operation 52 'alloca' 'mux_case_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_2 = alloca i32 1"   --->   Operation 53 'alloca' 'mux_case_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_3 = alloca i32 1"   --->   Operation 54 'alloca' 'mux_case_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_4 = alloca i32 1"   --->   Operation 55 'alloca' 'mux_case_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_5 = alloca i32 1"   --->   Operation 56 'alloca' 'mux_case_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_6 = alloca i32 1"   --->   Operation 57 'alloca' 'mux_case_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_7 = alloca i32 1"   --->   Operation 58 'alloca' 'mux_case_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_i_71 = alloca i32 1"   --->   Operation 59 'alloca' 'add_i_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add_i_73 = alloca i32 1"   --->   Operation 60 'alloca' 'add_i_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add_i_75 = alloca i32 1"   --->   Operation 61 'alloca' 'add_i_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add_i_77 = alloca i32 1"   --->   Operation 62 'alloca' 'add_i_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_i_79 = alloca i32 1"   --->   Operation 63 'alloca' 'add_i_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add_i_711 = alloca i32 1"   --->   Operation 64 'alloca' 'add_i_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_i_713 = alloca i32 1"   --->   Operation 65 'alloca' 'add_i_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add_i_715 = alloca i32 1"   --->   Operation 66 'alloca' 'add_i_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read715 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read7"   --->   Operation 67 'read' 'p_read715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read614 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read6"   --->   Operation 68 'read' 'p_read614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read513 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read5"   --->   Operation 69 'read' 'p_read513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read412 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read4"   --->   Operation 70 'read' 'p_read412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read311 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3"   --->   Operation 71 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read210 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2"   --->   Operation 72 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read19 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1"   --->   Operation 73 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_258 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read"   --->   Operation 74 'read' 'p_read_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_715"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_713"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_711"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_79"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_77"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 80 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_75"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 81 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_73"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 82 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_71"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 83 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_7"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 84 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_6"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 85 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_5"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 86 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_4"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 87 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_3"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 88 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_2"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_1"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %mux_case_0"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 0, i4 %i_27" [../layer.h:81->../layer.h:261]   --->   Operation 91 'store' 'store_ln81' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_82_2.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%i = load i4 %i_27" [../layer.h:81->../layer.h:261]   --->   Operation 93 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.86ns)   --->   "%icmp_ln81 = icmp_eq  i4 %i, i4 8" [../layer.h:81->../layer.h:261]   --->   Operation 94 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %VITIS_LOOP_82_2.i.split, void %_Z6matmulILm8ELm8ELm1EESt5arrayIS0_IdXT1_EEXT_EERKS0_IS0_IdXT0_EEXT_EERKS0_IS1_XT0_EE.exit.exitStub" [../layer.h:81->../layer.h:261]   --->   Operation 95 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i4 %i" [../layer.h:81->../layer.h:261]   --->   Operation 96 'zext' 'zext_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%w_l_plus1_T_addr = getelementptr i64 %w_l_plus1_T, i64 0, i64 %zext_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:261]   --->   Operation 97 'getelementptr' 'w_l_plus1_T_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (0.79ns)   --->   "%w_l_plus1_T_load = load i3 %w_l_plus1_T_addr" [../layer.h:84->../layer.h:261]   --->   Operation 98 'load' 'w_l_plus1_T_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%w_l_plus1_T_71_addr = getelementptr i64 %w_l_plus1_T_71, i64 0, i64 %zext_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:261]   --->   Operation 99 'getelementptr' 'w_l_plus1_T_71_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (0.79ns)   --->   "%w_l_plus1_T_71_load = load i3 %w_l_plus1_T_71_addr" [../layer.h:84->../layer.h:261]   --->   Operation 100 'load' 'w_l_plus1_T_71_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%w_l_plus1_T_72_addr = getelementptr i64 %w_l_plus1_T_72, i64 0, i64 %zext_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:261]   --->   Operation 101 'getelementptr' 'w_l_plus1_T_72_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (0.79ns)   --->   "%w_l_plus1_T_72_load = load i3 %w_l_plus1_T_72_addr" [../layer.h:84->../layer.h:261]   --->   Operation 102 'load' 'w_l_plus1_T_72_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%w_l_plus1_T_73_addr = getelementptr i64 %w_l_plus1_T_73, i64 0, i64 %zext_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:261]   --->   Operation 103 'getelementptr' 'w_l_plus1_T_73_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (0.79ns)   --->   "%w_l_plus1_T_73_load = load i3 %w_l_plus1_T_73_addr" [../layer.h:84->../layer.h:261]   --->   Operation 104 'load' 'w_l_plus1_T_73_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%w_l_plus1_T_74_addr = getelementptr i64 %w_l_plus1_T_74, i64 0, i64 %zext_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:261]   --->   Operation 105 'getelementptr' 'w_l_plus1_T_74_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (0.79ns)   --->   "%w_l_plus1_T_74_load = load i3 %w_l_plus1_T_74_addr" [../layer.h:84->../layer.h:261]   --->   Operation 106 'load' 'w_l_plus1_T_74_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%w_l_plus1_T_75_addr = getelementptr i64 %w_l_plus1_T_75, i64 0, i64 %zext_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:261]   --->   Operation 107 'getelementptr' 'w_l_plus1_T_75_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (0.79ns)   --->   "%w_l_plus1_T_75_load = load i3 %w_l_plus1_T_75_addr" [../layer.h:84->../layer.h:261]   --->   Operation 108 'load' 'w_l_plus1_T_75_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%w_l_plus1_T_76_addr = getelementptr i64 %w_l_plus1_T_76, i64 0, i64 %zext_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:261]   --->   Operation 109 'getelementptr' 'w_l_plus1_T_76_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (0.79ns)   --->   "%w_l_plus1_T_76_load = load i3 %w_l_plus1_T_76_addr" [../layer.h:84->../layer.h:261]   --->   Operation 110 'load' 'w_l_plus1_T_76_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%w_l_plus1_T_77_addr = getelementptr i64 %w_l_plus1_T_77, i64 0, i64 %zext_ln81" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->../layer.h:84->../layer.h:261]   --->   Operation 111 'getelementptr' 'w_l_plus1_T_77_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (0.79ns)   --->   "%w_l_plus1_T_77_load = load i3 %w_l_plus1_T_77_addr" [../layer.h:84->../layer.h:261]   --->   Operation 112 'load' 'w_l_plus1_T_77_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 7.39>
ST_2 : Operation 113 [1/2] (0.79ns)   --->   "%w_l_plus1_T_load = load i3 %w_l_plus1_T_addr" [../layer.h:84->../layer.h:261]   --->   Operation 113 'load' 'w_l_plus1_T_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 114 [6/6] (6.60ns)   --->   "%mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258" [../layer.h:84->../layer.h:261]   --->   Operation 114 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/2] (0.79ns)   --->   "%w_l_plus1_T_71_load = load i3 %w_l_plus1_T_71_addr" [../layer.h:84->../layer.h:261]   --->   Operation 115 'load' 'w_l_plus1_T_71_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/2] (0.79ns)   --->   "%w_l_plus1_T_72_load = load i3 %w_l_plus1_T_72_addr" [../layer.h:84->../layer.h:261]   --->   Operation 116 'load' 'w_l_plus1_T_72_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 117 [1/2] (0.79ns)   --->   "%w_l_plus1_T_73_load = load i3 %w_l_plus1_T_73_addr" [../layer.h:84->../layer.h:261]   --->   Operation 117 'load' 'w_l_plus1_T_73_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 118 [1/2] (0.79ns)   --->   "%w_l_plus1_T_74_load = load i3 %w_l_plus1_T_74_addr" [../layer.h:84->../layer.h:261]   --->   Operation 118 'load' 'w_l_plus1_T_74_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 119 [1/2] (0.79ns)   --->   "%w_l_plus1_T_75_load = load i3 %w_l_plus1_T_75_addr" [../layer.h:84->../layer.h:261]   --->   Operation 119 'load' 'w_l_plus1_T_75_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 120 [1/2] (0.79ns)   --->   "%w_l_plus1_T_76_load = load i3 %w_l_plus1_T_76_addr" [../layer.h:84->../layer.h:261]   --->   Operation 120 'load' 'w_l_plus1_T_76_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 121 [1/2] (0.79ns)   --->   "%w_l_plus1_T_77_load = load i3 %w_l_plus1_T_77_addr" [../layer.h:84->../layer.h:261]   --->   Operation 121 'load' 'w_l_plus1_T_77_load' <Predicate = (!icmp_ln81)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 122 [5/6] (6.60ns)   --->   "%mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258" [../layer.h:84->../layer.h:261]   --->   Operation 122 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [6/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19" [../layer.h:84->../layer.h:261]   --->   Operation 123 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 124 [4/6] (6.60ns)   --->   "%mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258" [../layer.h:84->../layer.h:261]   --->   Operation 124 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [5/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19" [../layer.h:84->../layer.h:261]   --->   Operation 125 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [6/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210" [../layer.h:84->../layer.h:261]   --->   Operation 126 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.60>
ST_5 : Operation 127 [3/6] (6.60ns)   --->   "%mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258" [../layer.h:84->../layer.h:261]   --->   Operation 127 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [4/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19" [../layer.h:84->../layer.h:261]   --->   Operation 128 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [5/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210" [../layer.h:84->../layer.h:261]   --->   Operation 129 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [6/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311" [../layer.h:84->../layer.h:261]   --->   Operation 130 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.60>
ST_6 : Operation 131 [2/6] (6.60ns)   --->   "%mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258" [../layer.h:84->../layer.h:261]   --->   Operation 131 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [3/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19" [../layer.h:84->../layer.h:261]   --->   Operation 132 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [4/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210" [../layer.h:84->../layer.h:261]   --->   Operation 133 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [5/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311" [../layer.h:84->../layer.h:261]   --->   Operation 134 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [6/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412" [../layer.h:84->../layer.h:261]   --->   Operation 135 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.60>
ST_7 : Operation 136 [1/6] (6.60ns)   --->   "%mul_i = dmul i64 %w_l_plus1_T_load, i64 %p_read_258" [../layer.h:84->../layer.h:261]   --->   Operation 136 'dmul' 'mul_i' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [2/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19" [../layer.h:84->../layer.h:261]   --->   Operation 137 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [3/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210" [../layer.h:84->../layer.h:261]   --->   Operation 138 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [4/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311" [../layer.h:84->../layer.h:261]   --->   Operation 139 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [5/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412" [../layer.h:84->../layer.h:261]   --->   Operation 140 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [6/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513" [../layer.h:84->../layer.h:261]   --->   Operation 141 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.75>
ST_8 : Operation 142 [1/1] (0.86ns)   --->   "%i_28 = add i4 %i, i4 1" [../layer.h:81->../layer.h:261]   --->   Operation 142 'add' 'i_28' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_0_load_1 = load i64 %mux_case_0" [../layer.h:84->../layer.h:261]   --->   Operation 143 'load' 'mux_case_0_load_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_1_load_1 = load i64 %mux_case_1" [../layer.h:84->../layer.h:261]   --->   Operation 144 'load' 'mux_case_1_load_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_2_load_1 = load i64 %mux_case_2" [../layer.h:84->../layer.h:261]   --->   Operation 145 'load' 'mux_case_2_load_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_3_load_1 = load i64 %mux_case_3" [../layer.h:84->../layer.h:261]   --->   Operation 146 'load' 'mux_case_3_load_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_4_load_1 = load i64 %mux_case_4" [../layer.h:84->../layer.h:261]   --->   Operation 147 'load' 'mux_case_4_load_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%mux_case_5_load_1 = load i64 %mux_case_5" [../layer.h:84->../layer.h:261]   --->   Operation 148 'load' 'mux_case_5_load_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%mux_case_6_load_1 = load i64 %mux_case_6" [../layer.h:84->../layer.h:261]   --->   Operation 149 'load' 'mux_case_6_load_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%mux_case_7_load_1 = load i64 %mux_case_7" [../layer.h:84->../layer.h:261]   --->   Operation 150 'load' 'mux_case_7_load_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i4 %i" [../layer.h:81->../layer.h:261]   --->   Operation 151 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.83ns)   --->   "%tmp = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.8double.double.i3, i3 0, i64 %mux_case_0_load_1, i3 1, i64 %mux_case_1_load_1, i3 2, i64 %mux_case_2_load_1, i3 3, i64 %mux_case_3_load_1, i3 4, i64 %mux_case_4_load_1, i3 5, i64 %mux_case_5_load_1, i3 6, i64 %mux_case_6_load_1, i3 7, i64 %mux_case_7_load_1, i64 <undef>, i3 %trunc_ln81" [../layer.h:84->../layer.h:261]   --->   Operation 152 'sparsemux' 'tmp' <Predicate = (!icmp_ln81)> <Delay = 0.83> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [5/5] (6.91ns)   --->   "%add_i = dadd i64 %tmp, i64 %mul_i" [../layer.h:84->../layer.h:261]   --->   Operation 153 'dadd' 'add_i' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/6] (6.60ns)   --->   "%mul_i_1 = dmul i64 %w_l_plus1_T_71_load, i64 %p_read19" [../layer.h:84->../layer.h:261]   --->   Operation 154 'dmul' 'mul_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [2/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210" [../layer.h:84->../layer.h:261]   --->   Operation 155 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [3/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311" [../layer.h:84->../layer.h:261]   --->   Operation 156 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [4/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412" [../layer.h:84->../layer.h:261]   --->   Operation 157 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [5/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513" [../layer.h:84->../layer.h:261]   --->   Operation 158 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [6/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614" [../layer.h:84->../layer.h:261]   --->   Operation 159 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (1.03ns)   --->   "%switch_ln84 = switch i3 %trunc_ln81, void %arrayidx.i.i6.i867.case.7, i3 0, void %VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i867.exit_crit_edge, i3 1, void %VITIS_LOOP_82_2.i.split.arrayidx.i.i6.i867.exit_crit_edge16, i3 2, void %arrayidx.i.i6.i867.case.2, i3 3, void %arrayidx.i.i6.i867.case.3, i3 4, void %arrayidx.i.i6.i867.case.4, i3 5, void %arrayidx.i.i6.i867.case.5, i3 6, void %arrayidx.i.i6.i867.case.6" [../layer.h:84->../layer.h:261]   --->   Operation 160 'switch' 'switch_ln84' <Predicate = (!icmp_ln81)> <Delay = 1.03>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%mux_case_0_load = load i64 %mux_case_0"   --->   Operation 250 'load' 'mux_case_0_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%mux_case_1_load = load i64 %mux_case_1"   --->   Operation 251 'load' 'mux_case_1_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%mux_case_2_load = load i64 %mux_case_2"   --->   Operation 252 'load' 'mux_case_2_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%mux_case_3_load = load i64 %mux_case_3"   --->   Operation 253 'load' 'mux_case_3_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%mux_case_4_load = load i64 %mux_case_4"   --->   Operation 254 'load' 'mux_case_4_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%mux_case_5_load = load i64 %mux_case_5"   --->   Operation 255 'load' 'mux_case_5_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%mux_case_6_load = load i64 %mux_case_6"   --->   Operation 256 'load' 'mux_case_6_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%mux_case_7_load = load i64 %mux_case_7"   --->   Operation 257 'load' 'mux_case_7_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%add_i_71_load = load i64 %add_i_71"   --->   Operation 258 'load' 'add_i_71_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%add_i_73_load = load i64 %add_i_73"   --->   Operation 259 'load' 'add_i_73_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%add_i_75_load = load i64 %add_i_75"   --->   Operation 260 'load' 'add_i_75_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%add_i_77_load = load i64 %add_i_77"   --->   Operation 261 'load' 'add_i_77_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%add_i_79_load = load i64 %add_i_79"   --->   Operation 262 'load' 'add_i_79_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%add_i_711_load = load i64 %add_i_711"   --->   Operation 263 'load' 'add_i_711_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%add_i_713_load = load i64 %add_i_713"   --->   Operation 264 'load' 'add_i_713_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%add_i_715_load = load i64 %add_i_715"   --->   Operation 265 'load' 'add_i_715_load' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_715_out, i64 %add_i_715_load"   --->   Operation 266 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_713_out, i64 %add_i_713_load"   --->   Operation 267 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_711_out, i64 %add_i_711_load"   --->   Operation 268 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_79_out, i64 %add_i_79_load"   --->   Operation 269 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_77_out, i64 %add_i_77_load"   --->   Operation 270 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_75_out, i64 %add_i_75_load"   --->   Operation 271 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_73_out, i64 %add_i_73_load"   --->   Operation 272 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %add_i_71_out, i64 %add_i_71_load"   --->   Operation 273 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_7_out, i64 %mux_case_7_load"   --->   Operation 274 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_6_out, i64 %mux_case_6_load"   --->   Operation 275 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_5_out, i64 %mux_case_5_load"   --->   Operation 276 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_4_out, i64 %mux_case_4_load"   --->   Operation 277 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_3_out, i64 %mux_case_3_load"   --->   Operation 278 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_2_out, i64 %mux_case_2_load"   --->   Operation 279 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_1_out, i64 %mux_case_1_load"   --->   Operation 280 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %mux_case_0_out, i64 %mux_case_0_load"   --->   Operation 281 'write' 'write_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 282 'ret' 'ret_ln0' <Predicate = (icmp_ln81)> <Delay = 0.48>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 161 [4/5] (6.91ns)   --->   "%add_i = dadd i64 %tmp, i64 %mul_i" [../layer.h:84->../layer.h:261]   --->   Operation 161 'dadd' 'add_i' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/6] (6.60ns)   --->   "%mul_i_2 = dmul i64 %w_l_plus1_T_72_load, i64 %p_read210" [../layer.h:84->../layer.h:261]   --->   Operation 162 'dmul' 'mul_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [2/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311" [../layer.h:84->../layer.h:261]   --->   Operation 163 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [3/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412" [../layer.h:84->../layer.h:261]   --->   Operation 164 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [4/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513" [../layer.h:84->../layer.h:261]   --->   Operation 165 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [5/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614" [../layer.h:84->../layer.h:261]   --->   Operation 166 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [6/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715" [../layer.h:84->../layer.h:261]   --->   Operation 167 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 168 [3/5] (6.91ns)   --->   "%add_i = dadd i64 %tmp, i64 %mul_i" [../layer.h:84->../layer.h:261]   --->   Operation 168 'dadd' 'add_i' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [1/6] (6.60ns)   --->   "%mul_i_3 = dmul i64 %w_l_plus1_T_73_load, i64 %p_read311" [../layer.h:84->../layer.h:261]   --->   Operation 169 'dmul' 'mul_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [2/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412" [../layer.h:84->../layer.h:261]   --->   Operation 170 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [3/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513" [../layer.h:84->../layer.h:261]   --->   Operation 171 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [4/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614" [../layer.h:84->../layer.h:261]   --->   Operation 172 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [5/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715" [../layer.h:84->../layer.h:261]   --->   Operation 173 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 174 [2/5] (6.91ns)   --->   "%add_i = dadd i64 %tmp, i64 %mul_i" [../layer.h:84->../layer.h:261]   --->   Operation 174 'dadd' 'add_i' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [1/6] (6.60ns)   --->   "%mul_i_4 = dmul i64 %w_l_plus1_T_74_load, i64 %p_read412" [../layer.h:84->../layer.h:261]   --->   Operation 175 'dmul' 'mul_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [2/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513" [../layer.h:84->../layer.h:261]   --->   Operation 176 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [3/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614" [../layer.h:84->../layer.h:261]   --->   Operation 177 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [4/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715" [../layer.h:84->../layer.h:261]   --->   Operation 178 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 179 [1/5] (6.91ns)   --->   "%add_i = dadd i64 %tmp, i64 %mul_i" [../layer.h:84->../layer.h:261]   --->   Operation 179 'dadd' 'add_i' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/6] (6.60ns)   --->   "%mul_i_5 = dmul i64 %w_l_plus1_T_75_load, i64 %p_read513" [../layer.h:84->../layer.h:261]   --->   Operation 180 'dmul' 'mul_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 181 [2/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614" [../layer.h:84->../layer.h:261]   --->   Operation 181 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 182 [3/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715" [../layer.h:84->../layer.h:261]   --->   Operation 182 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 183 [5/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:261]   --->   Operation 183 'dadd' 'add_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/6] (6.60ns)   --->   "%mul_i_6 = dmul i64 %w_l_plus1_T_76_load, i64 %p_read614" [../layer.h:84->../layer.h:261]   --->   Operation 184 'dmul' 'mul_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [2/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715" [../layer.h:84->../layer.h:261]   --->   Operation 185 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 186 [4/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:261]   --->   Operation 186 'dadd' 'add_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/6] (6.60ns)   --->   "%mul_i_7 = dmul i64 %w_l_plus1_T_77_load, i64 %p_read715" [../layer.h:84->../layer.h:261]   --->   Operation 187 'dmul' 'mul_i_7' <Predicate = (!icmp_ln81)> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 188 [3/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:261]   --->   Operation 188 'dadd' 'add_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 189 [2/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:261]   --->   Operation 189 'dadd' 'add_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 190 [1/5] (6.91ns)   --->   "%add_i_1 = dadd i64 %add_i, i64 %mul_i_1" [../layer.h:84->../layer.h:261]   --->   Operation 190 'dadd' 'add_i_1' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 191 [5/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:261]   --->   Operation 191 'dadd' 'add_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 192 [4/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:261]   --->   Operation 192 'dadd' 'add_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 193 [3/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:261]   --->   Operation 193 'dadd' 'add_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.91>
ST_21 : Operation 194 [2/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:261]   --->   Operation 194 'dadd' 'add_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.91>
ST_22 : Operation 195 [1/5] (6.91ns)   --->   "%add_i_2 = dadd i64 %add_i_1, i64 %mul_i_2" [../layer.h:84->../layer.h:261]   --->   Operation 195 'dadd' 'add_i_2' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.91>
ST_23 : Operation 196 [5/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:261]   --->   Operation 196 'dadd' 'add_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 197 [4/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:261]   --->   Operation 197 'dadd' 'add_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 198 [3/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:261]   --->   Operation 198 'dadd' 'add_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 199 [2/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:261]   --->   Operation 199 'dadd' 'add_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 200 [1/5] (6.91ns)   --->   "%add_i_3 = dadd i64 %add_i_2, i64 %mul_i_3" [../layer.h:84->../layer.h:261]   --->   Operation 200 'dadd' 'add_i_3' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 201 [5/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:261]   --->   Operation 201 'dadd' 'add_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 202 [4/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:261]   --->   Operation 202 'dadd' 'add_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 203 [3/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:261]   --->   Operation 203 'dadd' 'add_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 204 [2/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:261]   --->   Operation 204 'dadd' 'add_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.91>
ST_32 : Operation 205 [1/5] (6.91ns)   --->   "%add_i_4 = dadd i64 %add_i_3, i64 %mul_i_4" [../layer.h:84->../layer.h:261]   --->   Operation 205 'dadd' 'add_i_4' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 206 [5/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:261]   --->   Operation 206 'dadd' 'add_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 207 [4/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:261]   --->   Operation 207 'dadd' 'add_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.91>
ST_35 : Operation 208 [3/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:261]   --->   Operation 208 'dadd' 'add_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.91>
ST_36 : Operation 209 [2/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:261]   --->   Operation 209 'dadd' 'add_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 210 [1/5] (6.91ns)   --->   "%add_i_5 = dadd i64 %add_i_4, i64 %mul_i_5" [../layer.h:84->../layer.h:261]   --->   Operation 210 'dadd' 'add_i_5' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 211 [5/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:261]   --->   Operation 211 'dadd' 'add_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 212 [4/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:261]   --->   Operation 212 'dadd' 'add_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i867.exit" [../layer.h:84->../layer.h:261]   --->   Operation 213 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 6)> <Delay = 0.00>
ST_39 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i867.exit" [../layer.h:84->../layer.h:261]   --->   Operation 214 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 5)> <Delay = 0.00>
ST_39 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i867.exit" [../layer.h:84->../layer.h:261]   --->   Operation 215 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 4)> <Delay = 0.00>
ST_39 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i867.exit" [../layer.h:84->../layer.h:261]   --->   Operation 216 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 3)> <Delay = 0.00>
ST_39 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i867.exit" [../layer.h:84->../layer.h:261]   --->   Operation 217 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 2)> <Delay = 0.00>
ST_39 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i867.exit" [../layer.h:84->../layer.h:261]   --->   Operation 218 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 1)> <Delay = 0.00>
ST_39 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i867.exit" [../layer.h:84->../layer.h:261]   --->   Operation 219 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 0)> <Delay = 0.00>
ST_39 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx.i.i6.i867.exit" [../layer.h:84->../layer.h:261]   --->   Operation 220 'br' 'br_ln84' <Predicate = (!icmp_ln81 & trunc_ln81 == 7)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 221 [3/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:261]   --->   Operation 221 'dadd' 'add_i_6' <Predicate = (!icmp_ln81)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 222 [1/1] (0.48ns)   --->   "%store_ln81 = store i4 %i_28, i4 %i_27" [../layer.h:81->../layer.h:261]   --->   Operation 222 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_40 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln81 = br void %VITIS_LOOP_82_2.i" [../layer.h:81->../layer.h:261]   --->   Operation 223 'br' 'br_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 224 [2/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:261]   --->   Operation 224 'dadd' 'add_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 225 [1/5] (6.91ns)   --->   "%add_i_6 = dadd i64 %add_i_5, i64 %mul_i_6" [../layer.h:84->../layer.h:261]   --->   Operation 225 'dadd' 'add_i_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 226 [5/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:261]   --->   Operation 226 'dadd' 'add_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.91>
ST_44 : Operation 227 [4/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:261]   --->   Operation 227 'dadd' 'add_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 228 [3/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:261]   --->   Operation 228 'dadd' 'add_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 229 [2/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:261]   --->   Operation 229 'dadd' 'add_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.40>
ST_47 : Operation 230 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../layer.h:81->../layer.h:261]   --->   Operation 230 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 231 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [../layer.h:81->../layer.h:261]   --->   Operation 231 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 232 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../layer.h:81->../layer.h:261]   --->   Operation 232 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 233 [1/5] (6.91ns)   --->   "%add_i_7 = dadd i64 %add_i_6, i64 %mul_i_7" [../layer.h:84->../layer.h:261]   --->   Operation 233 'dadd' 'add_i_7' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 234 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %add_i_71" [../layer.h:84->../layer.h:261]   --->   Operation 234 'store' 'store_ln84' <Predicate = (trunc_ln81 == 6)> <Delay = 0.48>
ST_47 : Operation 235 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %mux_case_6" [../layer.h:84->../layer.h:261]   --->   Operation 235 'store' 'store_ln84' <Predicate = (trunc_ln81 == 6)> <Delay = 0.48>
ST_47 : Operation 236 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %add_i_73" [../layer.h:84->../layer.h:261]   --->   Operation 236 'store' 'store_ln84' <Predicate = (trunc_ln81 == 5)> <Delay = 0.48>
ST_47 : Operation 237 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %mux_case_5" [../layer.h:84->../layer.h:261]   --->   Operation 237 'store' 'store_ln84' <Predicate = (trunc_ln81 == 5)> <Delay = 0.48>
ST_47 : Operation 238 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %add_i_75" [../layer.h:84->../layer.h:261]   --->   Operation 238 'store' 'store_ln84' <Predicate = (trunc_ln81 == 4)> <Delay = 0.48>
ST_47 : Operation 239 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %mux_case_4" [../layer.h:84->../layer.h:261]   --->   Operation 239 'store' 'store_ln84' <Predicate = (trunc_ln81 == 4)> <Delay = 0.48>
ST_47 : Operation 240 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %add_i_77" [../layer.h:84->../layer.h:261]   --->   Operation 240 'store' 'store_ln84' <Predicate = (trunc_ln81 == 3)> <Delay = 0.48>
ST_47 : Operation 241 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %mux_case_3" [../layer.h:84->../layer.h:261]   --->   Operation 241 'store' 'store_ln84' <Predicate = (trunc_ln81 == 3)> <Delay = 0.48>
ST_47 : Operation 242 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %add_i_79" [../layer.h:84->../layer.h:261]   --->   Operation 242 'store' 'store_ln84' <Predicate = (trunc_ln81 == 2)> <Delay = 0.48>
ST_47 : Operation 243 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %mux_case_2" [../layer.h:84->../layer.h:261]   --->   Operation 243 'store' 'store_ln84' <Predicate = (trunc_ln81 == 2)> <Delay = 0.48>
ST_47 : Operation 244 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %add_i_711" [../layer.h:84->../layer.h:261]   --->   Operation 244 'store' 'store_ln84' <Predicate = (trunc_ln81 == 1)> <Delay = 0.48>
ST_47 : Operation 245 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %mux_case_1" [../layer.h:84->../layer.h:261]   --->   Operation 245 'store' 'store_ln84' <Predicate = (trunc_ln81 == 1)> <Delay = 0.48>
ST_47 : Operation 246 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %add_i_713" [../layer.h:84->../layer.h:261]   --->   Operation 246 'store' 'store_ln84' <Predicate = (trunc_ln81 == 0)> <Delay = 0.48>
ST_47 : Operation 247 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %mux_case_0" [../layer.h:84->../layer.h:261]   --->   Operation 247 'store' 'store_ln84' <Predicate = (trunc_ln81 == 0)> <Delay = 0.48>
ST_47 : Operation 248 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %add_i_715" [../layer.h:84->../layer.h:261]   --->   Operation 248 'store' 'store_ln84' <Predicate = (trunc_ln81 == 7)> <Delay = 0.48>
ST_47 : Operation 249 [1/1] (0.48ns)   --->   "%store_ln84 = store i64 %add_i_7, i64 %mux_case_7" [../layer.h:84->../layer.h:261]   --->   Operation 249 'store' 'store_ln84' <Predicate = (trunc_ln81 == 7)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.357ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln81', ../layer.h:81->../layer.h:261) of constant 0 on local variable 'i', ../layer.h:81->../layer.h:261 [74]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:81->../layer.h:261) on local variable 'i', ../layer.h:81->../layer.h:261 [77]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln81', ../layer.h:81->../layer.h:261) [78]  (0.868 ns)

 <State 2>: 7.392ns
The critical path consists of the following:
	'load' operation 64 bit ('w_l_plus1_T_load', ../layer.h:84->../layer.h:261) on array 'w_l_plus1_T' [97]  (0.790 ns)
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [98]  (6.602 ns)

 <State 3>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [98]  (6.602 ns)

 <State 4>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [98]  (6.602 ns)

 <State 5>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [98]  (6.602 ns)

 <State 6>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [98]  (6.602 ns)

 <State 7>: 6.602ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i', ../layer.h:84->../layer.h:261) [98]  (6.602 ns)

 <State 8>: 7.756ns
The critical path consists of the following:
	'load' operation 64 bit ('mux_case_0_load_1', ../layer.h:84->../layer.h:261) on local variable 'mux_case_0' [82]  (0.000 ns)
	'sparsemux' operation 64 bit ('tmp', ../layer.h:84->../layer.h:261) [95]  (0.837 ns)
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:261) [99]  (6.919 ns)

 <State 9>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:261) [99]  (6.919 ns)

 <State 10>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:261) [99]  (6.919 ns)

 <State 11>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:261) [99]  (6.919 ns)

 <State 12>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', ../layer.h:84->../layer.h:261) [99]  (6.919 ns)

 <State 13>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:261) [103]  (6.919 ns)

 <State 14>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:261) [103]  (6.919 ns)

 <State 15>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:261) [103]  (6.919 ns)

 <State 16>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:261) [103]  (6.919 ns)

 <State 17>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_1', ../layer.h:84->../layer.h:261) [103]  (6.919 ns)

 <State 18>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:261) [107]  (6.919 ns)

 <State 19>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:261) [107]  (6.919 ns)

 <State 20>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:261) [107]  (6.919 ns)

 <State 21>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:261) [107]  (6.919 ns)

 <State 22>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_2', ../layer.h:84->../layer.h:261) [107]  (6.919 ns)

 <State 23>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:261) [111]  (6.919 ns)

 <State 24>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:261) [111]  (6.919 ns)

 <State 25>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:261) [111]  (6.919 ns)

 <State 26>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:261) [111]  (6.919 ns)

 <State 27>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_3', ../layer.h:84->../layer.h:261) [111]  (6.919 ns)

 <State 28>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:261) [115]  (6.919 ns)

 <State 29>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:261) [115]  (6.919 ns)

 <State 30>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:261) [115]  (6.919 ns)

 <State 31>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:261) [115]  (6.919 ns)

 <State 32>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_4', ../layer.h:84->../layer.h:261) [115]  (6.919 ns)

 <State 33>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:261) [119]  (6.919 ns)

 <State 34>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:261) [119]  (6.919 ns)

 <State 35>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:261) [119]  (6.919 ns)

 <State 36>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:261) [119]  (6.919 ns)

 <State 37>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_5', ../layer.h:84->../layer.h:261) [119]  (6.919 ns)

 <State 38>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:261) [123]  (6.919 ns)

 <State 39>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:261) [123]  (6.919 ns)

 <State 40>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:261) [123]  (6.919 ns)

 <State 41>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:261) [123]  (6.919 ns)

 <State 42>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_6', ../layer.h:84->../layer.h:261) [123]  (6.919 ns)

 <State 43>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) [127]  (6.919 ns)

 <State 44>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) [127]  (6.919 ns)

 <State 45>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) [127]  (6.919 ns)

 <State 46>: 6.919ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) [127]  (6.919 ns)

 <State 47>: 7.408ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_7', ../layer.h:84->../layer.h:261) [127]  (6.919 ns)
	'store' operation 0 bit ('store_ln84', ../layer.h:84->../layer.h:261) of variable 'add_i_7', ../layer.h:84->../layer.h:261 on local variable 'add_i_71' [130]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
