Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: RAT_wrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RAT_wrapper.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RAT_wrapper"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : RAT_wrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\SingleMux.vhd" into library work
Parsing entity <SingleMux>.
Parsing architecture <Behavioral> of entity <singlemux>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\FlagReg.vhd" into library work
Parsing entity <FlagReg>.
Parsing architecture <Behavioral> of entity <flagreg>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\vga_clk_div.vhd" into library work
Parsing entity <vga_clk_div>.
Parsing architecture <Behavioral> of entity <vga_clk_div>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\VGAdrive.vhd" into library work
Parsing entity <VGAdrive>.
Parsing architecture <Behavioral> of entity <vgadrive>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\subraptor.vhd" into library work
Parsing entity <subraptor>.
Parsing architecture <Behavioral> of entity <subraptor>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\StackPointer.vhd" into library work
Parsing entity <SP>.
Parsing architecture <my_count> of entity <sp>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\Scratch_ram.vhd" into library work
Parsing entity <SCR>.
Parsing architecture <SCR> of entity <scr>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\ram2k_8.vhd" into library work
Parsing entity <ram2k_8>.
Parsing architecture <Behavioral> of entity <ram2k_8>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\prog_rom.vhd" into library work
Parsing entity <prog_rom>.
Parsing architecture <low_level_definition> of entity <prog_rom>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <my_count> of entity <pc>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\MUX_4in.vhd" into library work
Parsing entity <MUX_4in>.
Parsing architecture <Behavioral> of entity <mux_4in>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\mux.vhd" into library work
Parsing entity <MUX>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\IMask.vhd" into library work
Parsing entity <IMask>.
Parsing architecture <Behavioral> of entity <imask>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\FourRealMux.vhd" into library work
Parsing entity <FourRealMux>.
Parsing architecture <Behavioral> of entity <fourrealmux>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\FLAGS.vhd" into library work
Parsing entity <FLAGS>.
Parsing architecture <Behavioral> of entity <flags>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\ControlUnitFSM.vhd" into library work
Parsing entity <CONTROL_UNIT>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\AND_GATE.vhd" into library work
Parsing entity <AND_GATE>.
Parsing architecture <Behavioral> of entity <and_gate>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\vgaDriverBuffer.vhd" into library work
Parsing entity <vgaDriverBuffer>.
Parsing architecture <Behavioral> of entity <vgadriverbuffer>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\MCU.vhd" into library work
Parsing entity <RAT_MCU>.
Parsing architecture <Behavioral> of entity <rat_mcu>.
Parsing VHDL file "C:\Users\csundstr\Desktop\Final\Exp10_mealy\RAT_Wrapper_vga_only_F14.vhd" into library work
Parsing entity <RAT_wrapper>.
Parsing architecture <Behavioral> of entity <rat_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RAT_wrapper> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAT_MCU> (architecture <Behavioral>) from library <work>.

Elaborating entity <prog_rom> (architecture <low_level_definition>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_4in> (architecture <Behavioral>) from library <work>.

Elaborating entity <FLAGS> (architecture <Behavioral>) from library <work>.

Elaborating entity <FlagReg> (architecture <Behavioral>) from library <work>.

Elaborating entity <SingleMux> (architecture <Behavioral>) from library <work>.

Elaborating entity <CONTROL_UNIT> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\csundstr\Desktop\Final\Exp10_mealy\ControlUnitFSM.vhd" Line 919. Case statement is complete. others clause is never selected

Elaborating entity <RegisterFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <PC> (architecture <my_count>) from library <work>.

Elaborating entity <SP> (architecture <my_count>) from library <work>.

Elaborating entity <FourRealMux> (architecture <Behavioral>) from library <work>.

Elaborating entity <SCR> (architecture <SCR>) from library <work>.

Elaborating entity <subraptor> (architecture <Behavioral>) from library <work>.

Elaborating entity <IMask> (architecture <Behavioral>) from library <work>.

Elaborating entity <AND_GATE> (architecture <Behavioral>) from library <work>.

Elaborating entity <vgaDriverBuffer> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram2k_8> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGAdrive> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga_clk_div> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\csundstr\Desktop\Final\Exp10_mealy\RAT_Wrapper_vga_only_F14.vhd" Line 142: r_vgadata should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RAT_wrapper>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\RAT_Wrapper_vga_only_F14.vhd".
WARNING:Xst:647 - Input <BUTTONS<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <r_SEGMENTS>.
    Found 4-bit register for signal <r_DISP_EN>.
    Found 11-bit register for signal <r_vga_wa>.
    Found 8-bit register for signal <r_vga_wd>.
    Found 8-bit register for signal <r_LEDS>.
    Summary:
	inferred  39 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <RAT_wrapper> synthesized.

Synthesizing Unit <RAT_MCU>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\MCU.vhd".
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal s_multi_bus<9:8> may hinder XST clustering optimizations.
    Summary:
	no macro.
Unit <RAT_MCU> synthesized.

Synthesizing Unit <prog_rom>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\prog_rom.vhd".
    Set property "INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_01 = 86C181F181098179A000872169276712680066C087D1663F68124D3967118781" for instance <ram_1024_x_18>.
    Set property "INIT_02 = 6712800287D166C0880148918002815187D166004899A178D301D201478980E8" for instance <ram_1024_x_18>.
    Set property "INIT_03 = 822B0D11800287D1680187D166C0680087D15341682687D16600524151396827" for instance <ram_1024_x_18>.
    Set property "INIT_04 = 823086C1842186C1831186C1828186C18781A0018002822882324D9082324D98" for instance <ram_1024_x_18>.
    Set property "INIT_05 = 690C671468088721690C670F68088721690C670A680887516914670A68086607" for instance <ram_1024_x_18>.
    Set property "INIT_06 = 670A681A87D167CA681987516911670D681D87516914670A6818660780028721" for instance <ram_1024_x_18>.
    Set property "INIT_07 = 87D16713681B87D16714681A87D16714681987D1670C681C87D1670B681B87D1" for instance <ram_1024_x_18>.
    Set property "INIT_08 = 87D1670B681087516914670A681587516914670A680F6607800287D16712681C" for instance <ram_1024_x_18>.
    Set property "INIT_09 = 681387D16710681387D1670F681287D1670E681287D1670D681187D1670C6811" for instance <ram_1024_x_18>.
    Set property "INIT_0A = 477187D1663F68124769CD014E69800287D16713681487D16712681487D16711" for instance <ram_1024_x_18>.
    Set property "INIT_0B = 670C800287D166006812477187D1663F681247698D014E69800287D166006812" for instance <ram_1024_x_18>.
    Set property "INIT_0C = 85A186C18109854986C181098549800287D1660068126713800287D166006812" for instance <ram_1024_x_18>.
    Set property "INIT_0D = 3C0086EBDB017B1FDC017CFFDD017DFFA00386C18109862185A186C1810985F9" for instance <ram_1024_x_18>.
    Set property "INIT_0E = 8002875B4748870187D189018002872B4848880187D18901800286CB3D0086DB" for instance <ram_1024_x_18>.
    Set property "INIT_0F = A8110401041F053F45414439800287930D1E8D0187216927680047696D006600" for instance <ram_1024_x_18>.
    Set property "INIT_10 = 000000000000000000000000000080024692449045912580A829040180002540" for instance <ram_1024_x_18>.
    Set property "INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INIT_3F = 8648000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INITP_00 = 3CF3CF3CF3CFCFF4FCFCFCFF0000140034CF0CC3D38430A0004FF3CC00000000" for instance <ram_1024_x_18>.
    Set property "INITP_01 = 1A04E3CF422422488BBB400000013F4FD3C3C84F0F213CF3CF3CF3CF3CFCFF4F" for instance <ram_1024_x_18>.
    Set property "INITP_02 = 000000000000000000000000000000000000000000000000000000000001FE16" for instance <ram_1024_x_18>.
    Set property "INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Set property "INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18>.
    Summary:
	no macro.
Unit <prog_rom> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\ALU.vhd".
    Found 9-bit adder for signal <n0043> created at line 55.
    Found 9-bit adder for signal <GND_30_o_GND_30_o_add_2_OUT> created at line 55.
    Found 9-bit subtractor for signal <GND_30_o_GND_30_o_sub_6_OUT<8:0>> created at line 61.
    Found 9-bit subtractor for signal <GND_30_o_GND_30_o_sub_7_OUT<8:0>> created at line 64.
    Found 9-bit 16-to-1 multiplexer for signal <v_res> created at line 50.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  13 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <MUX>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\mux.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX> synthesized.

Synthesizing Unit <MUX_4in>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\MUX_4in.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <TO_REG> created at line 43.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_4in> synthesized.

Synthesizing Unit <FLAGS>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\FLAGS.vhd".
    Summary:
	no macro.
Unit <FLAGS> synthesized.

Synthesizing Unit <FlagReg>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\FlagReg.vhd".
    Found 1-bit register for signal <s_D>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FlagReg> synthesized.

Synthesizing Unit <SingleMux>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\SingleMux.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <SingleMux> synthesized.

Synthesizing Unit <CONTROL_UNIT>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\ControlUnitFSM.vhd".
    Found 2-bit register for signal <PS>.
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_init                                        |
    | Power Up State     | st_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32x2-bit Read Only RAM for signal <_n0425>
    Summary:
	inferred   1 RAM(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CONTROL_UNIT> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\RegisterFile.vhd".
    Found 32x8-bit dual-port RAM <Mram_REG> for signal <REG>.
    Found 1-bit tristate buffer for signal <DX_OUT<7>> created at line 35
    Found 1-bit tristate buffer for signal <DX_OUT<6>> created at line 35
    Found 1-bit tristate buffer for signal <DX_OUT<5>> created at line 35
    Found 1-bit tristate buffer for signal <DX_OUT<4>> created at line 35
    Found 1-bit tristate buffer for signal <DX_OUT<3>> created at line 35
    Found 1-bit tristate buffer for signal <DX_OUT<2>> created at line 35
    Found 1-bit tristate buffer for signal <DX_OUT<1>> created at line 35
    Found 1-bit tristate buffer for signal <DX_OUT<0>> created at line 35
    Summary:
	inferred   1 RAM(s).
	inferred   8 Tristate(s).
Unit <RegisterFile> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\PC.vhd".
    Found 10-bit register for signal <s_cnt>.
    Found 10-bit adder for signal <s_cnt[9]_GND_52_o_add_1_OUT> created at line 35.
    Found 10-bit 4-to-1 multiplexer for signal <PC_MUX_SEL[1]_GND_52_o_wide_mux_0_OUT> created at line 24.
    Found 1-bit tristate buffer for signal <PC_TRI<9>> created at line 44
    Found 1-bit tristate buffer for signal <PC_TRI<8>> created at line 44
    Found 1-bit tristate buffer for signal <PC_TRI<7>> created at line 44
    Found 1-bit tristate buffer for signal <PC_TRI<6>> created at line 44
    Found 1-bit tristate buffer for signal <PC_TRI<5>> created at line 44
    Found 1-bit tristate buffer for signal <PC_TRI<4>> created at line 44
    Found 1-bit tristate buffer for signal <PC_TRI<3>> created at line 44
    Found 1-bit tristate buffer for signal <PC_TRI<2>> created at line 44
    Found 1-bit tristate buffer for signal <PC_TRI<1>> created at line 44
    Found 1-bit tristate buffer for signal <PC_TRI<0>> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred  10 Tristate(s).
Unit <PC> synthesized.

Synthesizing Unit <SP>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\StackPointer.vhd".
    Found 8-bit register for signal <s_cnt>.
    Found 8-bit adder for signal <s_cnt[7]_GND_63_o_add_0_OUT> created at line 23.
    Found 8-bit subtractor for signal <GND_63_o_GND_63_o_sub_2_OUT<7:0>> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SP> synthesized.

Synthesizing Unit <FourRealMux>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\FourRealMux.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <TO_SCR> created at line 43.
    Summary:
	inferred   1 Multiplexer(s).
Unit <FourRealMux> synthesized.

Synthesizing Unit <SCR>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\Scratch_ram.vhd".
    Found 256x10-bit single-port RAM <Mram_BD_RAM> for signal <BD_RAM>.
    Found 1-bit tristate buffer for signal <DATA<9>> created at line 24
    Found 1-bit tristate buffer for signal <DATA<8>> created at line 24
    Found 1-bit tristate buffer for signal <DATA<7>> created at line 24
    Found 1-bit tristate buffer for signal <DATA<6>> created at line 24
    Found 1-bit tristate buffer for signal <DATA<5>> created at line 24
    Found 1-bit tristate buffer for signal <DATA<4>> created at line 24
    Found 1-bit tristate buffer for signal <DATA<3>> created at line 24
    Found 1-bit tristate buffer for signal <DATA<2>> created at line 24
    Found 1-bit tristate buffer for signal <DATA<1>> created at line 24
    Found 1-bit tristate buffer for signal <DATA<0>> created at line 24
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
	inferred  10 Tristate(s).
Unit <SCR> synthesized.

Synthesizing Unit <subraptor>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\subraptor.vhd".
    Found 8-bit subtractor for signal <Feces> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <subraptor> synthesized.

Synthesizing Unit <IMask>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\IMask.vhd".
    Found 1-bit register for signal <s_oot>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IMask> synthesized.

Synthesizing Unit <AND_GATE>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\AND_GATE.vhd".
    Summary:
	no macro.
Unit <AND_GATE> synthesized.

Synthesizing Unit <vgaDriverBuffer>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\vgaDriverBuffer.vhd".
    Summary:
	no macro.
Unit <vgaDriverBuffer> synthesized.

Synthesizing Unit <ram2k_8>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\ram2k_8.vhd".
    Found 2048x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <ram2k_8> synthesized.

Synthesizing Unit <VGAdrive>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\VGAdrive.vhd".
    Register <row> equivalent to <vertical> has been removed
    Register <horizontal> equivalent to <column> has been removed
    Found 10-bit register for signal <vertical>.
    Found 1-bit register for signal <H>.
    Found 1-bit register for signal <V>.
    Found 3-bit register for signal <Rout>.
    Found 3-bit register for signal <Gout>.
    Found 2-bit register for signal <Bout>.
    Found 10-bit register for signal <column>.
    Found 10-bit adder for signal <horizontal[9]_GND_81_o_add_1_OUT> created at line 71.
    Found 10-bit adder for signal <vertical[9]_GND_81_o_add_3_OUT> created at line 76.
    Found 10-bit comparator greater for signal <horizontal[9]_PWR_40_o_LessThan_1_o> created at line 70
    Found 10-bit comparator greater for signal <vertical[9]_PWR_40_o_LessThan_3_o> created at line 75
    Found 10-bit comparator lessequal for signal <n0007> created at line 83
    Found 10-bit comparator greater for signal <GND_81_o_PWR_40_o_LessThan_9_o> created at line 83
    Found 10-bit comparator lessequal for signal <n0012> created at line 90
    Found 10-bit comparator greater for signal <GND_81_o_GND_81_o_LessThan_11_o> created at line 90
    Found 10-bit comparator lessequal for signal <n0017> created at line 99
    Found 10-bit comparator lessequal for signal <n0019> created at line 99
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <VGAdrive> synthesized.

Synthesizing Unit <vga_clk_div>.
    Related source file is "C:\Users\csundstr\Desktop\Final\Exp10_mealy\vga_clk_div.vhd".
    Found 32-bit register for signal <my_div_fast.div_cnt>.
    Found 1-bit register for signal <tmp_clkf>.
    Found 32-bit adder for signal <my_div_fast.div_cnt[31]_GND_82_o_add_1_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <vga_clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 2048x8-bit dual-port RAM                              : 1
 256x10-bit single-port RAM                            : 1
 32x2-bit single-port Read Only RAM                    : 1
 32x8-bit dual-port RAM                                : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 3
 32-bit adder                                          : 1
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Registers                                            : 21
 1-bit register                                        : 8
 10-bit register                                       : 3
 11-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 4
# Multiplexers                                         : 55
 1-bit 2-to-1 multiplexer                              : 40
 10-bit 2-to-1 multiplexer                             : 4
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 2
 9-bit 16-to-1 multiplexer                             : 1
# Tristates                                            : 28
 1-bit tristate buffer                                 : 28
# FSMs                                                 : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CONTROL_UNIT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0425> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <OPCODE_HI_5>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CONTROL_UNIT> synthesized (advanced).

Synthesizing (advanced) Unit <PC>.
The following registers are absorbed into counter <s_cnt>: 1 register on signal <s_cnt>.
Unit <PC> synthesized (advanced).

Synthesizing (advanced) Unit <RegisterFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_REG> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <RF_WR>         | high     |
    |     addrA          | connected to signal <ADRX>          |          |
    |     diA            | connected to signal <DIN>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     addrB          | connected to signal <ADRY>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RegisterFile> synthesized (advanced).

Synthesizing (advanced) Unit <SCR>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_BD_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 10-bit                   |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <DATA>          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SCR> synthesized (advanced).

Synthesizing (advanced) Unit <SP>.
The following registers are absorbed into counter <s_cnt>: 1 register on signal <s_cnt>.
Unit <SP> synthesized (advanced).

Synthesizing (advanced) Unit <VGAdrive>.
The following registers are absorbed into counter <column>: 1 register on signal <column>.
Unit <VGAdrive> synthesized (advanced).

Synthesizing (advanced) Unit <ram2k_8>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <wd>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     addrB          | connected to signal <ra>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram2k_8> synthesized (advanced).

Synthesizing (advanced) Unit <vga_clk_div>.
The following registers are absorbed into counter <my_div_fast.div_cnt>: 1 register on signal <my_div_fast.div_cnt>.
Unit <vga_clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 2048x8-bit dual-port distributed RAM                  : 1
 256x10-bit single-port distributed RAM                : 1
 32x2-bit single-port distributed Read Only RAM        : 1
 32x8-bit dual-port distributed RAM                    : 1
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Counters                                             : 4
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
 8-bit updown counter                                  : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 4
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 46
 10-bit 2-to-1 multiplexer                             : 3
 10-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 2
 9-bit 16-to-1 multiplexer                             : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCU/my_cu/FSM_0> on signal <PS[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 st_init      | 00
 st_fet       | 01
 st_exec      | 10
 st_interrupt | 11
--------------------------
INFO:Xst:1901 - Instance my_prog_rom/ram_1024_x_18 in unit RAT_MCU of type RAMB16_S18 has been replaced by RAMB16BWER
WARNING:Xst:2042 - Unit SCR: 10 internal tristates are replaced by logic (pull-up yes): DATA<0>, DATA<1>, DATA<2>, DATA<3>, DATA<4>, DATA<5>, DATA<6>, DATA<7>, DATA<8>, DATA<9>.
WARNING:Xst:2042 - Unit PC: 10 internal tristates are replaced by logic (pull-up yes): PC_TRI<0>, PC_TRI<1>, PC_TRI<2>, PC_TRI<3>, PC_TRI<4>, PC_TRI<5>, PC_TRI<6>, PC_TRI<7>, PC_TRI<8>, PC_TRI<9>.
WARNING:Xst:2042 - Unit RegisterFile: 8 internal tristates are replaced by logic (pull-up yes): DX_OUT<0>, DX_OUT<1>, DX_OUT<2>, DX_OUT<3>, DX_OUT<4>, DX_OUT<5>, DX_OUT<6>, DX_OUT<7>.

Optimizing unit <RAT_wrapper> ...

Optimizing unit <RAT_MCU> ...

Optimizing unit <CONTROL_UNIT> ...

Optimizing unit <ALU> ...

Optimizing unit <VGAdrive> ...
WARNING:Xst:1293 - FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_31> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_30> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_29> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_28> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_27> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_26> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_25> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_24> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_23> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_22> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_21> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_20> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_19> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_18> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_17> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_16> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_15> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_14> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_13> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_12> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_11> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_10> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_9> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_8> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_7> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_6> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_5> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_4> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_3> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_2> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/vga_clk/my_div_fast.div_cnt_1> has a constant value of 0 in block <RAT_wrapper>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RAT_wrapper, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RAT_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 578
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 56
#      LUT3                        : 17
#      LUT4                        : 55
#      LUT5                        : 50
#      LUT6                        : 238
#      MULT_AND                    : 7
#      MUXCY                       : 41
#      MUXF7                       : 48
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 96
#      FD                          : 20
#      FDC                         : 2
#      FDCE                        : 18
#      FDE                         : 43
#      FDR                         : 13
# RAMS                             : 147
#      RAM128X1D                   : 128
#      RAM256X1S                   : 10
#      RAM32X1D                    : 8
#      RAMB16BWER                  : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUF                        : 10
#      OBUF                        : 30

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  18224     0%  
 Number of Slice LUTs:                  986  out of   9112    10%  
    Number used as Logic:               418  out of   9112     4%  
    Number used as Memory:              568  out of   2176    26%  
       Number used as RAM:              568

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1012
   Number with an unused Flip Flop:     916  out of   1012    90%  
   Number with an unused LUT:            26  out of   1012     2%  
   Number of fully used LUT-FF pairs:    70  out of   1012     6%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          44
 Number of bonded IOBs:                  41  out of    232    17%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 213   |
VGA/vga_clk/tmp_clkf               | BUFG                   | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.773ns (Maximum Frequency: 72.607MHz)
   Minimum input arrival time before clock: 3.728ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 13.773ns (frequency: 72.607MHz)
  Total number of paths / destination ports: 116393 / 1506
-------------------------------------------------------------------------
Delay:               13.773ns (Levels of Logic = 10)
  Source:            MCU/my_prog_rom/ram_1024_x_18 (RAM)
  Destination:       MCU/my_flags/Z_FLG/s_D (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: MCU/my_prog_rom/ram_1024_x_18 to MCU/my_flags/Z_FLG/s_D
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA13   33   2.100   1.967  MCU/my_prog_rom/ram_1024_x_18 (MCU/s_inst_reg<13>)
     LUT6:I1->O            1   0.254   0.790  MCU/my_cu/Mmux_SCR_OE11 (MCU/my_cu/Mmux_SCR_OE1)
     LUT6:I4->O           11   0.250   1.039  MCU/my_cu/Mmux_SCR_OE13 (MCU/s_scr_oe)
     LUT6:I5->O           18   0.254   1.235  MCU/s_multi_bus<0>LogicTrst1 (s_output_port<0>)
     LUT2:I1->O            1   0.254   0.000  MCU/my_alu/Msub_GND_30_o_GND_30_o_sub_7_OUT<8:0>_lut<0> (MCU/my_alu/Msub_GND_30_o_GND_30_o_sub_7_OUT<8:0>_lut<0>)
     XORCY:LI->O          10   0.149   1.236  MCU/my_alu/Msub_GND_30_o_GND_30_o_sub_7_OUT<8:0>_xor<0> (MCU/my_alu/GND_30_o_GND_30_o_sub_7_OUT<0>)
     LUT3:I0->O            1   0.235   0.682  MCU/my_alu/Msub_GND_30_o_GND_30_o_sub_6_OUT<8:0>_cy<6>1_SW2 (N841)
     LUT6:I5->O            2   0.254   0.834  MCU/my_alu/Msub_GND_30_o_GND_30_o_sub_6_OUT<8:0>_cy<6>1 (MCU/my_alu/Msub_GND_30_o_GND_30_o_sub_6_OUT<8:0>_cy<6>)
     LUT6:I4->O            2   0.250   0.726  MCU/my_alu/Mmux_v_res_67 (MCU/my_alu/Mmux_v_res_67)
     LUT6:I5->O            1   0.254   0.682  MCU/my_flags/Z_MUX/Mmux_TO_FLAG18 (MCU/my_flags/Z_MUX/Mmux_TO_FLAG17)
     LUT6:I5->O            1   0.254   0.000  MCU/my_flags/Z_MUX/Mmux_TO_FLAG19 (MCU/my_flags/Z_Mux_flg)
     FDE:D                     0.074          MCU/my_flags/Z_FLG/s_D
    ----------------------------------------
    Total                     13.773ns (4.582ns logic, 9.191ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA/vga_clk/tmp_clkf'
  Clock period: 8.599ns (frequency: 116.293MHz)
  Total number of paths / destination ports: 1568 / 38
-------------------------------------------------------------------------
Delay:               8.599ns (Levels of Logic = 5)
  Source:            VGA/vga_out/column_7 (FF)
  Destination:       VGA/vga_out/Gout_2 (FF)
  Source Clock:      VGA/vga_clk/tmp_clkf rising
  Destination Clock: VGA/vga_clk/tmp_clkf rising

  Data Path: VGA/vga_out/column_7 to VGA/vga_out/Gout_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.032  VGA/vga_out/column_7 (VGA/vga_out/column_7)
     LUT3:I0->O            1   0.235   1.137  VGA/vga_out/GND_81_o_GND_81_o_AND_19_o_inv22_SW0 (N381)
     LUT6:I0->O           17   0.254   1.437  VGA/vga_out/GND_81_o_GND_81_o_AND_19_o_inv22 (VGA/vga_out/GND_81_o_GND_81_o_AND_19_o_inv22)
     LUT5:I2->O            1   0.235   0.682  VGA/vga_out/Mmux_GND_81_o_vertical[9]_mux_6_OUT431 (VGA/vga_out/Mmux_GND_81_o_vertical[9]_mux_6_OUT35)
     LUT5:I4->O            6   0.254   1.152  VGA/vga_out/GND_81_o_GND_81_o_AND_19_o_inv51 (VGA/vga_out/GND_81_o_GND_81_o_AND_19_o_inv5)
     LUT5:I1->O            8   0.254   0.943  VGA/vga_out/GND_81_o_GND_81_o_AND_19_o_inv5 (VGA/vga_out/GND_81_o_GND_81_o_AND_19_o_inv)
     FDR:R                     0.459          VGA/vga_out/Bout_0
    ----------------------------------------
    Total                      8.599ns (2.216ns logic, 6.383ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.728ns (Levels of Logic = 3)
  Source:            SWITCHES<3> (PAD)
  Destination:       MCU/my_regfile/Mram_REG4 (RAM)
  Destination Clock: CLK rising

  Data Path: SWITCHES<3> to MCU/my_regfile/Mram_REG4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  SWITCHES_3_IBUF (SWITCHES_3_IBUF)
     LUT6:I5->O            1   0.254   1.112  MCU/reg_mux/Mmux_TO_REG41 (MCU/reg_mux/Mmux_TO_REG4)
     LUT6:I1->O            1   0.254   0.000  MCU/reg_mux/Mmux_TO_REG43 (MCU/s_reg_mux_reg<3>)
     RAM32X1D:D                0.098          MCU/my_regfile/Mram_REG4
    ----------------------------------------
    Total                      3.728ns (1.934ns logic, 1.794ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            r_LEDS_7 (FF)
  Destination:       LEDS<7> (PAD)
  Source Clock:      CLK rising

  Data Path: r_LEDS_7 to LEDS<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  r_LEDS_7 (r_LEDS_7)
     OBUF:I->O                 2.912          LEDS_7_OBUF (LEDS<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA/vga_clk/tmp_clkf'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            VGA/vga_out/Rout_2 (FF)
  Destination:       VGA_RGB<7> (PAD)
  Source Clock:      VGA/vga_clk/tmp_clkf rising

  Data Path: VGA/vga_out/Rout_2 to VGA_RGB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  VGA/vga_out/Rout_2 (VGA/vga_out/Rout_2)
     OBUF:I->O                 2.912          VGA_RGB_7_OBUF (VGA_RGB<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   13.773|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA/vga_clk/tmp_clkf
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
VGA/vga_clk/tmp_clkf|    8.599|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.40 secs
 
--> 

Total memory usage is 281020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    6 (   0 filtered)

