Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Jul  9 22:53:20 2018
| Host         : faviouz running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.064        0.000                      0                10141        0.022        0.000                      0                10141        3.000        0.000                       0                  2048  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 25.000}     50.000          20.000          
  clkfbout_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.349        0.000                      0                  222        0.022        0.000                      0                  222       15.686        0.000                       0                   235  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.761        0.000                      0                   47        0.324        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                   3.064        0.000                      0                 9872        0.084        0.000                      0                 9872       23.750        0.000                       0                  1769  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.704ns (23.042%)  route 2.351ns (76.958%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 20.106 - 16.667 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818     3.850    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X16Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDCE (Prop_fdce_C_Q)         0.456     4.306 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           1.168     5.473    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][7]
    SLICE_X19Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.597 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.670     6.268    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X19Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.392 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.513     6.905    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.687    20.106    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.385    20.491    
                         clock uncertainty           -0.035    20.456    
    SLICE_X17Y49         FDRE (Setup_fdre_C_CE)      -0.202    20.254    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.254    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.433ns  (logic 0.707ns (29.062%)  route 1.726ns (70.938%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.850ns = ( 20.516 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.516    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.459    20.975 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.739    21.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.838 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.987    22.825    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y46         LUT2 (Prop_lut2_I0_O)        0.124    22.949 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.949    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X17Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.385    37.157    
                         clock uncertainty           -0.035    37.121    
    SLICE_X17Y46         FDCE (Setup_fdce_C_D)        0.029    37.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                         -22.949    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.435ns  (logic 0.707ns (29.039%)  route 1.728ns (70.961%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.850ns = ( 20.516 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.516    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.459    20.975 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.739    21.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.838 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.989    22.827    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.124    22.951 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.951    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X17Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.385    37.157    
                         clock uncertainty           -0.035    37.121    
    SLICE_X17Y46         FDCE (Setup_fdce_C_D)        0.031    37.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.152    
                         arrival time                         -22.951    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.219ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.461ns  (logic 0.735ns (29.870%)  route 1.726ns (70.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.850ns = ( 20.516 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.516    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.459    20.975 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.739    21.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.838 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.987    22.825    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y46         LUT3 (Prop_lut3_I2_O)        0.152    22.977 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.977    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X17Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.385    37.157    
                         clock uncertainty           -0.035    37.121    
    SLICE_X17Y46         FDCE (Setup_fdce_C_D)        0.075    37.196    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                         -22.977    
  -------------------------------------------------------------------
                         slack                                 14.219    

Slack (MET) :             14.381ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.257ns  (logic 0.707ns (31.331%)  route 1.550ns (68.669%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 36.772 - 33.333 ) 
    Source Clock Delay      (SCD):    3.850ns = ( 20.516 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.516    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.459    20.975 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.739    21.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.838 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.811    22.649    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124    22.773 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.773    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X17Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.687    36.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.385    37.158    
                         clock uncertainty           -0.035    37.122    
    SLICE_X17Y47         FDCE (Setup_fdce_C_D)        0.031    37.153    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -22.773    
  -------------------------------------------------------------------
                         slack                                 14.381    

Slack (MET) :             14.395ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.287ns  (logic 0.737ns (32.231%)  route 1.550ns (67.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 36.772 - 33.333 ) 
    Source Clock Delay      (SCD):    3.850ns = ( 20.516 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.516    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.459    20.975 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.739    21.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.838 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.811    22.649    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y47         LUT5 (Prop_lut5_I0_O)        0.154    22.803 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.803    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X17Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.687    36.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y47         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.385    37.158    
                         clock uncertainty           -0.035    37.122    
    SLICE_X17Y47         FDCE (Setup_fdce_C_D)        0.075    37.197    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.197    
                         arrival time                         -22.803    
  -------------------------------------------------------------------
                         slack                                 14.395    

Slack (MET) :             14.438ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.198ns  (logic 0.707ns (32.170%)  route 1.491ns (67.830%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.850ns = ( 20.516 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.516    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.459    20.975 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.739    21.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.838 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.752    22.590    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.124    22.714 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X17Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.385    37.157    
                         clock uncertainty           -0.035    37.121    
    SLICE_X17Y46         FDCE (Setup_fdce_C_D)        0.031    37.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.152    
                         arrival time                         -22.714    
  -------------------------------------------------------------------
                         slack                                 14.438    

Slack (MET) :             14.591ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.043ns  (logic 0.707ns (34.610%)  route 1.336ns (65.390%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.850ns = ( 20.516 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.516    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.459    20.975 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.739    21.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.838 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.597    22.435    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y46         LUT4 (Prop_lut4_I3_O)        0.124    22.559 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.559    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X18Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.385    37.157    
                         clock uncertainty           -0.035    37.121    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.029    37.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.150    
                         arrival time                         -22.559    
  -------------------------------------------------------------------
                         slack                                 14.591    

Slack (MET) :             14.611ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.069ns  (logic 0.733ns (35.431%)  route 1.336ns (64.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns = ( 36.771 - 33.333 ) 
    Source Clock Delay      (SCD):    3.850ns = ( 20.516 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.516    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.459    20.975 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.739    21.714    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    21.838 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.597    22.435    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y46         LUT5 (Prop_lut5_I0_O)        0.150    22.585 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.585    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X18Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.686    36.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y46         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.385    37.157    
                         clock uncertainty           -0.035    37.121    
    SLICE_X18Y46         FDCE (Setup_fdce_C_D)        0.075    37.196    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.196    
                         arrival time                         -22.585    
  -------------------------------------------------------------------
                         slack                                 14.611    

Slack (MET) :             14.670ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.967ns  (logic 0.707ns (35.944%)  route 1.260ns (64.056%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 36.772 - 33.333 ) 
    Source Clock Delay      (SCD):    3.850ns = ( 20.516 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.818    20.516    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y49         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.459    20.975 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.844    21.819    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X16Y47         LUT6 (Prop_lut6_I4_O)        0.124    21.943 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.416    22.359    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X17Y47         LUT6 (Prop_lut6_I1_O)        0.124    22.483 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.483    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X17Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.687    36.772    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.385    37.158    
                         clock uncertainty           -0.035    37.122    
    SLICE_X17Y47         FDCE (Setup_fdce_C_D)        0.031    37.153    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.153    
                         arrival time                         -22.483    
  -------------------------------------------------------------------
                         slack                                 14.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.140%)  route 0.133ns (38.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.640     1.442    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X12Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.133     1.739    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][10]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.784    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X14Y50         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.845     1.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X14Y50         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.129     1.642    
    SLICE_X14Y50         FDCE (Hold_fdce_C_D)         0.120     1.762    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.568     1.370    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y53         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.141     1.511 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.065     1.576    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X36Y53         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.839     1.765    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X36Y53         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.395     1.370    
    SLICE_X36Y53         FDPE (Hold_fdpe_C_D)         0.075     1.445    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.639     1.441    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X13Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.101     1.683    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X15Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.914     1.840    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y45         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.382     1.457    
    SLICE_X15Y45         FDCE (Hold_fdce_C_D)         0.070     1.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.569     1.371    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X35Y52         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDCE (Prop_fdce_C_Q)         0.141     1.512 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.118     1.630    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X30Y52         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.841     1.767    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X30Y52         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.358     1.409    
    SLICE_X30Y52         FDPE (Hold_fdpe_C_D)         0.059     1.468    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.042%)  route 0.087ns (31.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.639     1.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X16Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/Q
                         net (fo=4, routed)           0.087     1.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.count_reg[1]
    SLICE_X17Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.715 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     1.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X17Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.915     1.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism             -0.386     1.454    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.092     1.546    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.794%)  route 0.088ns (32.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.639     1.441    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X16Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/Q
                         net (fo=4, routed)           0.088     1.671    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.count_reg[1]
    SLICE_X17Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.716 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     1.716    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X17Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.915     1.841    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X17Y47         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism             -0.386     1.454    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.091     1.545    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.550%)  route 0.122ns (46.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.627     1.429    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y33         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141     1.570 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.122     1.693    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[14]
    SLICE_X38Y32         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.900     1.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y32         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.383     1.442    
    SLICE_X38Y32         FDCE (Hold_fdce_C_D)         0.076     1.518    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.632     1.434    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.119     1.694    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[19]
    SLICE_X33Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.905     1.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.381     1.449    
    SLICE_X33Y36         FDCE (Hold_fdce_C_D)         0.070     1.519    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.289%)  route 0.122ns (42.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.570     1.372    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X30Y52         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDPE (Prop_fdpe_C_Q)         0.164     1.536 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.122     1.658    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X28Y52         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.841     1.767    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X28Y52         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -0.358     1.409    
    SLICE_X28Y52         FDPE (Hold_fdpe_C_D)         0.070     1.479    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.767ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.571     1.373    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X28Y52         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.514 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/Q
                         net (fo=1, routed)           0.126     1.639    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[1]
    SLICE_X28Y50         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.841     1.767    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X28Y50         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
                         clock pessimism             -0.378     1.389    
    SLICE_X28Y50         FDCE (Hold_fdce_C_D)         0.070     1.459    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X17Y49   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y49   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y52   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y49   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y48   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y48   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y48   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y48   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y48   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y46   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y45   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y45   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y45   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y45   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y43   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y44   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y45   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y47   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y47   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y53   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y53   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y53   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y39   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y39   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y40   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y41   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y42   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y47   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X14Y47   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.761ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.052ns  (logic 1.170ns (23.159%)  route 3.882ns (76.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 35.694 - 33.333 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 18.803 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136    18.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.340    19.143 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.939    20.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.150    20.232 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.025    21.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.354    21.611 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.485    22.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.421 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.434    23.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.361    35.694    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.255    35.949    
                         clock uncertainty           -0.035    35.913    
    SLICE_X25Y37         FDCE (Setup_fdce_C_CE)      -0.298    35.615    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.615    
                         arrival time                         -23.855    
  -------------------------------------------------------------------
                         slack                                 11.761    

Slack (MET) :             11.761ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.052ns  (logic 1.170ns (23.159%)  route 3.882ns (76.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 35.694 - 33.333 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 18.803 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136    18.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.340    19.143 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.939    20.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.150    20.232 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.025    21.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.354    21.611 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.485    22.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.421 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.434    23.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X25Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.361    35.694    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X25Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.255    35.949    
                         clock uncertainty           -0.035    35.913    
    SLICE_X25Y37         FDCE (Setup_fdce_C_CE)      -0.298    35.615    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.615    
                         arrival time                         -23.855    
  -------------------------------------------------------------------
                         slack                                 11.761    

Slack (MET) :             11.814ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.384ns  (logic 1.170ns (21.730%)  route 4.214ns (78.270%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 36.079 - 33.333 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 18.803 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136    18.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.340    19.143 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.939    20.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.150    20.232 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.025    21.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.354    21.611 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.485    22.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.421 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.766    24.187    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X26Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.746    36.079    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X26Y38         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.255    36.334    
                         clock uncertainty           -0.035    36.299    
    SLICE_X26Y38         FDCE (Setup_fdce_C_CE)      -0.298    36.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.001    
                         arrival time                         -24.187    
  -------------------------------------------------------------------
                         slack                                 11.814    

Slack (MET) :             12.060ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.882ns  (logic 1.170ns (23.965%)  route 3.712ns (76.035%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 35.823 - 33.333 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 18.803 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136    18.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.340    19.143 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.939    20.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.150    20.232 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.025    21.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.354    21.611 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.485    22.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.421 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.264    23.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X21Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.490    35.823    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X21Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.255    36.078    
                         clock uncertainty           -0.035    36.043    
    SLICE_X21Y35         FDCE (Setup_fdce_C_CE)      -0.298    35.745    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                         -23.685    
  -------------------------------------------------------------------
                         slack                                 12.060    

Slack (MET) :             12.083ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.752ns  (logic 1.170ns (24.620%)  route 3.582ns (75.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 35.716 - 33.333 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 18.803 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136    18.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.340    19.143 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.939    20.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.150    20.232 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.025    21.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.354    21.611 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.485    22.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.421 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.134    23.555    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X21Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.383    35.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X21Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.255    35.971    
                         clock uncertainty           -0.035    35.936    
    SLICE_X21Y36         FDCE (Setup_fdce_C_CE)      -0.298    35.638    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.638    
                         arrival time                         -23.555    
  -------------------------------------------------------------------
                         slack                                 12.083    

Slack (MET) :             12.091ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.724ns  (logic 1.170ns (24.770%)  route 3.554ns (75.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 35.696 - 33.333 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 18.803 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136    18.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.340    19.143 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.939    20.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.150    20.232 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.025    21.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.354    21.611 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.485    22.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.421 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.105    23.526    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X19Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.363    35.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y35         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.255    35.951    
                         clock uncertainty           -0.035    35.916    
    SLICE_X19Y35         FDCE (Setup_fdce_C_CE)      -0.298    35.618    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.618    
                         arrival time                         -23.526    
  -------------------------------------------------------------------
                         slack                                 12.091    

Slack (MET) :             12.235ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.722ns  (logic 1.170ns (24.780%)  route 3.552ns (75.220%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 35.838 - 33.333 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 18.803 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136    18.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.340    19.143 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.939    20.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.150    20.232 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.025    21.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.354    21.611 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.485    22.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.421 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.103    23.524    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.505    35.838    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.255    36.093    
                         clock uncertainty           -0.035    36.058    
    SLICE_X17Y36         FDCE (Setup_fdce_C_CE)      -0.298    35.760    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.760    
                         arrival time                         -23.524    
  -------------------------------------------------------------------
                         slack                                 12.235    

Slack (MET) :             12.267ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.542ns  (logic 1.170ns (25.760%)  route 3.372ns (74.240%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 35.690 - 33.333 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 18.803 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136    18.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.340    19.143 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.939    20.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.150    20.232 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.025    21.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.354    21.611 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.485    22.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.421 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.923    23.345    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X17Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.357    35.690    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X17Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.255    35.945    
                         clock uncertainty           -0.035    35.910    
    SLICE_X17Y37         FDCE (Setup_fdce_C_CE)      -0.298    35.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.612    
                         arrival time                         -23.345    
  -------------------------------------------------------------------
                         slack                                 12.267    

Slack (MET) :             12.354ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.580ns  (logic 1.170ns (25.543%)  route 3.410ns (74.457%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 35.815 - 33.333 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 18.803 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136    18.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.340    19.143 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.939    20.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.150    20.232 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.025    21.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.354    21.611 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.485    22.095    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I0_O)        0.326    22.421 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.962    23.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X19Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.482    35.815    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y37         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.255    36.070    
                         clock uncertainty           -0.035    36.035    
    SLICE_X19Y37         FDCE (Setup_fdce_C_CE)      -0.298    35.737    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.737    
                         arrival time                         -23.383    
  -------------------------------------------------------------------
                         slack                                 12.354    

Slack (MET) :             12.738ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.346ns  (logic 1.170ns (26.920%)  route 3.176ns (73.080%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns = ( 35.965 - 33.333 ) 
    Source Clock Delay      (SCD):    2.136ns = ( 18.803 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136    18.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.340    19.143 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.939    20.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X19Y47         LUT3 (Prop_lut3_I1_O)        0.150    20.232 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.025    21.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X19Y46         LUT4 (Prop_lut4_I0_O)        0.354    21.611 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.481    22.092    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X20Y45         LUT5 (Prop_lut5_I4_O)        0.326    22.418 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.731    23.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X24Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.632    35.965    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y36         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.255    36.220    
                         clock uncertainty           -0.035    36.185    
    SLICE_X24Y36         FDCE (Setup_fdce_C_CE)      -0.298    35.887    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.887    
                         arrival time                         -23.149    
  -------------------------------------------------------------------
                         slack                                 12.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.157ns (41.407%)  route 0.222ns (58.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.937     0.937    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.112     1.049 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.222     1.271    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X20Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.316 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X20Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.080     1.080    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.143     0.937    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.055     0.992    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.039%)  route 0.403ns (71.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 17.927 - 16.667 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 17.520 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.853    17.520    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDCE (Prop_fdce_C_Q)         0.112    17.632 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.222    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.181    18.080    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.261    17.927    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.111    17.816    
    SLICE_X20Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.741    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.741    
                         arrival time                          18.080    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.039%)  route 0.403ns (71.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 17.927 - 16.667 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 17.520 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.853    17.520    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDCE (Prop_fdce_C_Q)         0.112    17.632 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.222    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.181    18.080    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.261    17.927    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.111    17.816    
    SLICE_X20Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.741    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.741    
                         arrival time                          18.080    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.039%)  route 0.403ns (71.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 17.927 - 16.667 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 17.520 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.853    17.520    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDCE (Prop_fdce_C_Q)         0.112    17.632 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.222    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.181    18.080    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.261    17.927    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.111    17.816    
    SLICE_X20Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.741    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.741    
                         arrival time                          18.080    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.039%)  route 0.403ns (71.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 17.927 - 16.667 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 17.520 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.853    17.520    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDCE (Prop_fdce_C_Q)         0.112    17.632 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.222    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.181    18.080    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.261    17.927    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.111    17.816    
    SLICE_X20Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.741    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.741    
                         arrival time                          18.080    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.560ns  (logic 0.157ns (28.039%)  route 0.403ns (71.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 17.927 - 16.667 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 17.520 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.853    17.520    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDCE (Prop_fdce_C_Q)         0.112    17.632 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.222    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.181    18.080    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.261    17.927    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y48         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.111    17.816    
    SLICE_X20Y48         FDCE (Hold_fdce_C_CE)       -0.075    17.741    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.741    
                         arrival time                          18.080    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.157ns (32.811%)  route 0.321ns (67.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    1.044ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.044     1.044    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.112     1.156 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.321     1.477    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.522 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.522    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X15Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.210     1.210    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.166     1.044    
    SLICE_X15Y49         FDCE (Hold_fdce_C_D)         0.055     1.099    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.197ns (39.762%)  route 0.298ns (60.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.937     0.937    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.099     1.036 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.298     1.335    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X20Y49         LUT3 (Prop_lut3_I2_O)        0.098     1.433 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.433    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X20Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.080     1.080    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.143     0.937    
    SLICE_X20Y49         FDCE (Hold_fdce_C_D)         0.071     1.008    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.587ns  (logic 0.157ns (26.747%)  route 0.430ns (73.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.028ns = ( 17.695 - 16.667 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 17.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.888    17.555    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.112    17.667 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.318    17.985    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.045    18.030 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.112    18.142    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.028    17.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X19Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.140    17.555    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.034    17.589    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.589    
                         arrival time                          18.142    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.572ns  (logic 0.157ns (27.451%)  route 0.415ns (72.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 17.398 - 16.667 ) 
    Source Clock Delay      (SCD):    0.853ns = ( 17.520 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.853    17.520    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X25Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDCE (Prop_fdce_C_Q)         0.112    17.632 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.222    17.854    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X22Y49         LUT5 (Prop_lut5_I2_O)        0.045    17.899 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.193    18.092    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.731    17.398    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y49         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.092    17.306    
    SLICE_X22Y49         FDCE (Hold_fdce_C_CE)       -0.075    17.231    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.231    
                         arrival time                          18.092    
  -------------------------------------------------------------------
                         slack                                  0.861    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X20Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X20Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X19Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X22Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X22Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X22Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X17Y36  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X21Y35  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X26Y38  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X19Y35  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X20Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X20Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X19Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X19Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X22Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X22Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X22Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X20Y48  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         16.666      16.166     SLICE_X23Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X20Y49  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.441ns  (logic 25.794ns (55.541%)  route 20.647ns (44.459%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.721    -0.820    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22/P[0]
                         net (fo=2, routed)           0.717     5.623    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_n_105
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72/O
                         net (fo=1, routed)           0.000     5.747    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.280 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.499 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_37/O[0]
                         net (fo=2, routed)           1.255     7.754    design_1_i/gradientdescent_0/U0_n_35
    SLICE_X14Y124        LUT2 (Prop_lut2_I0_O)        0.295     8.049 r  design_1_i/gradientdescent_0/ARG__23_i_45/O
                         net (fo=1, routed)           0.000     8.049    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_0[1]
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16/CO[3]
                         net (fo=1, routed)           0.009     8.591    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_11/O[1]
                         net (fo=2, routed)           0.694     9.608    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[7]_0[13]
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.306     9.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14/O
                         net (fo=1, routed)           0.000     9.914    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.464 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.686 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_1/O[0]
                         net (fo=4, routed)           2.758    13.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[7]_24[16]
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    17.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25/PCOUT[47]
                         net (fo=1, routed)           0.002    17.472    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25_n_106
    DSP48_X0Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.990 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26/P[1]
                         net (fo=2, routed)           0.809    19.800    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26_n_104
    SLICE_X12Y180        LUT2 (Prop_lut2_I0_O)        0.124    19.924 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170/O
                         net (fo=1, routed)           0.000    19.924    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.304 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.304    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430_n_0
    SLICE_X12Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.744 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_421/O[1]
                         net (fo=2, routed)           2.023    22.766    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/element_multiply5_in[9]
    SLICE_X56Y182        LUT3 (Prop_lut3_I2_O)        0.335    23.101 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_296/O
                         net (fo=2, routed)           0.708    23.809    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_11[3]
    SLICE_X56Y182        LUT4 (Prop_lut4_I3_O)        0.331    24.140 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_300/O
                         net (fo=1, routed)           0.000    24.140    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_4[3]
    SLICE_X56Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.516 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.516    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103_n_0
    SLICE_X56Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.755 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95/O[2]
                         net (fo=3, routed)           3.819    28.574    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95_n_5
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.301    28.875 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96/O
                         net (fo=2, routed)           0.414    29.289    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.124    29.413 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0/O
                         net (fo=2, routed)           0.629    30.043    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.593 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    30.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.710 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    30.710    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.033 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_1__0/O[1]
                         net (fo=2, routed)           0.884    31.917    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[29]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    35.950 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002    35.952    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0/P[0]
                         net (fo=1, routed)           0.951    38.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0_n_105
    SLICE_X57Y99         LUT2 (Prop_lut2_I1_O)        0.124    38.545 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15/O
                         net (fo=1, routed)           0.000    38.545    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.943 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.001    38.943    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.165 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_14/O[0]
                         net (fo=1, routed)           0.729    39.894    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[25]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.299    40.193 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6/O
                         net (fo=1, routed)           0.000    40.193    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.743 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001    40.744    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.078 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.567    41.645    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][29]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.303    41.948 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__0_i_3__1/O
                         net (fo=21, routed)          3.674    45.622    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/B[12]
    DSP48_X0Y65          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.771    48.750    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y65          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/CLK
                         clock pessimism              0.488    49.239    
                         clock uncertainty           -0.103    49.136    
    DSP48_X0Y65          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    48.686    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40
  -------------------------------------------------------------------
                         required time                         48.686    
                         arrival time                         -45.622    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.430ns  (logic 25.776ns (55.516%)  route 20.654ns (44.484%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.721    -0.820    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22/P[0]
                         net (fo=2, routed)           0.717     5.623    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_n_105
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72/O
                         net (fo=1, routed)           0.000     5.747    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.280 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.499 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_37/O[0]
                         net (fo=2, routed)           1.255     7.754    design_1_i/gradientdescent_0/U0_n_35
    SLICE_X14Y124        LUT2 (Prop_lut2_I0_O)        0.295     8.049 r  design_1_i/gradientdescent_0/ARG__23_i_45/O
                         net (fo=1, routed)           0.000     8.049    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_0[1]
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16/CO[3]
                         net (fo=1, routed)           0.009     8.591    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_11/O[1]
                         net (fo=2, routed)           0.694     9.608    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[7]_0[13]
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.306     9.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14/O
                         net (fo=1, routed)           0.000     9.914    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.464 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.686 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_1/O[0]
                         net (fo=4, routed)           2.758    13.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[7]_24[16]
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    17.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25/PCOUT[47]
                         net (fo=1, routed)           0.002    17.472    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25_n_106
    DSP48_X0Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.990 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26/P[1]
                         net (fo=2, routed)           0.809    19.800    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26_n_104
    SLICE_X12Y180        LUT2 (Prop_lut2_I0_O)        0.124    19.924 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170/O
                         net (fo=1, routed)           0.000    19.924    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.304 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.304    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430_n_0
    SLICE_X12Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.744 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_421/O[1]
                         net (fo=2, routed)           2.023    22.766    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/element_multiply5_in[9]
    SLICE_X56Y182        LUT3 (Prop_lut3_I2_O)        0.335    23.101 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_296/O
                         net (fo=2, routed)           0.708    23.809    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_11[3]
    SLICE_X56Y182        LUT4 (Prop_lut4_I3_O)        0.331    24.140 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_300/O
                         net (fo=1, routed)           0.000    24.140    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_4[3]
    SLICE_X56Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.516 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.516    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103_n_0
    SLICE_X56Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.755 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95/O[2]
                         net (fo=3, routed)           3.819    28.574    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95_n_5
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.301    28.875 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96/O
                         net (fo=2, routed)           0.414    29.289    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.124    29.413 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0/O
                         net (fo=2, routed)           0.629    30.043    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.593 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    30.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.710 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    30.710    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.033 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_1__0/O[1]
                         net (fo=2, routed)           0.884    31.917    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[29]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    35.950 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002    35.952    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0/P[0]
                         net (fo=1, routed)           0.951    38.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0_n_105
    SLICE_X57Y99         LUT2 (Prop_lut2_I1_O)        0.124    38.545 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15/O
                         net (fo=1, routed)           0.000    38.545    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.943 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.001    38.943    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.165 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_14/O[0]
                         net (fo=1, routed)           0.729    39.894    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[25]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.299    40.193 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6/O
                         net (fo=1, routed)           0.000    40.193    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.743 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001    40.744    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.057 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_3/O[3]
                         net (fo=2, routed)           0.615    41.671    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][31]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.306    41.977 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__0_i_1__1/O
                         net (fo=81, routed)          3.633    45.610    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/B[14]
    DSP48_X0Y65          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.771    48.750    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y65          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/CLK
                         clock pessimism              0.488    49.239    
                         clock uncertainty           -0.103    49.136    
    DSP48_X0Y65          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    48.686    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40
  -------------------------------------------------------------------
                         required time                         48.686    
                         arrival time                         -45.610    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.430ns  (logic 25.776ns (55.516%)  route 20.654ns (44.484%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.721    -0.820    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22/P[0]
                         net (fo=2, routed)           0.717     5.623    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_n_105
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72/O
                         net (fo=1, routed)           0.000     5.747    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.280 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.499 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_37/O[0]
                         net (fo=2, routed)           1.255     7.754    design_1_i/gradientdescent_0/U0_n_35
    SLICE_X14Y124        LUT2 (Prop_lut2_I0_O)        0.295     8.049 r  design_1_i/gradientdescent_0/ARG__23_i_45/O
                         net (fo=1, routed)           0.000     8.049    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_0[1]
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16/CO[3]
                         net (fo=1, routed)           0.009     8.591    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_11/O[1]
                         net (fo=2, routed)           0.694     9.608    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[7]_0[13]
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.306     9.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14/O
                         net (fo=1, routed)           0.000     9.914    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.464 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.686 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_1/O[0]
                         net (fo=4, routed)           2.758    13.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[7]_24[16]
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    17.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25/PCOUT[47]
                         net (fo=1, routed)           0.002    17.472    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25_n_106
    DSP48_X0Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.990 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26/P[1]
                         net (fo=2, routed)           0.809    19.800    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26_n_104
    SLICE_X12Y180        LUT2 (Prop_lut2_I0_O)        0.124    19.924 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170/O
                         net (fo=1, routed)           0.000    19.924    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.304 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.304    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430_n_0
    SLICE_X12Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.744 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_421/O[1]
                         net (fo=2, routed)           2.023    22.766    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/element_multiply5_in[9]
    SLICE_X56Y182        LUT3 (Prop_lut3_I2_O)        0.335    23.101 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_296/O
                         net (fo=2, routed)           0.708    23.809    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_11[3]
    SLICE_X56Y182        LUT4 (Prop_lut4_I3_O)        0.331    24.140 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_300/O
                         net (fo=1, routed)           0.000    24.140    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_4[3]
    SLICE_X56Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.516 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.516    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103_n_0
    SLICE_X56Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.755 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95/O[2]
                         net (fo=3, routed)           3.819    28.574    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95_n_5
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.301    28.875 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96/O
                         net (fo=2, routed)           0.414    29.289    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.124    29.413 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0/O
                         net (fo=2, routed)           0.629    30.043    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.593 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    30.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.710 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    30.710    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.033 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_1__0/O[1]
                         net (fo=2, routed)           0.884    31.917    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[29]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    35.950 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002    35.952    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0/P[0]
                         net (fo=1, routed)           0.951    38.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0_n_105
    SLICE_X57Y99         LUT2 (Prop_lut2_I1_O)        0.124    38.545 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15/O
                         net (fo=1, routed)           0.000    38.545    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.943 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.001    38.943    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.165 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_14/O[0]
                         net (fo=1, routed)           0.729    39.894    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[25]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.299    40.193 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6/O
                         net (fo=1, routed)           0.000    40.193    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.743 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001    40.744    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.057 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_3/O[3]
                         net (fo=2, routed)           0.615    41.671    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][31]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.306    41.977 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__0_i_1__1/O
                         net (fo=81, routed)          3.633    45.610    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/B[14]
    DSP48_X0Y65          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.771    48.750    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y65          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/CLK
                         clock pessimism              0.488    49.239    
                         clock uncertainty           -0.103    49.136    
    DSP48_X0Y65          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    48.686    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40
  -------------------------------------------------------------------
                         required time                         48.686    
                         arrival time                         -45.610    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.354ns  (logic 25.776ns (55.607%)  route 20.578ns (44.393%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 48.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.721    -0.820    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22/P[0]
                         net (fo=2, routed)           0.717     5.623    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_n_105
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72/O
                         net (fo=1, routed)           0.000     5.747    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.280 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.499 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_37/O[0]
                         net (fo=2, routed)           1.255     7.754    design_1_i/gradientdescent_0/U0_n_35
    SLICE_X14Y124        LUT2 (Prop_lut2_I0_O)        0.295     8.049 r  design_1_i/gradientdescent_0/ARG__23_i_45/O
                         net (fo=1, routed)           0.000     8.049    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_0[1]
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16/CO[3]
                         net (fo=1, routed)           0.009     8.591    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_11/O[1]
                         net (fo=2, routed)           0.694     9.608    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[7]_0[13]
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.306     9.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14/O
                         net (fo=1, routed)           0.000     9.914    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.464 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.686 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_1/O[0]
                         net (fo=4, routed)           2.758    13.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[7]_24[16]
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    17.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25/PCOUT[47]
                         net (fo=1, routed)           0.002    17.472    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25_n_106
    DSP48_X0Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.990 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26/P[1]
                         net (fo=2, routed)           0.809    19.800    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26_n_104
    SLICE_X12Y180        LUT2 (Prop_lut2_I0_O)        0.124    19.924 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170/O
                         net (fo=1, routed)           0.000    19.924    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.304 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.304    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430_n_0
    SLICE_X12Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.744 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_421/O[1]
                         net (fo=2, routed)           2.023    22.766    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/element_multiply5_in[9]
    SLICE_X56Y182        LUT3 (Prop_lut3_I2_O)        0.335    23.101 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_296/O
                         net (fo=2, routed)           0.708    23.809    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_11[3]
    SLICE_X56Y182        LUT4 (Prop_lut4_I3_O)        0.331    24.140 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_300/O
                         net (fo=1, routed)           0.000    24.140    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_4[3]
    SLICE_X56Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.516 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.516    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103_n_0
    SLICE_X56Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.755 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95/O[2]
                         net (fo=3, routed)           3.819    28.574    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95_n_5
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.301    28.875 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96/O
                         net (fo=2, routed)           0.414    29.289    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.124    29.413 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0/O
                         net (fo=2, routed)           0.629    30.043    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.593 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    30.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.710 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    30.710    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.033 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_1__0/O[1]
                         net (fo=2, routed)           0.884    31.917    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[29]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    35.950 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002    35.952    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0/P[0]
                         net (fo=1, routed)           0.951    38.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0_n_105
    SLICE_X57Y99         LUT2 (Prop_lut2_I1_O)        0.124    38.545 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15/O
                         net (fo=1, routed)           0.000    38.545    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.943 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.001    38.943    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.165 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_14/O[0]
                         net (fo=1, routed)           0.729    39.894    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[25]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.299    40.193 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6/O
                         net (fo=1, routed)           0.000    40.193    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.743 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001    40.744    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.057 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_3/O[3]
                         net (fo=2, routed)           0.615    41.671    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][31]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.306    41.977 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__0_i_1__1/O
                         net (fo=81, routed)          3.557    45.534    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/B[14]
    DSP48_X0Y63          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.775    48.754    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y63          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/CLK
                         clock pessimism              0.488    49.243    
                         clock uncertainty           -0.103    49.140    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    48.690    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42
  -------------------------------------------------------------------
                         required time                         48.690    
                         arrival time                         -45.534    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.288ns  (logic 25.698ns (55.517%)  route 20.590ns (44.483%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.721    -0.820    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22/P[0]
                         net (fo=2, routed)           0.717     5.623    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_n_105
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72/O
                         net (fo=1, routed)           0.000     5.747    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.280 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.499 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_37/O[0]
                         net (fo=2, routed)           1.255     7.754    design_1_i/gradientdescent_0/U0_n_35
    SLICE_X14Y124        LUT2 (Prop_lut2_I0_O)        0.295     8.049 r  design_1_i/gradientdescent_0/ARG__23_i_45/O
                         net (fo=1, routed)           0.000     8.049    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_0[1]
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16/CO[3]
                         net (fo=1, routed)           0.009     8.591    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_11/O[1]
                         net (fo=2, routed)           0.694     9.608    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[7]_0[13]
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.306     9.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14/O
                         net (fo=1, routed)           0.000     9.914    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.464 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.686 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_1/O[0]
                         net (fo=4, routed)           2.758    13.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[7]_24[16]
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    17.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25/PCOUT[47]
                         net (fo=1, routed)           0.002    17.472    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25_n_106
    DSP48_X0Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.990 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26/P[1]
                         net (fo=2, routed)           0.809    19.800    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26_n_104
    SLICE_X12Y180        LUT2 (Prop_lut2_I0_O)        0.124    19.924 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170/O
                         net (fo=1, routed)           0.000    19.924    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.304 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.304    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430_n_0
    SLICE_X12Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.744 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_421/O[1]
                         net (fo=2, routed)           2.023    22.766    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/element_multiply5_in[9]
    SLICE_X56Y182        LUT3 (Prop_lut3_I2_O)        0.335    23.101 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_296/O
                         net (fo=2, routed)           0.708    23.809    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_11[3]
    SLICE_X56Y182        LUT4 (Prop_lut4_I3_O)        0.331    24.140 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_300/O
                         net (fo=1, routed)           0.000    24.140    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_4[3]
    SLICE_X56Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.516 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.516    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103_n_0
    SLICE_X56Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.755 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95/O[2]
                         net (fo=3, routed)           3.819    28.574    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95_n_5
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.301    28.875 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96/O
                         net (fo=2, routed)           0.414    29.289    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.124    29.413 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0/O
                         net (fo=2, routed)           0.629    30.043    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.593 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    30.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.710 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    30.710    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.033 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_1__0/O[1]
                         net (fo=2, routed)           0.884    31.917    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[29]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    35.950 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002    35.952    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0/P[0]
                         net (fo=1, routed)           0.951    38.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0_n_105
    SLICE_X57Y99         LUT2 (Prop_lut2_I1_O)        0.124    38.545 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15/O
                         net (fo=1, routed)           0.000    38.545    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.943 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.001    38.943    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.165 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_14/O[0]
                         net (fo=1, routed)           0.729    39.894    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[25]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.299    40.193 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6/O
                         net (fo=1, routed)           0.000    40.193    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.743 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001    40.744    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.983 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_3/O[2]
                         net (fo=2, routed)           0.577    41.559    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][30]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.302    41.861 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__0_i_2__1/O
                         net (fo=21, routed)          3.607    45.469    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/B[13]
    DSP48_X0Y65          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.771    48.750    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y65          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/CLK
                         clock pessimism              0.488    49.239    
                         clock uncertainty           -0.103    49.136    
    DSP48_X0Y65          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    48.686    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40
  -------------------------------------------------------------------
                         required time                         48.686    
                         arrival time                         -45.469    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__33/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.309ns  (logic 25.555ns (55.184%)  route 20.754ns (44.816%))
  Logic Levels:           33  (CARRY4=16 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns = ( 48.750 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.697    -0.844    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X1Y44          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__33/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.362 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__33/PCOUT[47]
                         net (fo=1, routed)           0.002     3.364    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__33_n_106
    DSP48_X1Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.882 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__34/P[0]
                         net (fo=2, routed)           0.770     5.652    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__34_n_105
    SLICE_X59Y110        LUT2 (Prop_lut2_I0_O)        0.124     5.776 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88/O
                         net (fo=1, routed)           0.000     5.776    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_88_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.416 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_73/O[3]
                         net (fo=1, routed)           1.961     8.377    design_1_i/gradientdescent_0/U0_n_109
    SLICE_X74Y136        LUT2 (Prop_lut2_I1_O)        0.306     8.683 r  design_1_i/gradientdescent_0/ARG__15_i_46/O
                         net (fo=1, routed)           0.000     8.683    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__38_1[0]
    SLICE_X74Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.196 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.196    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_16_n_0
    SLICE_X74Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.415 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__15_i_11/O[0]
                         net (fo=2, routed)           0.637    10.052    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[5]_2[12]
    SLICE_X75Y137        LUT2 (Prop_lut2_I0_O)        0.295    10.347 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_15/O
                         net (fo=1, routed)           0.000    10.347    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_15_n_0
    SLICE_X75Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.879 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.879    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_2_n_0
    SLICE_X75Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.101 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__15_i_1/O[0]
                         net (fo=4, routed)           2.409    13.509    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[5]_26[16]
    DSP48_X2Y74          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    17.535 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__17/PCOUT[47]
                         net (fo=1, routed)           0.002    17.537    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__17_n_106
    DSP48_X2Y75          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    19.055 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18/P[1]
                         net (fo=2, routed)           1.130    20.185    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_n_104
    SLICE_X78Y180        LUT2 (Prop_lut2_I0_O)        0.124    20.309 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_164/O
                         net (fo=1, routed)           0.000    20.309    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_164_n_0
    SLICE_X78Y180        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.661 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_142/O[3]
                         net (fo=2, routed)           1.699    22.360    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/element_multiply3_in[3]
    SLICE_X56Y181        LUT3 (Prop_lut3_I0_O)        0.329    22.689 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_i_82/O
                         net (fo=2, routed)           0.490    23.179    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_4[1]
    SLICE_X56Y181        LUT4 (Prop_lut4_I3_O)        0.328    23.507 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_i_86/O
                         net (fo=1, routed)           0.000    23.507    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_2[1]
    SLICE_X56Y181        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    24.150 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_42/O[3]
                         net (fo=2, routed)           3.416    27.567    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_42_n_4
    SLICE_X58Y86         LUT3 (Prop_lut3_I2_O)        0.307    27.874 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_38/O
                         net (fo=2, routed)           0.588    28.462    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_38_n_0
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.124    28.586 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_7/O
                         net (fo=2, routed)           0.664    29.249    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_7_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124    29.373 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_11/O
                         net (fo=1, routed)           0.000    29.373    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_11_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.906 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.906    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_1_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.125 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_4__0/O[0]
                         net (fo=1, routed)           1.085    31.210    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[16]
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.207    35.417 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1/PCOUT[47]
                         net (fo=1, routed)           0.002    35.419    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__1_n_106
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    36.937 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__2/P[0]
                         net (fo=2, routed)           0.794    37.731    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__2_n_105
    SLICE_X57Y95         LUT2 (Prop_lut2_I0_O)        0.124    37.855 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_16/O
                         net (fo=1, routed)           0.000    37.855    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[11]_i_16_n_0
    SLICE_X57Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.405 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.405    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[11]_i_12_n_0
    SLICE_X57Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.519 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.519    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[15]_i_12_n_0
    SLICE_X57Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.633 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.633    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[19]_i_12_n_0
    SLICE_X57Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.747 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.747    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_12_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.969 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12/O[0]
                         net (fo=1, routed)           0.733    39.702    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[21]
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.299    40.001 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[23]_i_6/O
                         net (fo=1, routed)           0.000    40.001    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[23]_i_6_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.551 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.551    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[23]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.790 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2/O[2]
                         net (fo=2, routed)           0.764    41.554    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][26]
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.302    41.856 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__0_i_6__0/O
                         net (fo=21, routed)          3.609    45.466    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/B[9]
    DSP48_X0Y65          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.771    48.750    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y65          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40/CLK
                         clock pessimism              0.488    49.239    
                         clock uncertainty           -0.103    49.136    
    DSP48_X0Y65          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    48.686    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__40
  -------------------------------------------------------------------
                         required time                         48.686    
                         arrival time                         -45.466    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.280ns  (logic 25.776ns (55.696%)  route 20.504ns (44.304%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 48.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.721    -0.820    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22/P[0]
                         net (fo=2, routed)           0.717     5.623    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_n_105
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72/O
                         net (fo=1, routed)           0.000     5.747    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.280 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.499 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_37/O[0]
                         net (fo=2, routed)           1.255     7.754    design_1_i/gradientdescent_0/U0_n_35
    SLICE_X14Y124        LUT2 (Prop_lut2_I0_O)        0.295     8.049 r  design_1_i/gradientdescent_0/ARG__23_i_45/O
                         net (fo=1, routed)           0.000     8.049    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_0[1]
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16/CO[3]
                         net (fo=1, routed)           0.009     8.591    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_11/O[1]
                         net (fo=2, routed)           0.694     9.608    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[7]_0[13]
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.306     9.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14/O
                         net (fo=1, routed)           0.000     9.914    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.464 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.686 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_1/O[0]
                         net (fo=4, routed)           2.758    13.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[7]_24[16]
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    17.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25/PCOUT[47]
                         net (fo=1, routed)           0.002    17.472    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25_n_106
    DSP48_X0Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.990 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26/P[1]
                         net (fo=2, routed)           0.809    19.800    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26_n_104
    SLICE_X12Y180        LUT2 (Prop_lut2_I0_O)        0.124    19.924 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170/O
                         net (fo=1, routed)           0.000    19.924    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.304 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.304    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430_n_0
    SLICE_X12Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.744 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_421/O[1]
                         net (fo=2, routed)           2.023    22.766    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/element_multiply5_in[9]
    SLICE_X56Y182        LUT3 (Prop_lut3_I2_O)        0.335    23.101 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_296/O
                         net (fo=2, routed)           0.708    23.809    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_11[3]
    SLICE_X56Y182        LUT4 (Prop_lut4_I3_O)        0.331    24.140 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_300/O
                         net (fo=1, routed)           0.000    24.140    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_4[3]
    SLICE_X56Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.516 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.516    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103_n_0
    SLICE_X56Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.755 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95/O[2]
                         net (fo=3, routed)           3.819    28.574    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95_n_5
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.301    28.875 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96/O
                         net (fo=2, routed)           0.414    29.289    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.124    29.413 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0/O
                         net (fo=2, routed)           0.629    30.043    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.593 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    30.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.710 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    30.710    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.033 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_1__0/O[1]
                         net (fo=2, routed)           0.884    31.917    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[29]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    35.950 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002    35.952    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0/P[0]
                         net (fo=1, routed)           0.951    38.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0_n_105
    SLICE_X57Y99         LUT2 (Prop_lut2_I1_O)        0.124    38.545 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15/O
                         net (fo=1, routed)           0.000    38.545    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.943 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.001    38.943    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.165 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_14/O[0]
                         net (fo=1, routed)           0.729    39.894    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[25]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.299    40.193 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6/O
                         net (fo=1, routed)           0.000    40.193    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.743 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001    40.744    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.057 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_3/O[3]
                         net (fo=2, routed)           0.615    41.671    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][31]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.306    41.977 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__0_i_1__1/O
                         net (fo=81, routed)          3.483    45.460    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/B[14]
    DSP48_X0Y63          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.775    48.754    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y63          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/CLK
                         clock pessimism              0.488    49.243    
                         clock uncertainty           -0.103    49.140    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    48.690    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42
  -------------------------------------------------------------------
                         required time                         48.690    
                         arrival time                         -45.460    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.261ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.248ns  (logic 25.794ns (55.774%)  route 20.454ns (44.226%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 48.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.721    -0.820    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22/P[0]
                         net (fo=2, routed)           0.717     5.623    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_n_105
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72/O
                         net (fo=1, routed)           0.000     5.747    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.280 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.499 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_37/O[0]
                         net (fo=2, routed)           1.255     7.754    design_1_i/gradientdescent_0/U0_n_35
    SLICE_X14Y124        LUT2 (Prop_lut2_I0_O)        0.295     8.049 r  design_1_i/gradientdescent_0/ARG__23_i_45/O
                         net (fo=1, routed)           0.000     8.049    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_0[1]
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16/CO[3]
                         net (fo=1, routed)           0.009     8.591    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_11/O[1]
                         net (fo=2, routed)           0.694     9.608    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[7]_0[13]
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.306     9.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14/O
                         net (fo=1, routed)           0.000     9.914    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.464 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.686 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_1/O[0]
                         net (fo=4, routed)           2.758    13.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[7]_24[16]
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    17.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25/PCOUT[47]
                         net (fo=1, routed)           0.002    17.472    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25_n_106
    DSP48_X0Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.990 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26/P[1]
                         net (fo=2, routed)           0.809    19.800    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26_n_104
    SLICE_X12Y180        LUT2 (Prop_lut2_I0_O)        0.124    19.924 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170/O
                         net (fo=1, routed)           0.000    19.924    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.304 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.304    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430_n_0
    SLICE_X12Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.744 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_421/O[1]
                         net (fo=2, routed)           2.023    22.766    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/element_multiply5_in[9]
    SLICE_X56Y182        LUT3 (Prop_lut3_I2_O)        0.335    23.101 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_296/O
                         net (fo=2, routed)           0.708    23.809    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_11[3]
    SLICE_X56Y182        LUT4 (Prop_lut4_I3_O)        0.331    24.140 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_300/O
                         net (fo=1, routed)           0.000    24.140    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_4[3]
    SLICE_X56Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.516 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.516    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103_n_0
    SLICE_X56Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.755 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95/O[2]
                         net (fo=3, routed)           3.819    28.574    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95_n_5
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.301    28.875 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96/O
                         net (fo=2, routed)           0.414    29.289    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.124    29.413 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0/O
                         net (fo=2, routed)           0.629    30.043    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.593 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    30.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.710 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    30.710    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.033 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_1__0/O[1]
                         net (fo=2, routed)           0.884    31.917    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[29]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    35.950 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002    35.952    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0/P[0]
                         net (fo=1, routed)           0.951    38.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0_n_105
    SLICE_X57Y99         LUT2 (Prop_lut2_I1_O)        0.124    38.545 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15/O
                         net (fo=1, routed)           0.000    38.545    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.943 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.001    38.943    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.165 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_14/O[0]
                         net (fo=1, routed)           0.729    39.894    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[25]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.299    40.193 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6/O
                         net (fo=1, routed)           0.000    40.193    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.743 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001    40.744    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.078 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_3/O[1]
                         net (fo=2, routed)           0.567    41.645    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][29]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.303    41.948 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__0_i_3__1/O
                         net (fo=21, routed)          3.480    45.428    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/B[12]
    DSP48_X0Y63          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.775    48.754    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y63          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/CLK
                         clock pessimism              0.488    49.243    
                         clock uncertainty           -0.103    49.140    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    48.690    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42
  -------------------------------------------------------------------
                         required time                         48.690    
                         arrival time                         -45.428    
  -------------------------------------------------------------------
                         slack                                  3.261    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.242ns  (logic 25.776ns (55.742%)  route 20.466ns (44.258%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 48.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.721    -0.820    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22/P[0]
                         net (fo=2, routed)           0.717     5.623    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_n_105
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72/O
                         net (fo=1, routed)           0.000     5.747    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.280 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.499 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_37/O[0]
                         net (fo=2, routed)           1.255     7.754    design_1_i/gradientdescent_0/U0_n_35
    SLICE_X14Y124        LUT2 (Prop_lut2_I0_O)        0.295     8.049 r  design_1_i/gradientdescent_0/ARG__23_i_45/O
                         net (fo=1, routed)           0.000     8.049    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_0[1]
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16/CO[3]
                         net (fo=1, routed)           0.009     8.591    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_11/O[1]
                         net (fo=2, routed)           0.694     9.608    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[7]_0[13]
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.306     9.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14/O
                         net (fo=1, routed)           0.000     9.914    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.464 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.686 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_1/O[0]
                         net (fo=4, routed)           2.758    13.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[7]_24[16]
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    17.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25/PCOUT[47]
                         net (fo=1, routed)           0.002    17.472    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25_n_106
    DSP48_X0Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.990 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26/P[1]
                         net (fo=2, routed)           0.809    19.800    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26_n_104
    SLICE_X12Y180        LUT2 (Prop_lut2_I0_O)        0.124    19.924 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170/O
                         net (fo=1, routed)           0.000    19.924    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.304 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.304    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430_n_0
    SLICE_X12Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.744 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_421/O[1]
                         net (fo=2, routed)           2.023    22.766    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/element_multiply5_in[9]
    SLICE_X56Y182        LUT3 (Prop_lut3_I2_O)        0.335    23.101 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_296/O
                         net (fo=2, routed)           0.708    23.809    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_11[3]
    SLICE_X56Y182        LUT4 (Prop_lut4_I3_O)        0.331    24.140 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_300/O
                         net (fo=1, routed)           0.000    24.140    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_4[3]
    SLICE_X56Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.516 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.516    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103_n_0
    SLICE_X56Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.755 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95/O[2]
                         net (fo=3, routed)           3.819    28.574    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95_n_5
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.301    28.875 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96/O
                         net (fo=2, routed)           0.414    29.289    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.124    29.413 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0/O
                         net (fo=2, routed)           0.629    30.043    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.593 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    30.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.710 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    30.710    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.033 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_1__0/O[1]
                         net (fo=2, routed)           0.884    31.917    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[29]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    35.950 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002    35.952    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0/P[0]
                         net (fo=1, routed)           0.951    38.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0_n_105
    SLICE_X57Y99         LUT2 (Prop_lut2_I1_O)        0.124    38.545 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15/O
                         net (fo=1, routed)           0.000    38.545    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.943 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.001    38.943    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.165 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_14/O[0]
                         net (fo=1, routed)           0.729    39.894    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[25]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.299    40.193 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6/O
                         net (fo=1, routed)           0.000    40.193    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.743 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001    40.744    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.057 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_3/O[3]
                         net (fo=2, routed)           0.615    41.671    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][31]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.306    41.977 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__0_i_1__1/O
                         net (fo=81, routed)          3.445    45.422    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/B[14]
    DSP48_X0Y63          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.775    48.754    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y63          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/CLK
                         clock pessimism              0.488    49.243    
                         clock uncertainty           -0.103    49.140    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    48.690    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42
  -------------------------------------------------------------------
                         required time                         48.690    
                         arrival time                         -45.422    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@50.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        46.242ns  (logic 25.776ns (55.742%)  route 20.466ns (44.258%))
  Logic Levels:           34  (CARRY4=18 DSP48E1=5 LUT2=6 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.246ns = ( 48.754 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.721    -0.820    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y42          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y42          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.386 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21/PCOUT[47]
                         net (fo=1, routed)           0.002     3.388    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__21_n_106
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.906 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22/P[0]
                         net (fo=2, routed)           0.717     5.623    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_n_105
    SLICE_X14Y105        LUT2 (Prop_lut2_I0_O)        0.124     5.747 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72/O
                         net (fo=1, routed)           0.000     5.747    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_72_n_0
    SLICE_X14Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.280 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42/CO[3]
                         net (fo=1, routed)           0.000     6.280    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_42_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.499 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_37/O[0]
                         net (fo=2, routed)           1.255     7.754    design_1_i/gradientdescent_0/U0_n_35
    SLICE_X14Y124        LUT2 (Prop_lut2_I0_O)        0.295     8.049 r  design_1_i/gradientdescent_0/ARG__23_i_45/O
                         net (fo=1, routed)           0.000     8.049    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__22_0[1]
    SLICE_X14Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.582 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16/CO[3]
                         net (fo=1, routed)           0.009     8.591    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_16_n_0
    SLICE_X14Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__23_i_11/O[1]
                         net (fo=2, routed)           0.694     9.608    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_h[7]_0[13]
    SLICE_X15Y126        LUT2 (Prop_lut2_I0_O)        0.306     9.914 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14/O
                         net (fo=1, routed)           0.000     9.914    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_14_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.464 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_2_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.686 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__23_i_1/O[0]
                         net (fo=4, routed)           2.758    13.444    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/s_error[7]_24[16]
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.026    17.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25/PCOUT[47]
                         net (fo=1, routed)           0.002    17.472    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__25_n_106
    DSP48_X0Y73          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    18.990 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26/P[1]
                         net (fo=2, routed)           0.809    19.800    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__26_n_104
    SLICE_X12Y180        LUT2 (Prop_lut2_I0_O)        0.124    19.924 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170/O
                         net (fo=1, routed)           0.000    19.924    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_170_n_0
    SLICE_X12Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.304 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.304    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__1_i_144_n_0
    SLICE_X12Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.421 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430/CO[3]
                         net (fo=1, routed)           0.000    20.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_430_n_0
    SLICE_X12Y182        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.744 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_421/O[1]
                         net (fo=2, routed)           2.023    22.766    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/element_multiply5_in[9]
    SLICE_X56Y182        LUT3 (Prop_lut3_I2_O)        0.335    23.101 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_296/O
                         net (fo=2, routed)           0.708    23.809    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_11[3]
    SLICE_X56Y182        LUT4 (Prop_lut4_I3_O)        0.331    24.140 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_i_300/O
                         net (fo=1, routed)           0.000    24.140    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG__18_4[3]
    SLICE_X56Y182        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.516 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103/CO[3]
                         net (fo=1, routed)           0.000    24.516    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_103_n_0
    SLICE_X56Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.755 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95/O[2]
                         net (fo=3, routed)           3.819    28.574    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_95_n_5
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.301    28.875 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96/O
                         net (fo=2, routed)           0.414    29.289    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_96_n_0
    SLICE_X55Y85         LUT5 (Prop_lut5_I3_O)        0.124    29.413 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0/O
                         net (fo=2, routed)           0.629    30.043    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_40__0_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    30.593 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    30.593    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_3__0_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.710 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    30.710    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_2__0_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.033 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t1/ARG_i_1__0/O[1]
                         net (fo=2, routed)           0.884    31.917    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp1[1]_8[29]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.033    35.950 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG/PCOUT[47]
                         net (fo=1, routed)           0.002    35.952    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    37.470 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0/P[0]
                         net (fo=1, routed)           0.951    38.421    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/ARG__0_n_105
    SLICE_X57Y99         LUT2 (Prop_lut2_I1_O)        0.124    38.545 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15/O
                         net (fo=1, routed)           0.000    38.545    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_15_n_0
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    38.943 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.001    38.943    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_12_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.165 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_14/O[0]
                         net (fo=1, routed)           0.729    39.894    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_tmp2[1]_34[25]
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.299    40.193 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6/O
                         net (fo=1, routed)           0.000    40.193    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data[27]_i_6_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.743 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.001    40.744    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[27]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    41.057 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/t2/s_data_reg[31]_i_3/O[3]
                         net (fo=2, routed)           0.615    41.671    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/c[1][31]
    SLICE_X53Y96         LUT5 (Prop_lut5_I0_O)        0.306    41.977 r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__0_i_1__1/O
                         net (fo=81, routed)          3.445    45.422    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/B[14]
    DSP48_X0Y63          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        1.775    48.754    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/s00_axis_aclk
    DSP48_X0Y63          DSP48E1                                      r  design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42/CLK
                         clock pessimism              0.488    49.243    
                         clock uncertainty           -0.103    49.140    
    DSP48_X0Y63          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    48.690    design_1_i/gradientdescent_0/U0/gradientdescent_v1_0_S00_AXIS_inst/mini_batch_gradient_descent/h/ARG__42
  -------------------------------------------------------------------
                         required time                         48.690    
                         arrival time                         -45.422    
  -------------------------------------------------------------------
                         slack                                  3.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.590%)  route 0.206ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.639    -0.525    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X28Y49         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[4]/Q
                         net (fo=8, routed)           0.206    -0.177    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/EX_Op1_reg[0][27]
    SLICE_X32Y54         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.842    -0.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X32Y54         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[4]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.066    -0.261    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[4]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.592%)  route 0.215ns (60.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.639    -0.525    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X28Y49         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[3]/Q
                         net (fo=8, routed)           0.215    -0.169    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/EX_Op1_reg[0][28]
    SLICE_X32Y54         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.842    -0.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X32Y54         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[3]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.070    -0.257    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.556%)  route 0.183ns (56.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.637    -0.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X29Y41         FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDSE (Prop_fdse_C_Q)         0.141    -0.386 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[23]/Q
                         net (fo=4, routed)           0.183    -0.203    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S37_in
    SLICE_X30Y40         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.911    -0.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X30Y40         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.272    -0.491    
    SLICE_X30Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.023%)  route 0.209ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.639    -0.525    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X30Y48         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[6]/Q
                         net (fo=8, routed)           0.209    -0.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/EX_Op1_reg[0][25]
    SLICE_X30Y53         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.842    -0.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Clk
    SLICE_X30Y53         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[6]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.059    -0.268    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Streaming.Streaming_AXI_I/Gen_M_Channel_Handling[0].M_AXIS_TDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.636    -0.528    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X32Y39         FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDSE (Prop_fdse_C_Q)         0.141    -0.387 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[21]/Q
                         net (fo=4, routed)           0.111    -0.276    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S47_in
    SLICE_X30Y40         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.911    -0.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X30Y40         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4/CLK
                         clock pessimism              0.252    -0.511    
    SLICE_X30Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.396    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][21]_srl4
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.633    -0.531    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.334    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X21Y31         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.907    -0.766    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y31         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.531    
    SLICE_X21Y31         FDRE (Hold_fdre_C_D)         0.075    -0.456    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.571    -0.593    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.396    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y52         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.842    -0.831    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.593    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.075    -0.518    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.571    -0.593    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.396    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y51         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.842    -0.831    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.593    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.075    -0.518    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.636    -0.528    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X23Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.331    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/sync[1]
    SLICE_X23Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.911    -0.762    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X23Y36         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.235    -0.528    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.075    -0.453    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.000%)  route 0.135ns (49.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.638    -0.526    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X29Y43         FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[12]/Q
                         net (fo=4, routed)           0.135    -0.249    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S92_in
    SLICE_X30Y43         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1911, routed)        0.912    -0.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X30Y43         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/CLK
                         clock pessimism              0.272    -0.490    
    SLICE_X30Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.373    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y45     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X30Y41     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



