# vending-machine-fsm-verilog
# Vending Machine FSM using Verilog

This project implements a Finite State Machine (FSM) based Vending Machine using Verilog HDL. It simulates the logic of inserting coins and dispensing a product after collecting enough value.

## ğŸ“ Files Included
- `vending_machine.v` - Main FSM design code
- `tb_vending_machine.v` - Testbench to simulate the FSM
- `VendingMachine_FSM_Result.png` - Simulation output (state/coin/product transition)

## ğŸ§ª Simulation
The FSM is tested using a simple Verilog testbench with clock and coin inputs. The system transitions through states and dispenses the product at the right time.

## ğŸ’¡ Tools Used
- Language: Verilog (2001)
- Simulator: ModelSim / Any Verilog-supported tool

## ğŸ“¸ Screenshot
![Simulation Output](VendingMachine_FSM_Result.png)

## ğŸ”– Tags
`#Verilog` `#FSM` `#VLSI` `#MiniProject` `#DigitalDesign`

