#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 10 15:57:44 2022
# Process ID: 12060
# Current directory: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4260 E:\Code\4K-Upsampling-System-on-Zynq\src\ip_repo\upsampling\upsampling.xpr
# Log file: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/vivado.log
# Journal file: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 899.457 ; gain = 241.945
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_964_12 -dir e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_964_12} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {964} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_964_12]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'blk_mem_gen_964_12' to 'blk_mem_gen_964_12' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_964_12/blk_mem_gen_964_12.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_964_12'...
generate_target all [get_files  e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_964_12/blk_mem_gen_964_12.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_964_12'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_964_12'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_964_12'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_964_12'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_964_12] }
export_ip_user_files -of_objects [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_964_12/blk_mem_gen_964_12.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_964_12/blk_mem_gen_964_12.xci]
launch_runs -jobs 8 blk_mem_gen_964_12_synth_1
[Tue May 10 16:14:31 2022] Launched blk_mem_gen_964_12_synth_1...
Run output will be captured here: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.runs/blk_mem_gen_964_12_synth_1/runme.log
export_simulation -of_objects [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_964_12/blk_mem_gen_964_12.xci] -directory E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.ip_user_files/sim_scripts -ip_user_files_dir E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.ip_user_files -ipstatic_source_dir E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/modelsim} {questa=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/questa} {riviera=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/riviera} {activehdl=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_12_1920 -dir e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_12_1920} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {1920} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_12_1920]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'blk_mem_gen_12_1920' to 'blk_mem_gen_12_1920' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_12_1920/blk_mem_gen_12_1920.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_12_1920'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_12_1920/blk_mem_gen_12_1920.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_12_1920'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_12_1920'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_12_1920'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_12_1920'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_12_1920] }
export_ip_user_files -of_objects [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_12_1920/blk_mem_gen_12_1920.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_12_1920/blk_mem_gen_12_1920.xci]
launch_runs -jobs 8 blk_mem_gen_12_1920_synth_1
[Tue May 10 16:16:52 2022] Launched blk_mem_gen_12_1920_synth_1...
Run output will be captured here: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.runs/blk_mem_gen_12_1920_synth_1/runme.log
export_simulation -of_objects [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_12_1920/blk_mem_gen_12_1920.xci] -directory E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.ip_user_files/sim_scripts -ip_user_files_dir E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.ip_user_files -ipstatic_source_dir E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/modelsim} {questa=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/questa} {riviera=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/riviera} {activehdl=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run blk_mem_gen_12_1920_synth_1
export_ip_user_files -of_objects  [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_12_1920/blk_mem_gen_12_1920.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_12_1920 e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_12_1920/blk_mem_gen_12_1920.xci
INFO: [Project 1-386] Moving file 'e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_12_1920/blk_mem_gen_12_1920.xci' from fileset 'blk_mem_gen_12_1920' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {1920} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1920_12 -dir e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk_mem_gen_1920_12} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {1920} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_1920_12]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'blk_mem_gen_1920_12' to 'blk_mem_gen_1920_12' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_1920_12/blk_mem_gen_1920_12.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1920_12'...
generate_target all [get_files  e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_1920_12/blk_mem_gen_1920_12.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1920_12'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1920_12'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1920_12'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1920_12'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1920_12] }
export_ip_user_files -of_objects [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_1920_12/blk_mem_gen_1920_12.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_1920_12/blk_mem_gen_1920_12.xci]
launch_runs -jobs 8 blk_mem_gen_1920_12_synth_1
[Tue May 10 16:18:47 2022] Launched blk_mem_gen_1920_12_synth_1...
Run output will be captured here: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.runs/blk_mem_gen_1920_12_synth_1/runme.log
export_simulation -of_objects [get_files e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.srcs/sources_1/ip/blk_mem_gen_1920_12/blk_mem_gen_1920_12.xci] -directory E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.ip_user_files/sim_scripts -ip_user_files_dir E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.ip_user_files -ipstatic_source_dir E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/modelsim} {questa=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/questa} {riviera=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/riviera} {activehdl=E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 10 16:26:34 2022...
