# Router1x3
Designed and verified a Router1x3 using Verilog HDL. Implemented FIFO, Synchronizer, Register, and FSM controller. Verified using UVM with constraint-random tests, assertions, and functional coverage. Tools used: Vivado and QuestaSim.
