#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat May  7 18:57:58 2022
# Process ID: 24472
# Current directory: C:/Users/catch/Desktop/project_synthesize
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10048 C:\Users\catch\Desktop\project_synthesize\project.xpr
# Log file: C:/Users/catch/Desktop/project_synthesize/vivado.log
# Journal file: C:/Users/catch/Desktop/project_synthesize\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/catch/Desktop/project_synthesize/project.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
open_run synth_1 -name synth_1
close_design
set_property board_part digilentinc.com:arty-a7-100:part0:1.0 [current_project]
upgrade_ip -srcset NIT_bram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  NIT_bram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips NIT_bram] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset input_bram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  input_bram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips input_bram] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset weight_bram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  weight_bram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips weight_bram] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset output_bram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  output_bram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips output_bram] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset PFT_partial_bram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  PFT_partial_bram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips PFT_partial_bram] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
set_property board_part digilentinc.com:nexys_video:part0:1.1 [current_project]
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  output_bram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips output_bram] -no_script -sync -force -quiet
set_property -dict [list CONFIG.Write_Depth_A {65536}] [get_ips output_bram]
generate_target all [get_files  C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/output_bram/output_bram.xci]
catch { config_ip_cache -export [get_ips -all output_bram] }
export_ip_user_files -of_objects [get_files C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/output_bram/output_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/output_bram/output_bram.xci]
launch_runs output_bram_synth_1 -jobs 4
wait_on_run output_bram_synth_1
export_simulation -of_objects [get_files C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/output_bram/output_bram.xci] -directory C:/Users/catch/Desktop/project_synthesize/project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catch/Desktop/project_synthesize/project.ip_user_files -ipstatic_source_dir C:/Users/catch/Desktop/project_synthesize/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/modelsim} {questa=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/questa} {riviera=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/riviera} {activehdl=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  weight_bram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips weight_bram] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/weight_bram/weight_bram.xci]
catch { config_ip_cache -export [get_ips -all weight_bram] }
export_ip_user_files -of_objects [get_files C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/weight_bram/weight_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/weight_bram/weight_bram.xci]
launch_runs weight_bram_synth_1 -jobs 4
wait_on_run weight_bram_synth_1
export_simulation -of_objects [get_files C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/weight_bram/weight_bram.xci] -directory C:/Users/catch/Desktop/project_synthesize/project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catch/Desktop/project_synthesize/project.ip_user_files -ipstatic_source_dir C:/Users/catch/Desktop/project_synthesize/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/modelsim} {questa=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/questa} {riviera=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/riviera} {activehdl=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  input_bram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips input_bram] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/input_bram/input_bram.xci]
catch { config_ip_cache -export [get_ips -all input_bram] }
export_ip_user_files -of_objects [get_files C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/input_bram/input_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/input_bram/input_bram.xci]
launch_runs input_bram_synth_1 -jobs 4
wait_on_run input_bram_synth_1
export_simulation -of_objects [get_files C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/input_bram/input_bram.xci] -directory C:/Users/catch/Desktop/project_synthesize/project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catch/Desktop/project_synthesize/project.ip_user_files -ipstatic_source_dir C:/Users/catch/Desktop/project_synthesize/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/modelsim} {questa=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/questa} {riviera=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/riviera} {activehdl=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  NIT_bram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips NIT_bram] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/NIT_bram/NIT_bram.xci]
catch { config_ip_cache -export [get_ips -all NIT_bram] }
export_ip_user_files -of_objects [get_files C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/NIT_bram/NIT_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/NIT_bram/NIT_bram.xci]
launch_runs NIT_bram_synth_1 -jobs 4
wait_on_run NIT_bram_synth_1
export_simulation -of_objects [get_files C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/NIT_bram/NIT_bram.xci] -directory C:/Users/catch/Desktop/project_synthesize/project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catch/Desktop/project_synthesize/project.ip_user_files -ipstatic_source_dir C:/Users/catch/Desktop/project_synthesize/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/modelsim} {questa=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/questa} {riviera=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/riviera} {activehdl=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
upgrade_ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  PFT_partial_bram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips PFT_partial_bram] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci]
catch { config_ip_cache -export [get_ips -all PFT_partial_bram] }
export_ip_user_files -of_objects [get_files C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci]
launch_runs PFT_partial_bram_synth_1 -jobs 4
wait_on_run PFT_partial_bram_synth_1
export_simulation -of_objects [get_files C:/Users/catch/Desktop/project_synthesize/project.srcs/sources_1/ip/PFT_partial_bram/PFT_partial_bram.xci] -directory C:/Users/catch/Desktop/project_synthesize/project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/catch/Desktop/project_synthesize/project.ip_user_files -ipstatic_source_dir C:/Users/catch/Desktop/project_synthesize/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/modelsim} {questa=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/questa} {riviera=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/riviera} {activehdl=C:/Users/catch/Desktop/project_synthesize/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -fileset constrs_1 -norecurse C:/Users/catch/Desktop/project_synthesize/constraint/Nexys-Video_Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
