{"vcs1":{"timestamp_begin":1681475984.238327816, "rt":0.74, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1681475985.013673687, "rt":0.89, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681475985.927977178, "rt":0.71, "ut":0.05, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681475983.937477414}
{"VCS_COMP_START_TIME": 1681475983.937477414}
{"VCS_COMP_END_TIME": 1681475987.320544755}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 238984}}
