#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Nov 30 20:44:01 2017
# Process ID: 14856
# Current directory: E:/connectfour_pnptransistors/connectfour_pnptransistors.runs/synth_1
# Command line: vivado.exe -log connectfour.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source connectfour.tcl
# Log file: E:/connectfour_pnptransistors/connectfour_pnptransistors.runs/synth_1/connectfour.vds
# Journal file: E:/connectfour_pnptransistors/connectfour_pnptransistors.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source connectfour.tcl -notrace
Command: synth_design -top connectfour -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 308.055 ; gain = 77.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'connectfour' [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element clkcount_reg was removed.  [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element RowCLK_reg was removed.  [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:38]
INFO: [Synth 8-4471] merging register 'OCursorCol_reg[2:0]' into 'NCursorCol_reg[2:0]' [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element OCursorCol_reg was removed.  [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'connectfour' (1#1) [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 364.164 ; gain = 133.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 364.164 ; gain = 133.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/constrs_1/new/game_const.xdc]
Finished Parsing XDC File [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/constrs_1/new/game_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/constrs_1/new/game_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/connectfour_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/connectfour_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 667.137 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'NCursorCol_reg' in module 'connectfour'
WARNING: [Synth 8-6014] Unused sequential element NCursorCol_reg was removed.  [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:68]
INFO: [Synth 8-5546] ROM "BtnCLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RedA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RedH" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RedB" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RedC" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RedD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RedE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RedF" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RedG" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clkcount2_reg was removed.  [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element NCursorCol_reg was removed.  [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element NCursorCol_reg was removed.  [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'NCursorCol_reg' using encoding 'sequential' in module 'connectfour'
WARNING: [Synth 8-6014] Unused sequential element NCursorCol_reg was removed.  [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 441   
	   8 Input      8 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 43    
	  24 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 374   
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module connectfour 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 441   
	   8 Input      8 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 43    
	  24 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 374   
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "BtnCLK" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clkcount2_reg was removed.  [E:/connectfour_pnptransistors/connectfour_pnptransistors.srcs/sources_1/new/connectfour.vhd:36]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (RowCount_reg[4]) is unused and will be removed from module connectfour.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    14|
|3     |LUT1   |    55|
|4     |LUT2   |    34|
|5     |LUT3   |    38|
|6     |LUT4   |    40|
|7     |LUT5   |    63|
|8     |LUT6   |   207|
|9     |MUXF7  |    10|
|10    |MUXF8  |     5|
|11    |FDRE   |   203|
|12    |IBUF   |     4|
|13    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   699|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 667.137 ; gain = 436.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 667.137 ; gain = 133.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 667.137 ; gain = 436.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 667.137 ; gain = 444.105
INFO: [Common 17-1381] The checkpoint 'E:/connectfour_pnptransistors/connectfour_pnptransistors.runs/synth_1/connectfour.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 667.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 20:44:54 2017...
