package pipelineRV32I

import chisel3._

class PipelineTop() extends Module(){
   val io = IO(new Bundle{
     val res = Output(UInt(32.W))
   })
   val testVec = Array("b00000000000000000000000000010011".asUInt(32.W),
"b00000000110000000000000010010011".asUInt(32.W),
"b00000001000000000000000101101111".asUInt(32.W),
"b00000000000000000000000000010011".asUInt(32.W),
"b00000000000000000000000000010011".asUInt(32.W),
"b00000000000000000000000000010011".asUInt(32.W),
"b00000000000000000000000000010011".asUInt(32.W),
"b00000000000000000000000000010011".asUInt(32.W),
"b00000000000000010000000000010011".asUInt(32.W),
"b00000000000000100000000000010011".asUInt(32.W),
"b11111111010000001000001001100111".asUInt(32.W))

   
   val pipeline = Module(new rv32Ipipeline(testVec))  
   io.res := pipeline.io.res
}

