<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003748A1-20030102-D00000.TIF SYSTEM "US20030003748A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003748A1-20030102-D00001.TIF SYSTEM "US20030003748A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003748A1-20030102-D00002.TIF SYSTEM "US20030003748A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003748A1-20030102-D00003.TIF SYSTEM "US20030003748A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003748A1-20030102-D00004.TIF SYSTEM "US20030003748A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003748A1-20030102-D00005.TIF SYSTEM "US20030003748A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003748A1-20030102-D00006.TIF SYSTEM "US20030003748A1-20030102-D00006.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003748</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09866313</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010524</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/311</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>694000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Method of eliminating notching when anisotropically etching small linewidth openings in silicon on insulator</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Anisul</given-name>
<family-name>Khan</family-name>
</name>
<residence>
<residence-us>
<city>Sunnyvale</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Ajay</given-name>
<family-name>Kumar</family-name>
</name>
<residence>
<residence-us>
<city>Sunnyvale</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Yiqiong</given-name>
<family-name>Wang</family-name>
</name>
<residence>
<residence-us>
<city>San Marino</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Jin-Yuan</given-name>
<family-name>Chen</family-name>
</name>
<residence>
<residence-us>
<city>Bountiful</city>
<state>UT</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Arthur</given-name>
<middle-name>H.</middle-name>
<family-name>Sato</family-name>
</name>
<residence>
<residence-us>
<city>San Jose</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>APPLIED MATERIALS, INC.</name-1>
<name-2></name-2>
<address>
<address-1>2881 SCOTT BLVD. M/S 2061</address-1>
<city>SANTA CLARA</city>
<state>CA</state>
<postalcode>95050</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">We have found that by applying pulsed bias power to a substrate support electrode in an etch chamber, anisotropic etching of silicon over an insulator layer can be carried out with a minimum of notching at the silicon-insulator interface and with improved uniformity of etching across the substrate. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This invention relates to a method of anisotropically etching high aspect ratio openings in silicon. More particularly, this invention relates to a method of eliminating notching at the interface of silicon and an insulator. </paragraph>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> When etching straight walled high aspect ratio openings in silicon over an insulator layer, such as silicon oxide, using fluorinated etchants, e.g., a mixture of sulfur hexafluoride and oxygen, a severe notch forms at the silicon-silicon oxide interface. This indicates some isotropic etching occurs at the interface. Further, this notching becomes more pronounced as the line width of the openings becomes smaller. For example, 10 micron wide linewidth openings have a small notch, whereas notching is worse as line widths are reduced to five microns, 2 microns and 1 micron. This notching occurs across the substrate, but is greater at the edge than at the center of the substrate. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates the notching that occurs at the bottom of openings of varying width, both at the center and at the edge of a substrate. Notching is very pronounced at 1, 2, and 5 micron linewidths, both at the center and at the edge of the substrate, and is still apparent even at 10 micron linewidths. The etch was carried out by first depositing a fluorinated polymer to protect the photoresist pattern, using a fluorocarbon or hydrofluorocarbon gas, such as C<highlight><subscript>4</subscript></highlight>F<highlight><subscript>8</subscript></highlight>. The deposition step was run at 18 mTorr pressure using 700 watts of power and a gas flow of 140 sccm for 5 seconds in a plasma etch chamber. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The etch step was carried out under the same reaction conditions of pressure and power as the deposition step, except using a bias power to the substrate support of 7 watts, using an etch gas mixture of 150 sccm of SF<highlight><subscript>6 </subscript></highlight>and 15 sccm of oxygen for 10 seconds. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> An overetch step was then carried out, by again depositing a protective polymer layer, then increasing the pressure to 25 mTorr and using 130 sccm of C<highlight><subscript>4</subscript></highlight>F<highlight><subscript>8 </subscript></highlight>for five seconds, without bias power. The overetch was then carried out using 9 watts of bias power, and 100 sccm of SF<highlight><subscript>6 </subscript></highlight>for 12 minutes. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The average depth of the trench was about 14.9 microns; the average etch rate was about 1.36 microns/min; and the average selectivity between the photoresist mask and silicon was 17.8. Notch measurements in microns were taken at the bottom of the trenches, as set forth below:  
<table-cwu id="TABLE-US-00001">
<number>1</number>
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="OFFSET" colwidth="70PT" align="left"/>
<colspec colname="1" colwidth="63PT" align="center"/>
<colspec colname="2" colwidth="84PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>Notch width, center</entry>
<entry>Notch width, edge</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="4">
<colspec colname="OFFSET" colwidth="14PT" align="left"/>
<colspec colname="1" colwidth="56PT" align="left"/>
<colspec colname="2" colwidth="63PT" align="char" char="."/>
<colspec colname="3" colwidth="84PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&emsp;1 micron line</entry>
<entry>0.84</entry>
<entry>1.04</entry>
</row>
<row>
<entry></entry>
<entry>&emsp;2 micron line</entry>
<entry>1.62</entry>
<entry>2.00</entry>
</row>
<row>
<entry></entry>
<entry>&emsp;5 micron line</entry>
<entry>1.44</entry>
<entry>*</entry>
</row>
<row>
<entry></entry>
<entry>&ensp;10 micron line</entry>
<entry>&lt;0.2</entry>
<entry>&gt;0.2</entry>
</row>
<row>
<entry></entry>
<entry>100 micron line</entry>
<entry>&gt;0.2</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="3" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="3" align="left"><footnote id="FOO-00001">*line etched through the silicon at the bottom of the trench </footnote></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Thus at small line widths, the notch was more than one-half of the line width; when overetching the 5 micron line, notching was so severe that the silicon between the openings peeled off. <cross-reference target="DRAWINGS">FIG. 1</cross-reference> includes a series of photomicrographs illustrating the severe notching at various linewidth. both at the center and at the edge of the substrate. Thus a method of reducing the notching at the bottom of a silicon trench over an insulator layer would be highly desirable. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> We have found that notching can be reduced or eliminated by using pulsed bias power during the main etch step. Further improvements can be made by using pulsed bias power during the overetch step as well. In addition, the elimination of oxygen gas during the main etch step further reduced notching at the silicon/silicon oxide interface. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWING </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> includes photomicrographs of etched profiles for various linewidths at the center and at the edge of the substrate after etching according to a method of the prior art. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a cross sectional view of a plasma etch chamber that can be used to carry out the present etch method. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows photomicrographs of etched profiles for various linewidths at the center and edge of a substrate after etching according to the present invention. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows photomicrographs of etched profiles for various linewidths at the center and edge of a substrate after etching using another embodiment of the present invention. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows photomicrographs of etched profiles for various linewidths at the center and edge of a substrate after etching using still another embodiment of the present invention. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> shows photomicrographs of etched profiles for various linewidths at the center and edge of a substrate after etching using still another embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> A suitable chamber for carrying out the trench etching described herein is shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. This chamber is referred to as a decoupled plasma source (DPS) chamber. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The inductively coupled RF plasma reactor of <cross-reference target="DRAWINGS">FIG. 2</cross-reference> includes a reactor chamber <highlight><bold>100</bold></highlight> having a grounded conductive cylindrical sidewall <highlight><bold>110</bold></highlight> and a shaped dielectric ceiling <highlight><bold>112</bold></highlight>, e.g., dome-like. The reactor includes a substrate support electrode <highlight><bold>114</bold></highlight> for supporting a substrate <highlight><bold>116</bold></highlight> to be processed in the chamber <highlight><bold>100</bold></highlight>; a cylindrical inductor coil <highlight><bold>118</bold></highlight> surrounding an upper portion of the chamber beginning near the plane of the top of the substrate <highlight><bold>116</bold></highlight> or substrate support electrode <highlight><bold>114</bold></highlight>, and extending upwardly therefrom toward the top of the chamber <highlight><bold>100</bold></highlight>; a process gas source <highlight><bold>122</bold></highlight> and a gas inlet <highlight><bold>124</bold></highlight>, which can be a plurality of inlets spaced about the interior of the chamber <highlight><bold>100</bold></highlight>; and a pump <highlight><bold>126</bold></highlight> for controlling the chamber pressure. The coil inductor <highlight><bold>118</bold></highlight> is energized by a plasma source power supply, or RF generator <highlight><bold>128</bold></highlight>, through a conventional active RF match network <highlight><bold>130</bold></highlight>, the top winding of the inductor coil <highlight><bold>118</bold></highlight> being &ldquo;hot&rdquo; and the bottom winding being grounded. The substrate support electrode <highlight><bold>114</bold></highlight> includes an interior conductive portion <highlight><bold>132</bold></highlight> connected to a bias RF power supply or generator <highlight><bold>134</bold></highlight> via a match network <highlight><bold>135</bold></highlight>, and an exterior conductor <highlight><bold>136</bold></highlight> which is insulated from the interior conductive portion <highlight><bold>132</bold></highlight>. A conductive grounded RF shield <highlight><bold>120</bold></highlight> surrounds the coil inductor <highlight><bold>118</bold></highlight>. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> To carry out the present process, the source power is turned on and one or more processing gases are passed into the chamber <highlight><bold>100</bold></highlight> from appropriate gas containers (not shown). A fluorocarbon or hydrofluorocarbon processing gas can be used to deposit a polymer onto a patterned photoresist layer to protect the photoresist during the multiple etch steps to follow. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The power to the chamber <highlight><bold>100</bold></highlight> from the inductive RF power source <highlight><bold>128</bold></highlight> is suitably from about 200 up to about 3000 watts, and is preferably from about 500 to 2000 watts. The RF source can be a 12.56 MHz power source. No bias power is used during the deposition step. The pressure in the chamber during this step is maintained at about 5 to 300 millitorr. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Suitable fluorocarbon gases include polymer-generating gases such as CH<highlight><subscript>2</subscript></highlight>F<highlight><subscript>2</subscript></highlight>, C<highlight><subscript>4</subscript></highlight>F<highlight><subscript>6</subscript></highlight>, C<highlight><subscript>4</subscript></highlight>F<highlight><subscript>8 </subscript></highlight>and the like. Such gases form a fluorocarbon polytetrafluoroethylene-like coating on the photoresist, protecting it during the following etch steps. The deposition step is generally carried out for about 5 seconds. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The etchant used herein is sulfur hexafluoride (SF). Suitable gas flows of the etchant gas range from 30 to 500 sccm. A small amount of oxygen can also be added. The main etch is carried out with a bias power, e.g., of from 3 to 100 Watts. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The main etch is carried out using a pulsed bias power to the substrate support, using a duty cycle of about 10% to 80%, with a 6 microsecond period. This has remarkably reduced notching, and also improves the uniformity of etching across the substrate. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> When the main etch has reached the silicon-silicon oxide interface, an overetch step is begun, which includes a second deposition step to prevent etching of the sidewalls of the opening. Bias power is also used during the overetch step, generally the same amount of power as that used for the main etch step. This bias is also pulsed in the same manner as the main etch step. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The invention will be further described in the following Examples. However, the invention is not to be limited to the details set forth therein. </paragraph>
</section>
<section>
<heading lvl="1">EXAMPLE 1 </heading>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> In this Example, the power was maintained at 700 Watts and the pressure was maintained at 18 millitorr; gas flow rates during the deposition and etch steps were increased to 140 sccm and 150 sccm respectively; without adding oxygen. Bias pulsing at a 35% duty cycle and a 6 microsecond period applying 30 watts of bias power was used throughout both the deposition and etch steps. The average bias power delivered was 6 Watts. The average etch depth was 14.8 microns; average silicon etch rate was 1.69 microns/min; average photoresist-silicon selectivity was 20. The notch linewidth measurements in microns are given below:  
<table-cwu id="TABLE-US-00002">
<number>2</number>
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="OFFSET" colwidth="70PT" align="left"/>
<colspec colname="1" colwidth="70PT" align="left"/>
<colspec colname="2" colwidth="77PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>Notch Width, Center</entry>
<entry>Notch Width, Edge</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="4">
<colspec colname="OFFSET" colwidth="14PT" align="left"/>
<colspec colname="1" colwidth="56PT" align="left"/>
<colspec colname="2" colwidth="70PT" align="char" char="."/>
<colspec colname="3" colwidth="77PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&emsp;1 micron line</entry>
<entry>0.2</entry>
<entry>0.33</entry>
</row>
<row>
<entry></entry>
<entry>&emsp;2 micron line</entry>
<entry>0.48</entry>
<entry>0.7</entry>
</row>
<row>
<entry></entry>
<entry>&emsp;5 micron line</entry>
<entry>0.45</entry>
<entry>0.38</entry>
</row>
<row>
<entry></entry>
<entry>&ensp;10 micron line</entry>
<entry>0.38</entry>
<entry>0.25</entry>
</row>
<row>
<entry></entry>
<entry>100 micron line</entry>
<entry>0.25</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="3" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0025" lvl="7"><number>&lsqb;0025&rsqb;</number> Thus notching was improved, as shown above and in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. </paragraph>
</section>
<section>
<heading lvl="1">EXAMPLE 2 </heading>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> The etch and overetch steps were carried out as in Example 1 except that the bias power during the deposition steps was almost off, but was held at 20 Watts during the etch and overetch steps. The bias power was pulsed using a duty cycle of 35% and a 6 microsecond period. The average bias power delivered thus was 3.5 Watts. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The above reaction conditions further improved notching, as shown below, and also increased the average photoresist selectivity to 40.7. The average silicon etch rate was 1.24 microns/min.  
<table-cwu id="TABLE-US-00003">
<number>3</number>
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="OFFSET" colwidth="70PT" align="left"/>
<colspec colname="1" colwidth="63PT" align="left"/>
<colspec colname="2" colwidth="84PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>Notch width, Center</entry>
<entry>Notch Width, Edge</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="4">
<colspec colname="OFFSET" colwidth="14PT" align="left"/>
<colspec colname="1" colwidth="56PT" align="left"/>
<colspec colname="2" colwidth="63PT" align="char" char="."/>
<colspec colname="3" colwidth="84PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&emsp;1 micron line</entry>
<entry>&lt;0.2</entry>
<entry>0.28</entry>
</row>
<row>
<entry></entry>
<entry>&emsp;2 micron line</entry>
<entry>&lt;0.2</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry>&emsp;5 micron line</entry>
<entry>&lt;0.2</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry>&ensp;10 micron line</entry>
<entry>&lt;0.2</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry>100 micron line</entry>
<entry>&lt;0.2</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="3" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0028" lvl="7"><number>&lsqb;0028&rsqb;</number> Thus notching was reduced, and made more uniform across the substrate, as further shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
</section>
<section>
<heading lvl="1">EXAMPLE 3 </heading>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> In this Example, no bias power was used during the deposition steps, but 30 Watts of pulsed bias power was used during the etch steps, again using a duty cycle of 35% and a periof of 6 milliseconds. The average power delivered was 6 Watts. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The average depth of etch was 14.9 microns. The average silicon etch rate was higher at 1.56 microns per minute, and average photoresist selectivity was 21.9. Notching was improved, as shown in the data below and in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>.  
<table-cwu id="TABLE-US-00004">
<number>4</number>
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="OFFSET" colwidth="70PT" align="left"/>
<colspec colname="1" colwidth="70PT" align="left"/>
<colspec colname="2" colwidth="77PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>Notch Width, Center</entry>
<entry>Notch Width, Edge</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="4">
<colspec colname="OFFSET" colwidth="14PT" align="left"/>
<colspec colname="1" colwidth="56PT" align="left"/>
<colspec colname="2" colwidth="70PT" align="char" char="."/>
<colspec colname="3" colwidth="77PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&emsp;1 micron line</entry>
<entry>0.25</entry>
<entry>0.38</entry>
</row>
<row>
<entry></entry>
<entry>&emsp;2 micron line</entry>
<entry>0.42</entry>
<entry>0.38</entry>
</row>
<row>
<entry></entry>
<entry>&emsp;5 micron line</entry>
<entry>0.45</entry>
<entry>0.25</entry>
</row>
<row>
<entry></entry>
<entry>&ensp;10 micron line</entry>
<entry>0.25</entry>
<entry>0.25</entry>
</row>
<row>
<entry></entry>
<entry>100 micron line</entry>
<entry>&lt;0.2</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="3" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The results are also shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. Notching was improved, but the uniformity of etch across the substrate was not ideal. </paragraph>
</section>
<section>
<heading lvl="1">EXAMPLE 4 </heading>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> In this Example, no bias power was used during the deposition steps but 30 Watts of pulsed bias power was used during the etch steps, again using a 35% duty cycle with a period of 6 milliseconds. The average power delivered was 6 Watts. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> The overetch step was reduced somewhat, so that the average depth of etch was 14.8 microns. The average silicon etch rate was further increased to 1.64; and selectivity was 20.9. Notching was improved, as shown in the data below and in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>.  
<table-cwu id="TABLE-US-00005">
<number>5</number>
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="3">
<colspec colname="OFFSET" colwidth="70PT" align="left"/>
<colspec colname="1" colwidth="63PT" align="left"/>
<colspec colname="2" colwidth="84PT" align="center"/>
<thead>
<row>
<entry></entry>
<entry></entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
<row>
<entry></entry>
<entry>Notch width, center</entry>
<entry>Notch Width, Edge</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="2" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="4">
<colspec colname="OFFSET" colwidth="14PT" align="left"/>
<colspec colname="1" colwidth="56PT" align="left"/>
<colspec colname="2" colwidth="63PT" align="char" char="."/>
<colspec colname="3" colwidth="84PT" align="char" char="."/>
<tbody valign="top">
<row>
<entry></entry>
<entry>&emsp;1 micron line</entry>
<entry>&lt;0.2</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry>&emsp;2 micron line</entry>
<entry>0.25</entry>
<entry>0.25</entry>
</row>
<row>
<entry></entry>
<entry>&emsp;5 micron line</entry>
<entry>&lt;0.2</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry>&ensp;10 micron line</entry>
<entry>&lt;0.2</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry>100 micron line</entry>
<entry>&lt;0.2</entry>
<entry>&lt;0.2</entry>
</row>
<row>
<entry></entry>
<entry namest="OFFSET" nameend="3" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Reference to <cross-reference target="DRAWINGS">FIG. 6</cross-reference> shows that notching was further reduced. In addition, improved etch uniformity across the substrate was also achieved, and notching was the same across the substrate. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> Although particular etchants, deposition gases, and reaction conditions were illustrated hereinabove, the invention is not meant to be limited by the details described, but only by the scope of the appended claims. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">We claim: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method of reducing notching in etched anisotropic openings in silicon over an insulator layer comprising anisotropically etching openings in silicon with a sulfur hexafluoride etchant in a plasma etch chamber fitted with a powered substrate support while bias power is applied to the substrate support electrode during the etch step. </claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. A method according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the applied bias power to the substrate support electrode is from 3 to 100 Watts. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. A method according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the bias power is pulsed. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A method according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference> wherein the pulsed bias power is applied at a duty cycle of 10% to 80% using a 6 microsecond period. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. A method according to <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference> wherein the pulsed bias power is applied at a duty cycle of 35%. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A method according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein, prior to etching, a deposition step using a fluorocarbon or hydrofluorocarbon gas is used to deposit a fluorine-containing polymer over the substrate. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A method according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein after the main etch step, overetch deposition and etch steps are carried out to remove debris from the bottom of the opening. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. A method according to <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference> wherein no bias power is used during the deposition step. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. A method according to <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference> wherein the pressure in the chamber is maintained at about 5 to 300 millitorr during the deposition step.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003748A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003748A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003748A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003748A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003748A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003748A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003748A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
