INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/arody/Documents/490/7seg_test/7seg_test.srcs/sources_1/new/7seg.vhd" into library xil_defaultlib
ERROR: [VRFC 10-1412] syntax error near 7 [C:/Users/arody/Documents/490/7seg_test/7seg_test.srcs/sources_1/new/7seg.vhd:34]
ERROR: [VRFC 10-1412] syntax error near 7 [C:/Users/arody/Documents/490/7seg_test/7seg_test.srcs/sources_1/new/7seg.vhd:44]
INFO: [VRFC 10-240] VHDL file C:/Users/arody/Documents/490/7seg_test/7seg_test.srcs/sources_1/new/7seg.vhd ignored due to errors
