Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Aug  6 09:41:48 2021
| Host         : Robins-Pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xillydemo_control_sets_placed.rpt
| Design       : xillydemo
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   240 |
|    Minimum number of control sets                        |   240 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   473 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   240 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |    27 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |    11 |
| >= 16              |   127 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             492 |          177 |
| No           | No                    | Yes                    |              20 |           10 |
| No           | Yes                   | No                     |             282 |          135 |
| Yes          | No                    | No                     |            2145 |          609 |
| Yes          | No                    | Yes                    |            1965 |          933 |
| Yes          | Yes                   | No                     |             663 |          197 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                Clock Signal                                |                                                                                       Enable Signal                                                                                       |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0768_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                   |                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_inv                                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_packet_inv                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_41_o_inv1_0                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_43_o_inv1_0                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_45_o_inv1_0                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o                                                                                                          |                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0365_inv                                                                                                                                     |                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                 | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0668_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0626_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                 |                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0714_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0605_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_142_o2                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/messages_ins/_n0541                                                                                                             |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o                                                                              |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0590_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0582_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT31                                                                                                 |                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                                                                    |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0602_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0587_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                         |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0192                                                                                       |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv                                                                                                                               |                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0568_inv                                                                                                                                    |                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_120_o                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0425                                                                                                   |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/srst                                                                                                                                              |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o                                                                                                         |                                                                                                                                                                |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/address0                                                                                                                                                                 | xillybus_ins/FSM_sequential_state_reg[1]                                                                                                                       |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_quiesce                                                                                                     |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/_n0158_inv                                                                                                                       |                                                                                                                                                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_271_o                                                                            |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                                                                     |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_quiesce                                                                                                     |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                     |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0597_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                |                                                                                                                                                                |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                              |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_slave_ins/rd_state_FSM_FFd2-In                                                                                                                        |                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0121_inv                                                                                                                                  |                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/ram_addr[5]_i_1_n_0                                                                                                                                                      | xillybus_ins/rst                                                                                                                                               |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                   |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/idt_rden                                                                                                                                    | xillybus_ins/xillybus_core_ins/idt_ins/idt_req_idt_busy_AND_7_o                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/md4_core_inst/nx23539z1                                                                                                                                                  | xillybus_ins/rst                                                                                                                                               |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/user_wstrb[2]                                                                                                                    |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0339_inv                                                                                                                                  |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                      |                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0336_inv                                                                                                                                  |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]       |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0638_inv                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0437                                                                                                   |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/user_r_mem_8_rden_w                                                                                                                                        |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/user_wstrb[0]                                                                                                                    |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/user_wstrb[1]                                                                                                                    |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/user_wstrb[3]                                                                                                                    |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1006_inv2                                                                                                                              |                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/user_w_mem_8_wren_w                                                                                                                                        |                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o                                                                              |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                     |                6 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                4 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0374_inv                                                                                                                           |                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |                5 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/S_AXI_ARESETN_inv                                                                                     |                5 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0548_inv                                                                                                                          |                                                                                                                                                                |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_268_o_inv                                                                                                 |                                                                                                                                                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                         |                                                                                                                                                                |                6 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0557_inv                                                                                                                          |                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable1                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0373_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable1                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1                                                                                                             |                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5                                                                                                             |                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6                                                                                                             |                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4                                                                                                             |                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl                                                                                                              |                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7                                                                                                             |                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_248_o_inv                                                                                               |                                                                                                                                                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2                                                                                                             |                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d                                                                                                                          | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3                                                                                                             |                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d                                                                                                                            | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                     |                6 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                     |                7 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                                         |                                                                                                                                                                |                8 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               | xillybus_ins/xillybus_core_ins/messages_ins/_n0542                                                                                                             |                6 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                |                2 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                |                2 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0913_inv                                                                                                                               |                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                              |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_217_o_inv                                                                                              |                                                                                                                                                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0891_inv                                                                                                                               |                                                                                                                                                                |                2 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                |                6 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1040_inv                                                                                                                               |                                                                                                                                                                |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0378_inv                                                                                                                           |                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                         |                                                                                                                                                                |                6 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable1                                                                                      |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0874_inv                                                                                                                               |                                                                                                                                                                |                6 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0783                                                                                                                                   |                                                                                                                                                                |                7 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                |                3 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0902_inv                                                                                                                               |                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_32_from_md4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                             | xillybus_ins/rst                                                                                                                                               |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_32_from_md4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             | xillybus_ins/rst                                                                                                                                               |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o                                                                                                         |                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o                                                                                                         |                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_32_to_md4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                               | xillybus_ins/rst                                                                                                                                               |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_32_to_md4/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | xillybus_ins/rst                                                                                                                                               |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0172_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                4 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0946_inv                                                                                                                               |                                                                                                                                                                |                6 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       | xillybus_ins/srst                                                                                                                                              |                6 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                |                9 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                |                7 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                       | xillybus_ins/srst                                                                                                                                              |                4 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_148_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                5 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                              |               11 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n01361                                                                                                                                        |                                                                                                                                                                |                4 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/rst                                                                                                                                               |               14 |             28 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1076_inv                                                                                                                               |                                                                                                                                                                |                8 |             30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/md4_core_inst/nx46250z1                                                                                                                                                  |                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/md4_core_inst/nx5408z1                                                                                                                                                   |                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/md4_core_inst/nx64161z1                                                                                                                                                  | xillybus_ins/rst                                                                                                                                               |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv                                                                                                              |                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_146_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_144_o2                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_150_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0176_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv                                                                                                              |                                                                                                                                                                |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/Clock_cycles                                                                                                                                                             | xillybus_ins/rst                                                                                                                                               |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[40]_22                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[1]_46                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[30]_4                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               24 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[42]_0                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[37]_20                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/array_full0                                                                                                                                                              | xillybus_ins/rst                                                                                                                                               |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[16]_43                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               20 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[31]_41                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               26 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0180_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[12]_7                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[34]_1                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[2]_45                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[14]_30                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               18 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[38]_32                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               17 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0571_inv                                                                                                                                    |                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[43]_3                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[45]_19                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               17 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[23]_11                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               25 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[27]_5                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               23 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[28]_27                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               24 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[19]_36                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               25 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[17]_16                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               19 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[39]_9                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[24]_10                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               21 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[0][31]_i_1_n_0                                                                                                                                               | xillybus_ins/rst                                                                                                                                               |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[15]_44                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[18]_42                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               20 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[10]_12                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[29]_26                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               26 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[36]_24                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[41]_18                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[44]_23                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               20 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[11]_8                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[13]_6                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[25]_21                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               19 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[20]_29                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               22 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[32]_25                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               16 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[21]_28                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               19 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[33]_17                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[35]_35                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[22]_33                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               21 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[26]_2                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               20 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[6]_34                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[46]_31                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               24 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[3]_39                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[7]_15                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               19 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[5]_37                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               16 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[9]_13                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               21 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[4]_38                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[47]_40                                                                                                                                                       | xillybus_ins/rst                                                                                                                                               |               24 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/core_rounds_done0                                                                                                                                                        | xillybus_ins/FSM_sequential_state_reg[0]                                                                                                                       |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/data0                                                                                                                                                                    | md4_core_handler/data[31]_i_1_n_0                                                                                                                              |               31 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/hashout[31]_i_1_n_0                                                                                                                                                      | xillybus_ins/rst                                                                                                                                               |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0333_inv                                                                                                                                  |                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o                                                                                                               |                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1006_inv                                                                                                                               |                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_94_o                                                                                           |                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_98_o                                                                                                       |                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid                                                                                                                             |                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]2                                                                                                |                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_120_o                                                                                                            |                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/user_w_write_32_wren_w                                                                                                                                     |                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0605_inv                                                                                                                                  |                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/_n0143                                                                                                                           |                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/user_rden                                                                                                                        |                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/md4_core_inst/nx43216z1                                                                                                                                                  |                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/md4_core_inst/nx44650z2                                                                                                                                                  | xillybus_ins/rst                                                                                                                                               |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/md4_core_inst/nx44940z1                                                                                                                                                  |                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/cache_array[8]_14                                                                                                                                                        | xillybus_ins/rst                                                                                                                                               |               20 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                |                9 |             34 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                |                9 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0921_inv                                                                                                                               |                                                                                                                                                                |               12 |             37 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0357_inv                                                                                                                           |                                                                                                                                                                |               11 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/counter0                                                                                                                                                                 | md4_core_handler/counter[31]_i_1_n_0                                                                                                                           |                9 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0246_inv                                                                                                                                  |                                                                                                                                                                |               16 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0460_inv                                                                                                                          |                                                                                                                                                                |               13 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0977_inv                                                                                                                               |                                                                                                                                                                |               15 |             40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/U0/_n01501_cepot                                                                                                                    |                                                                                                                                                                |               12 |             41 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0755                                                                                                                                   |                                                                                                                                                                |               12 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_wen                                                                                                                              |                                                                                                                                                                |                6 |             44 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                |                8 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                |                8 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0348_inv                                                                                                                                  |                                                                                                                                                                |               16 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                |                9 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                |                9 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                                |                9 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                |               10 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               |                                                                                                                                                                |               16 |             49 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_172_o                                                                                                              |                                                                                                                                                                |               13 |             68 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1104_inv                                                                                                                               |                                                                                                                                                                |               26 |             69 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_from_wr                                                                                                                            |                                                                                                                                                                |               32 |             94 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/int_msg_md4                                                                                                                                                              | xillybus_ins/rst                                                                                                                                               |               29 |            128 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/md4_core_inst/nx29646z1                                                                                                                                                  |                                                                                                                                                                |               27 |            128 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | md4_core_handler/md4_core_inst/nx28524z1                                                                                                                                                  | xillybus_ins/rst                                                                                                                                               |               21 |            128 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                            |               74 |            157 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                                           |                                                                                                                                                                |              178 |            496 |
+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


