Fitter Place Stage Report for quartus_compile
Wed Apr  5 00:07:16 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Non-Global High Fan-Out Signals
  6. Fitter RAM Summary
  7. Fitter Physical RAM Information
  8. Fitter DSP Block Usage Summary
  9. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-------------------------------------------------------------+----------------------+-------+
; Resource                                                    ; Usage                ; %     ;
+-------------------------------------------------------------+----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 784 / 427,200        ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 784                  ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 958 / 427,200        ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 417                  ;       ;
;         [b] ALMs used for LUT logic                         ; 141                  ;       ;
;         [c] ALMs used for registers                         ; 350                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 50                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 326 / 427,200        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 152 / 427,200        ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                    ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ;       ;
;         [c] Due to LAB input limits                         ; 0                    ;       ;
;         [d] Due to virtual I/Os                             ; 152                  ;       ;
;                                                             ;                      ;       ;
; Difficulty packing design                                   ; Low                  ;       ;
;                                                             ;                      ;       ;
; Total LABs:  partially or completely used                   ; 189 / 42,720         ; < 1 % ;
;     -- Logic LABs                                           ; 184                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 5                    ;       ;
;                                                             ;                      ;       ;
; Combinational ALUT usage for logic                          ; 1,037                ;       ;
;     -- 7 input functions                                    ; 0                    ;       ;
;     -- 6 input functions                                    ; 114                  ;       ;
;     -- 5 input functions                                    ; 64                   ;       ;
;     -- 4 input functions                                    ; 108                  ;       ;
;     -- <=3 input functions                                  ; 751                  ;       ;
; Combinational ALUT usage for route-throughs                 ; 662                  ;       ;
; Memory ALUT usage                                           ; 23                   ;       ;
;     -- 64-address deep                                      ; 0                    ;       ;
;     -- 32-address deep                                      ; 23                   ;       ;
;                                                             ;                      ;       ;
;                                                             ;                      ;       ;
; Dedicated logic registers                                   ; 1,766                ;       ;
;     -- By type:                                             ;                      ;       ;
;         -- Primary logic registers                          ; 1,532 / 854,400      ; < 1 % ;
;         -- Secondary logic registers                        ; 234 / 854,400        ; < 1 % ;
;     -- By function:                                         ;                      ;       ;
;         -- Design implementation registers                  ; 1,766                ;       ;
;         -- Routing optimization registers                   ; 0                    ;       ;
;                                                             ;                      ;       ;
; ALMs adjustment for power estimation                        ; 174                  ;       ;
;                                                             ;                      ;       ;
; Virtual pins                                                ; 304                  ;       ;
; I/O pins                                                    ; 0 / 928              ; 0 %   ;
;     -- Clock pins                                           ; 0 / 52               ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 203              ; 0 %   ;
;                                                             ;                      ;       ;
; M20K blocks                                                 ; 5 / 2,713            ; < 1 % ;
; Total MLAB memory bits                                      ; 146                  ;       ;
; Total block memory bits                                     ; 75,776 / 55,562,240  ; < 1 % ;
; Total block memory implementation bits                      ; 102,400 / 55,562,240 ; < 1 % ;
;                                                             ;                      ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 1 / 1,518            ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                    ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 1                    ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                    ;       ;
;                                                             ;                      ;       ;
; IOPLLs                                                      ; 0 / 16               ; 0 %   ;
; FPLLs                                                       ; 0 / 32               ; 0 %   ;
; Global signals                                              ; 1                    ;       ;
;     -- Global clocks                                        ; 1 / 32               ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 16               ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 384              ; 0 %   ;
; JTAGs                                                       ; 0 / 1                ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4                ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 96               ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 96               ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 96               ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 96               ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 96               ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 96               ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 32               ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16               ; 0 %   ;
; Maximum fan-out                                             ; 1961                 ;       ;
; Highest non-global fan-out                                  ; 641                  ;       ;
; Total fan-out                                               ; 10334                ;       ;
; Average fan-out                                             ; 3.16                 ;       ;
+-------------------------------------------------------------+----------------------+-------+
The Fitter Resource Usage Summary report displays a detailed analysis of logic utilization based on calculations of ALM usage. Refer to <a class="xref" href="https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#mapIdTopics/mwh1465496451103.htm" target="_blank">Fitter Resource Usage Summary Report</a> in the <i>Intel® Quartus® Prime Pro Edition Help</i> for more information.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                            ; 784.0 (152.0)        ; 956.5 (131.5)                    ; 324.5 (131.5)                                     ; 152.0 (152.0)                    ; 50.0 (0.0)           ; 1037 (0)            ; 1766 (305)                ; 0 (0)         ; 75776             ; 5     ; 1          ; 0    ; 304          ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; quartus_compile                                                  ; altera_work  ;
;    |histogram_inst|                                                                                                          ; 632.0 (0.5)          ; 825.0 (0.5)                      ; 193.0 (0.0)                                       ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 1037 (1)            ; 1461 (0)                  ; 0 (0)         ; 75776             ; 5     ; 1          ; 0    ; 0            ; 0 (0)  ; histogram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; histogram                                                        ; histogram    ;
;       |histogram_internal_inst|                                                                                              ; 631.5 (0.0)          ; 824.5 (0.0)                      ; 193.0 (0.0)                                       ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 1036 (0)            ; 1461 (0)                  ; 0 (0)         ; 75776             ; 5     ; 1          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; histogram_internal                                               ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                        ; 24.2 (0.0)           ; 74.3 (0.0)                       ; 50.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 229 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; histogram_internal_ic_5272295805250791862                        ; N/A          ;
;             |dp[0].dp|                                                                                                       ; 5.0 (5.0)            ; 49.1 (49.1)                      ; 44.1 (44.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 134 (134)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[1].dp|                                                                                                       ; 19.2 (19.2)          ; 25.3 (25.3)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_arb_pipeline_reg                                             ; N/A          ;
;          |histogram_internal|                                                                                                ; 575.1 (0.3)          ; 700.6 (0.3)                      ; 125.5 (0.0)                                       ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 974 (1)             ; 1143 (0)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; histogram_function_wrapper                                       ; N/A          ;
;             |thehistogram_function|                                                                                          ; 574.8 (0.0)          ; 700.3 (0.0)                      ; 125.5 (0.0)                                       ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 973 (0)             ; 1143 (0)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; histogram_function                                               ; N/A          ;
;                |thebb_histogram_B1_start|                                                                                    ; 50.8 (0.0)           ; 83.2 (0.0)                       ; 32.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 191 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; histogram_bb_B1_start                                            ; N/A          ;
;                   |thebb_histogram_B1_start_stall_region|                                                                    ; 50.8 (0.0)           ; 83.2 (0.0)                       ; 32.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 191 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                             ; histogram_bb_B1_start_stall_region                               ; N/A          ;
;                      |thehistogram_B1_start_merge_reg|                                                                       ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thehistogram_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                             ; histogram_B1_start_merge_reg                                     ; N/A          ;
;                      |thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|                                   ; 26.0 (0.0)           ; 57.8 (0.0)                       ; 31.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x                                                                                                                                                                                                                                                                                                                                         ; histogram_i_iord_bl_call_unnamed_histogram2_histogram0           ; N/A          ;
;                         |theiord|                                                                                            ; 26.0 (0.0)           ; 57.8 (0.0)                       ; 31.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                 ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                       ; 26.0 (0.0)           ; 57.8 (0.0)                       ; 31.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                       ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                  ; 26.0 (26.0)          ; 57.8 (57.8)                      ; 31.8 (31.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (95)             ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_iord_bl_call_histogram_unnamed_histogram2_histogram2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                           ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_i32_unnamed_histogram4_histogram5|                                          ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_histogram4_histogram5                                                                                                                                                                                                                                                                                                                                                ; histogram_i_llvm_fpga_ffwd_source_i32_unnamed_4_histogram0       ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_i32_unnamed_histogram4_histogram1|                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_histogram4_histogram5|thei_llvm_fpga_ffwd_source_i32_unnamed_histogram4_histogram1                                                                                                                                                                                                                                                                                   ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_histogram3_histogram4|                                     ; 15.5 (0.0)           ; 15.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_histogram3_histogram4                                                                                                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_histogram0  ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_histogram3_histogram1|                                  ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_histogram3_histogram4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_histogram3_histogram1                                                                                                                                                                                                                                                                         ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|                                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1                                                                                                                                                                                                                                                                                                                                                      ; histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_0             ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1                                                                                                                                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg|                                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B1_start|thebb_histogram_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_histogram1_reg                                                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg         ; N/A          ;
;                |thebb_histogram_B2|                                                                                          ; 75.6 (0.0)           ; 77.3 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 147 (0)             ; 140 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_bb_B2                                                  ; N/A          ;
;                   |thebb_histogram_B2_stall_region|                                                                          ; 75.6 (38.8)          ; 77.3 (39.3)                      ; 1.7 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 147 (140)           ; 140 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_bb_B2_stall_region                                     ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_i32_n2514_histogram6|                                                         ; 9.2 (0.0)            ; 9.7 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n2514_histogram6                                                                                                                                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_ffwd_dest_i32_n2514_0                      ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_i32_n2514_histogram1|                                                      ; 9.2 (9.2)            ; 9.7 (9.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n2514_histogram6|thei_llvm_fpga_ffwd_dest_i32_n2514_histogram1                                                                                                                                                                                                                                                                                                                             ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_i32_n2515_histogram3|                                                         ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n2515_histogram3                                                                                                                                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_ffwd_dest_i32_n2515_0                      ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_i32_n2515_histogram1|                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n2515_histogram3|thei_llvm_fpga_ffwd_dest_i32_n2515_histogram1                                                                                                                                                                                                                                                                                                                             ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_i32_n2516_histogram0|                                                         ; 9.0 (0.0)            ; 9.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n2516_histogram0                                                                                                                                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_ffwd_dest_i32_n2516_0                      ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_i32_n2516_histogram1|                                                      ; 9.0 (9.0)            ; 9.5 (9.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_dest_i32_n2516_histogram0|thei_llvm_fpga_ffwd_dest_i32_n2516_histogram1                                                                                                                                                                                                                                                                                                                             ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11|                                          ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11                                                                                                                                                                                                                                                                                                                                                            ; histogram_i_llvm_fpga_ffwd_source_i1_unnamed_5_histogram0        ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram1|                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram11|thei_llvm_fpga_ffwd_source_i1_unnamed_histogram5_histogram1                                                                                                                                                                                                                                                                                                ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|                                         ; 8.3 (0.0)            ; 8.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12                                                                                                                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_ffwd_source_i33_unnamed_6_histogram0       ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1|                                       ; 8.3 (8.3)            ; 8.5 (8.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2|thebb_histogram_B2_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram12|thei_llvm_fpga_ffwd_source_i33_unnamed_histogram6_histogram1                                                                                                                                                                                                                                                                                              ; acl_ffwdsrc                                                      ; N/A          ;
;                |thebb_histogram_B2_sr_0_aunroll_x|                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; histogram_bb_B2_sr_0                                             ; N/A          ;
;                |thebb_histogram_B3|                                                                                          ; 234.0 (0.0)          ; 256.4 (0.0)                      ; 22.4 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 356 (0)             ; 358 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_bb_B3                                                  ; N/A          ;
;                   |thebb_histogram_B3_stall_region|                                                                          ; 231.8 (0.0)          ; 254.4 (0.0)                      ; 22.6 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 352 (0)             ; 357 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_bb_B3_stall_region                                     ; N/A          ;
;                      |thehistogram_B3_merge_reg_aunroll_x|                                                                   ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thehistogram_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; histogram_B3_merge_reg                                           ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|                                 ; 230.8 (0.3)          ; 253.3 (0.5)                      ; 22.4 (0.2)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 351 (1)             ; 355 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x                                                                                                                                                                                                                                                                                                                                                   ; histogram_i_sfc_s_c0_in_for_body_s_c0_enter582_histogram1        ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|                ; 21.3 (0.3)           ; 27.3 (0.5)                       ; 6.0 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x                                                                                                                                                                                                                                                               ; histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit60_histogram0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|   ; 18.0 (0.0)           ; 23.8 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x                                                                                                                                                                 ; histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000histogram1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|                    ; 18.0 (0.0)           ; 23.8 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                ; 18.0 (2.0)           ; 23.8 (2.8)                       ; 5.8 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                    ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated         ; dpram_oa42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_full_detector|         ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_full_detector                                                                                                                                                                       ; histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000ogram1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_full_detector|      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_full_detector                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|                        ; 209.2 (31.9)         ; 225.4 (38.2)                     ; 16.3 (6.4)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 329 (50)            ; 322 (78)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x                                                                                                                                                                                                                                                                       ; histogram_i_sfc_logic_s_c0_in_for_body_s_c0_enter582_histogram0  ; N/A          ;
;                            |i_masked51_histogram34_delay|                                                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|i_masked51_histogram34_delay                                                                                                                                                                                                                                          ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist6_i_arrayidx1_histogram0_shift_join_x_q_5_mem_dmem|                                        ; 10.2 (0.0)           ; 11.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_mem_dmem                                                                                                                                                                                                              ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                               ; 10.2 (0.0)           ; 11.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_mem_dmem|auto_generated                                                                                                                                                                                               ; altera_syncram_ni62                                              ; N/A          ;
;                                  |altsyncram1|                                                                               ; 10.2 (10.2)          ; 11.0 (11.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                   ; altsyncram_a6a4                                                  ; N/A          ;
;                            |thei_conv_histogram19|                                                                           ; 142.0 (140.8)        ; 144.3 (143.3)                    ; 2.3 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 241 (241)           ; 178 (174)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19                                                                                                                                                                                                                                                 ; histogram_flt_i_sfc_logic_s_c0_in_for_bo00006uq0cp0ju20cp0jo0ouz ; N/A          ;
;                               |inIsZero_uid12_block_rsrvd_fix_delay|                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|inIsZero_uid12_block_rsrvd_fix_delay                                                                                                                                                                                                            ; dspba_delay_ver                                                  ; N/A          ;
;                               |sticky_uid20_block_rsrvd_fix_delay|                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|sticky_uid20_block_rsrvd_fix_delay                                                                                                                                                                                                              ; dspba_delay_ver                                                  ; N/A          ;
;                               |vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_delay|                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|vCount_uid44_lzcShifterZ1_uid10_block_rsrvd_fix_delay                                                                                                                                                                                           ; dspba_delay_ver                                                  ; N/A          ;
;                               |vCount_uid56_lzcShifterZ1_uid10_block_rsrvd_fix_delay|                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_conv_histogram19|vCount_uid56_lzcShifterZ1_uid10_block_rsrvd_fix_delay                                                                                                                                                                                           ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_4_histogram21|                                                         ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_mem_memdep_4_histogram21                                                                                                                                                                                                                               ; histogram_i_llvm_fpga_mem_memdep_4_0                             ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_4_histogram1|                                                       ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_mem_memdep_4_histogram21|thei_llvm_fpga_mem_memdep_4_histogram1                                                                                                                                                                                        ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_mem_memdep_4_histogram21|thei_llvm_fpga_mem_memdep_4_histogram1|pipelined_write                                                                                                                                                                        ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_histogram17|                                                           ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_mem_memdep_histogram17                                                                                                                                                                                                                                 ; histogram_i_llvm_fpga_mem_memdep_0                               ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_histogram1|                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_mem_memdep_histogram17|thei_llvm_fpga_mem_memdep_histogram1                                                                                                                                                                                            ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_mem_memdep_histogram17|thei_llvm_fpga_mem_memdep_histogram1|pipelined_write                                                                                                                                                                            ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going42_histogram6|                                                 ; 3.4 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going42_histogram6                                                                                                                                                                                                                       ; histogram_i_llvm_fpga_pipeline_keep_going42_0                    ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going42_histogram1|                                              ; 3.4 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going42_histogram6|thei_llvm_fpga_pipeline_keep_going42_histogram1                                                                                                                                                                       ; acl_pipeline                                                     ; N/A          ;
;                                  |pop1|                                                                                      ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going42_histogram6|thei_llvm_fpga_pipeline_keep_going42_histogram1|pop1                                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                                  |pop2|                                                                                      ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going42_histogram6|thei_llvm_fpga_pipeline_keep_going42_histogram1|pop2                                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                      ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going42_histogram6|thei_llvm_fpga_pipeline_keep_going42_histogram1|push                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                            ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going42_histogram6|thei_llvm_fpga_pipeline_keep_going42_histogram1|push|staging_reg                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop10_histogram24|                                        ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop10_histogram24                                                                                                                                                                                                              ; histogram_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop10_0            ; N/A          ;
;                               |thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop10_histogram1|                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop10_histogram24|thei_llvm_fpga_pop_i11_fpga_indvars_iv_pop10_histogram1                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups45_pop13_histogram2|                                               ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups45_pop13_histogram2                                                                                                                                                                                                                     ; histogram_i_llvm_fpga_pop_i4_cleanups45_pop13_0                  ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups45_pop13_histogram1|                                            ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups45_pop13_histogram2|thei_llvm_fpga_pop_i4_cleanups45_pop13_histogram1                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33|                                      ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33                                                                                                                                                                                                            ; histogram_i_llvm_fpga_push_i11_fpga_indvars_iv_push10_0          ; N/A          ;
;                               |thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram1|                                    ; 3.4 (0.0)            ; 3.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram1                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram33|thei_llvm_fpga_push_i11_fpga_indvars_iv_push10_histogram1|fifo                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration44_histogram11|                                            ; 2.0 (0.0)            ; 2.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration44_histogram11                                                                                                                                                                                                                  ; histogram_i_llvm_fpga_push_i1_lastiniteration44_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration44_histogram1|                                          ; 2.0 (0.0)            ; 2.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration44_histogram11|thei_llvm_fpga_push_i1_lastiniteration44_histogram1                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                               ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration44_histogram11|thei_llvm_fpga_push_i1_lastiniteration44_histogram1|staging_reg                                                                                                                                                  ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond52_histogram28|                                                ; 8.4 (0.0)            ; 8.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond52_histogram28                                                                                                                                                                                                                      ; histogram_i_llvm_fpga_push_i1_notexitcond52_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond52_histogram1|                                              ; 8.4 (0.0)            ; 8.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond52_histogram28|thei_llvm_fpga_push_i1_notexitcond52_histogram1                                                                                                                                                                      ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 8.4 (1.1)            ; 8.4 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (3)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond52_histogram28|thei_llvm_fpga_push_i1_notexitcond52_histogram1|fifo                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                   ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond52_histogram28|thei_llvm_fpga_push_i1_notexitcond52_histogram1|fifo|fifo                                                                                                                                                            ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_023_push11_histogram14|                                                ; 3.4 (0.0)            ; 9.8 (0.0)                        ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i32_i_023_push11_histogram14                                                                                                                                                                                                                      ; histogram_i_llvm_fpga_push_i32_i_023_push11_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_023_push11_histogram1|                                              ; 3.4 (0.0)            ; 9.8 (0.0)                        ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i32_i_023_push11_histogram14|thei_llvm_fpga_push_i32_i_023_push11_histogram1                                                                                                                                                                      ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                               ; 3.4 (3.4)            ; 9.8 (9.8)                        ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i32_i_023_push11_histogram14|thei_llvm_fpga_push_i32_i_023_push11_histogram1|staging_reg                                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups45_push13_histogram31|                                            ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups45_push13_histogram31                                                                                                                                                                                                                  ; histogram_i_llvm_fpga_push_i4_cleanups45_push13_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups45_push13_histogram1|                                          ; 1.2 (0.3)            ; 1.2 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups45_push13_histogram31|thei_llvm_fpga_push_i4_cleanups45_push13_histogram1                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups45_push13_histogram31|thei_llvm_fpga_push_i4_cleanups45_push13_histogram1|fifo                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations40_push12_histogram9|                                         ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_initerations40_push12_histogram9                                                                                                                                                                                                               ; histogram_i_llvm_fpga_push_i4_initerations40_push12_0            ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations40_push12_histogram1|                                      ; 1.1 (0.2)            ; 1.1 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_initerations40_push12_histogram9|thei_llvm_fpga_push_i4_initerations40_push12_histogram1                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|thei_llvm_fpga_push_i4_initerations40_push12_histogram9|thei_llvm_fpga_push_i4_initerations40_push12_histogram1|fifo                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                   |thehistogram_B3_branch|                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_branch                                                                                                                                                                                                                                                                                                                                                                                                                                  ; histogram_B3_branch                                              ; N/A          ;
;                   |thehistogram_B3_merge|                                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thehistogram_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                   ; histogram_B3_merge                                               ; N/A          ;
;                |thebb_histogram_B3_sr_1_aunroll_x|                                                                           ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; histogram_bb_B3_sr_1                                             ; N/A          ;
;                |thebb_histogram_B4_sr_0_aunroll_x|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B4_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; histogram_bb_B4_sr_0                                             ; N/A          ;
;                |thebb_histogram_B5|                                                                                          ; 95.3 (0.0)           ; 128.4 (0.0)                      ; 33.1 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 138 (0)             ; 210 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_bb_B5                                                  ; N/A          ;
;                   |thebb_histogram_B5_stall_region|                                                                          ; 93.6 (0.0)           ; 126.9 (0.0)                      ; 33.2 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 134 (0)             ; 209 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_bb_B5_stall_region                                     ; N/A          ;
;                      |thehistogram_B5_merge_reg_aunroll_x|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thehistogram_B5_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; histogram_B5_merge_reg                                           ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|                               ; 92.6 (0.2)           ; 125.9 (0.2)                      ; 33.2 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 133 (1)             ; 207 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x                                                                                                                                                                                                                                                                                                                                                 ; histogram_i_sfc_s_c0_in_for_body10_s_c0_enter633_histogram1      ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|              ; 21.3 (0.5)           ; 27.5 (0.5)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit67_histogram0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x| ; 17.8 (0.0)           ; 24.0 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x                                                                                                                                                           ; histogram_i_llvm_fpga_sfc_exit_s_c0_out_0001histogram1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|                  ; 17.8 (0.0)           ; 24.0 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                ; 17.8 (1.8)           ; 24.0 (3.0)                       ; 6.2 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                    ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_oa42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_full_detector                                                                                                                                                                 ; histogram_i_llvm_fpga_sfc_exit_s_c0_out_0001ogram1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|                      ; 71.0 (26.9)          ; 98.1 (38.2)                      ; 27.1 (11.2)                                       ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 111 (66)            ; 174 (56)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x                                                                                                                                                                                                                                                                   ; histogram_i_sfc_logic_s_c0_in_for_body100000_enter633_histogram0 ; N/A          ;
;                            |i_masked32_histogram44_delay|                                                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|i_masked32_histogram44_delay                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist13_i_arrayidx167_histogram25_vt_join_q_4_mem_dmem|                                         ; 9.8 (0.0)            ; 10.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|redist13_i_arrayidx167_histogram25_vt_join_q_4_mem_dmem                                                                                                                                                                                                           ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                               ; 9.8 (0.0)            ; 10.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|redist13_i_arrayidx167_histogram25_vt_join_q_4_mem_dmem|auto_generated                                                                                                                                                                                            ; altera_syncram_1j62                                              ; N/A          ;
;                                  |altsyncram1|                                                                               ; 9.8 (9.8)            ; 10.5 (10.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|redist13_i_arrayidx167_histogram25_vt_join_q_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                ; altsyncram_k6a4                                                  ; N/A          ;
;                            |redist8_i_masked32_histogram44_q_9|                                                              ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|redist8_i_masked32_histogram44_q_9                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_add17_histogram28|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_add17_histogram28                                                                                                                                                                                                                                            ; histogram_flt_i_sfc_logic_s_c0_in_for_bo00003a0054c2a6344c246w65 ; N/A          ;
;                            |thei_llvm_fpga_mem_lm113_histogram27|                                                            ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_mem_lm113_histogram27                                                                                                                                                                                                                              ; histogram_i_llvm_fpga_mem_lm113_0                                ; N/A          ;
;                               |thei_llvm_fpga_mem_lm113_histogram1|                                                          ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_mem_lm113_histogram27|thei_llvm_fpga_mem_lm113_histogram1                                                                                                                                                                                          ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                            ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_mem_lm113_histogram27|thei_llvm_fpga_mem_lm113_histogram1|pipelined_read                                                                                                                                                                           ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_mem_lm1_histogram21|                                                              ; 1.8 (1.8)            ; 2.7 (2.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_mem_lm1_histogram21                                                                                                                                                                                                                                ; histogram_i_llvm_fpga_mem_lm1_0                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_lm92_histogram23|                                                             ; 0.0 (0.0)            ; 10.8 (10.8)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_mem_lm92_histogram23                                                                                                                                                                                                                               ; histogram_i_llvm_fpga_mem_lm92_0                                 ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going23_histogram6|                                                 ; 3.0 (0.0)            ; 3.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_histogram6                                                                                                                                                                                                                   ; histogram_i_llvm_fpga_pipeline_keep_going23_0                    ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going23_histogram1|                                              ; 3.0 (0.0)            ; 3.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_histogram6|thei_llvm_fpga_pipeline_keep_going23_histogram1                                                                                                                                                                   ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_histogram6|thei_llvm_fpga_pipeline_keep_going23_histogram1|pop2                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                      ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_histogram6|thei_llvm_fpga_pipeline_keep_going23_histogram1|push                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                            ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going23_histogram6|thei_llvm_fpga_pipeline_keep_going23_histogram1|push|staging_reg                                                                                                                                                  ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_122_pop15_histogram17|                                                  ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_pop_i32_i_122_pop15_histogram17                                                                                                                                                                                                                    ; histogram_i_llvm_fpga_pop_i32_i_122_pop15_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_122_pop15_histogram1|                                                ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_pop_i32_i_122_pop15_histogram17|thei_llvm_fpga_pop_i32_i_122_pop15_histogram1                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_initerations21_pop17_histogram7|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_pop_i4_initerations21_pop17_histogram7                                                                                                                                                                                                             ; histogram_i_llvm_fpga_pop_i4_initerations21_pop17_0              ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_initerations21_pop17_histogram1|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_pop_i4_initerations21_pop17_histogram7|thei_llvm_fpga_pop_i4_initerations21_pop17_histogram1                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration25_histogram11|                                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_histogram11                                                                                                                                                                                                              ; histogram_i_llvm_fpga_push_i1_lastiniteration25_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration25_histogram1|                                          ; 1.5 (0.2)            ; 1.5 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_histogram11|thei_llvm_fpga_push_i1_lastiniteration25_histogram1                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration25_histogram11|thei_llvm_fpga_push_i1_lastiniteration25_histogram1|fifo                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond33_histogram40|                                                ; 8.2 (0.0)            ; 8.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_histogram40                                                                                                                                                                                                                  ; histogram_i_llvm_fpga_push_i1_notexitcond33_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond33_histogram1|                                              ; 8.2 (0.0)            ; 8.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_histogram40|thei_llvm_fpga_push_i1_notexitcond33_histogram1                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 8.2 (0.3)            ; 8.8 (0.5)                        ; 0.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (1)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_histogram40|thei_llvm_fpga_push_i1_notexitcond33_histogram1|fifo                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                   ; 7.8 (7.8)            ; 8.3 (8.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_histogram40|thei_llvm_fpga_push_i1_notexitcond33_histogram1|fifo|fifo                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_122_push15_histogram32|                                                ; 3.6 (0.0)            ; 3.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i32_i_122_push15_histogram32                                                                                                                                                                                                                  ; histogram_i_llvm_fpga_push_i32_i_122_push15_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_122_push15_histogram1|                                              ; 3.6 (0.2)            ; 3.8 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i32_i_122_push15_histogram32|thei_llvm_fpga_push_i32_i_122_push15_histogram1                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 3.3 (3.3)            ; 3.6 (3.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i32_i_122_push15_histogram32|thei_llvm_fpga_push_i32_i_122_push15_histogram1|fifo                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i33_fpga_indvars_iv7_push14_histogram36|                                     ; 9.3 (0.0)            ; 9.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push14_histogram36                                                                                                                                                                                                       ; histogram_i_llvm_fpga_push_i33_fpga_indvars_iv7_push14_0         ; N/A          ;
;                               |thei_llvm_fpga_push_i33_fpga_indvars_iv7_push14_histogram1|                                   ; 9.3 (0.0)            ; 9.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push14_histogram36|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push14_histogram1                                                                                                                                            ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 9.3 (9.3)            ; 9.5 (9.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push14_histogram36|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push14_histogram1|fifo                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups26_push18_histogram43|                                            ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups26_push18_histogram43                                                                                                                                                                                                              ; histogram_i_llvm_fpga_push_i4_cleanups26_push18_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups26_push18_histogram1|                                          ; 1.1 (0.2)            ; 1.1 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups26_push18_histogram43|thei_llvm_fpga_push_i4_cleanups26_push18_histogram1                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups26_push18_histogram43|thei_llvm_fpga_push_i4_cleanups26_push18_histogram1|fifo                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations21_push17_histogram9|                                         ; 1.1 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i4_initerations21_push17_histogram9                                                                                                                                                                                                           ; histogram_i_llvm_fpga_push_i4_initerations21_push17_0            ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations21_push17_histogram1|                                      ; 1.1 (0.2)            ; 1.3 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i4_initerations21_push17_histogram9|thei_llvm_fpga_push_i4_initerations21_push17_histogram1                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|thei_llvm_fpga_push_i4_initerations21_push17_histogram9|thei_llvm_fpga_push_i4_initerations21_push17_histogram1|fifo                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                   |thehistogram_B5_branch|                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thehistogram_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                  ; histogram_B5_branch                                              ; N/A          ;
;                   |thehistogram_B5_merge|                                                                                    ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thehistogram_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                                   ; histogram_B5_merge                                               ; N/A          ;
;                |thebb_histogram_B5_sr_1_aunroll_x|                                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; histogram_bb_B5_sr_1                                             ; N/A          ;
;                |thebb_histogram_B6|                                                                                          ; 102.7 (0.0)          ; 135.2 (0.0)                      ; 32.5 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 208 (0)             ; 220 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_bb_B6                                                  ; N/A          ;
;                   |thebb_histogram_B6_stall_region|                                                                          ; 101.0 (0.0)          ; 133.3 (0.0)                      ; 32.3 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 204 (0)             ; 219 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_bb_B6_stall_region                                     ; N/A          ;
;                      |thehistogram_B6_merge_reg_aunroll_x|                                                                   ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thehistogram_B6_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; histogram_B6_merge_reg                                           ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|                               ; 100.2 (0.3)          ; 132.2 (0.5)                      ; 32.0 (0.2)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 203 (1)             ; 217 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x                                                                                                                                                                                                                                                                                                                                                 ; histogram_i_sfc_s_c0_in_for_body25_s_c0_enter714_histogram1      ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|              ; 21.3 (0.5)           ; 27.5 (0.5)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit75_histogram0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x| ; 17.8 (0.0)           ; 24.0 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x                                                                                                                                                           ; histogram_i_llvm_fpga_sfc_exit_s_c0_out_0002histogram1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|                  ; 17.8 (0.0)           ; 24.0 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                ; 17.8 (1.8)           ; 24.0 (3.0)                       ; 6.2 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                 ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                        ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                    ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_oa42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                       ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_full_detector                                                                                                                                                                 ; histogram_i_llvm_fpga_sfc_exit_s_c0_out_0002ogram1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|                      ; 78.5 (37.6)          ; 104.2 (51.7)                     ; 25.7 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 181 (106)           ; 184 (85)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x                                                                                                                                                                                                                                                                   ; histogram_i_sfc_logic_s_c0_in_for_body250000_enter714_histogram0 ; N/A          ;
;                            |i_masked_histogram31_delay|                                                                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|i_masked_histogram31_delay                                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_histogram8_histogram15|                                               ; 1.8 (0.0)            ; 12.6 (10.7)                      ; 10.8 (10.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 34 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_mem_unnamed_histogram8_histogram15                                                                                                                                                                                                                 ; histogram_i_llvm_fpga_mem_unnamed_8_histogram0                   ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_histogram8_histogram1|                                             ; 1.8 (0.0)            ; 1.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_mem_unnamed_histogram8_histogram15|thei_llvm_fpga_mem_unnamed_histogram8_histogram1                                                                                                                                                                ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                            ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_mem_unnamed_histogram8_histogram15|thei_llvm_fpga_mem_unnamed_histogram8_histogram1|pipelined_read                                                                                                                                                 ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_histogram9_histogram18|                                               ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_mem_unnamed_histogram9_histogram18                                                                                                                                                                                                                 ; histogram_i_llvm_fpga_mem_unnamed_9_histogram0                   ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_histogram9_histogram1|                                             ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_mem_unnamed_histogram9_histogram18|thei_llvm_fpga_mem_unnamed_histogram9_histogram1                                                                                                                                                                ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                           ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_mem_unnamed_histogram9_histogram18|thei_llvm_fpga_mem_unnamed_histogram9_histogram1|pipelined_write                                                                                                                                                ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going_histogram6|                                                   ; 3.9 (0.0)            ; 4.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_histogram6                                                                                                                                                                                                                     ; histogram_i_llvm_fpga_pipeline_keep_going_0                      ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going_histogram1|                                                ; 3.9 (0.0)            ; 4.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_histogram6|thei_llvm_fpga_pipeline_keep_going_histogram1                                                                                                                                                                       ; acl_pipeline                                                     ; N/A          ;
;                                  |pop1|                                                                                      ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_histogram6|thei_llvm_fpga_pipeline_keep_going_histogram1|pop1                                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                                  |pop2|                                                                                      ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_histogram6|thei_llvm_fpga_pipeline_keep_going_histogram1|pop2                                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                      ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_histogram6|thei_llvm_fpga_pipeline_keep_going_histogram1|push                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_histogram6|thei_llvm_fpga_pipeline_keep_going_histogram1|push|staging_reg                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i11_fpga_indvars_iv10_pop19_histogram21|                                      ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv10_pop19_histogram21                                                                                                                                                                                                        ; histogram_i_llvm_fpga_pop_i11_fpga_indvars_iv10_pop19_0          ; N/A          ;
;                               |thei_llvm_fpga_pop_i11_fpga_indvars_iv10_pop19_histogram1|                                    ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pop_i11_fpga_indvars_iv10_pop19_histogram21|thei_llvm_fpga_pop_i11_fpga_indvars_iv10_pop19_histogram1                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_220_pop20_histogram12|                                                  ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pop_i32_i_220_pop20_histogram12                                                                                                                                                                                                                    ; histogram_i_llvm_fpga_pop_i32_i_220_pop20_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_220_pop20_histogram1|                                                ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pop_i32_i_220_pop20_histogram12|thei_llvm_fpga_pop_i32_i_220_pop20_histogram1                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i4_cleanups_pop22_histogram2|                                                 ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop22_histogram2                                                                                                                                                                                                                   ; histogram_i_llvm_fpga_pop_i4_cleanups_pop22_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i4_cleanups_pop22_histogram1|                                              ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop22_histogram2|thei_llvm_fpga_pop_i4_cleanups_pop22_histogram1                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i11_fpga_indvars_iv10_push19_histogram30|                                    ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv10_push19_histogram30                                                                                                                                                                                                      ; histogram_i_llvm_fpga_push_i11_fpga_indvars_iv10_push19_0        ; N/A          ;
;                               |thei_llvm_fpga_push_i11_fpga_indvars_iv10_push19_histogram1|                                  ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv10_push19_histogram30|thei_llvm_fpga_push_i11_fpga_indvars_iv10_push19_histogram1                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv10_push19_histogram30|thei_llvm_fpga_push_i11_fpga_indvars_iv10_push19_histogram1|fifo                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration_histogram11|                                              ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11                                                                                                                                                                                                                ; histogram_i_llvm_fpga_push_i1_lastiniteration_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration_histogram1|                                            ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_histogram11|thei_llvm_fpga_push_i1_lastiniteration_histogram1|staging_reg                                                                                                                                                  ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond_histogram25|                                                  ; 8.9 (0.0)            ; 9.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_histogram25                                                                                                                                                                                                                    ; histogram_i_llvm_fpga_push_i1_notexitcond_0                      ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond_histogram1|                                                ; 8.9 (0.0)            ; 9.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_histogram25|thei_llvm_fpga_push_i1_notexitcond_histogram1                                                                                                                                                                      ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 8.9 (1.2)            ; 9.2 (1.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (3)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_histogram25|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo                                                                                                                                                                 ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                   ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_histogram25|thei_llvm_fpga_push_i1_notexitcond_histogram1|fifo|fifo                                                                                                                                                            ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_220_push20_histogram20|                                                ; 9.2 (0.0)            ; 9.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i32_i_220_push20_histogram20                                                                                                                                                                                                                  ; histogram_i_llvm_fpga_push_i32_i_220_push20_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_220_push20_histogram1|                                              ; 9.2 (0.2)            ; 9.4 (0.3)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i32_i_220_push20_histogram20|thei_llvm_fpga_push_i32_i_220_push20_histogram1                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 8.9 (8.9)            ; 9.1 (9.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i32_i_220_push20_histogram20|thei_llvm_fpga_push_i32_i_220_push20_histogram1|fifo                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_cleanups_push22_histogram28|                                              ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28                                                                                                                                                                                                                ; histogram_i_llvm_fpga_push_i4_cleanups_push22_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i4_cleanups_push22_histogram1|                                            ; 1.2 (0.2)            ; 1.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push22_histogram28|thei_llvm_fpga_push_i4_cleanups_push22_histogram1|fifo                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i4_initerations_push21_histogram9|                                           ; 1.1 (0.0)            ; 1.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push21_histogram9                                                                                                                                                                                                             ; histogram_i_llvm_fpga_push_i4_initerations_push21_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i4_initerations_push21_histogram1|                                        ; 1.1 (0.2)            ; 1.2 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push21_histogram9|thei_llvm_fpga_push_i4_initerations_push21_histogram1                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                      ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body25_histograms_c0_enter714_histogram0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push21_histogram9|thei_llvm_fpga_push_i4_initerations_push21_histogram1|fifo                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                   |thehistogram_B6_branch|                                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thehistogram_B6_branch                                                                                                                                                                                                                                                                                                                                                                                                                                  ; histogram_B6_branch                                              ; N/A          ;
;                   |thehistogram_B6_merge|                                                                                    ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thehistogram_B6_merge                                                                                                                                                                                                                                                                                                                                                                                                                                   ; histogram_B6_merge                                               ; N/A          ;
;                |thebb_histogram_B6_sr_1_aunroll_x|                                                                           ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; histogram_bb_B6_sr_1                                             ; N/A          ;
;                |thebb_histogram_B7|                                                                                          ; 4.3 (0.0)            ; 4.9 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_bb_B7                                                  ; N/A          ;
;                   |thebb_histogram_B7_stall_region|                                                                          ; 4.3 (0.0)            ; 4.9 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_bb_B7_stall_region                                     ; N/A          ;
;                      |thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|                                          ; 1.7 (0.0)            ; 1.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0                                                                                                                                                                                                                                                                                                                                                            ; histogram_i_iowr_bl_return_unnamed_histogram10_histogram0        ; N/A          ;
;                         |theiowr|                                                                                            ; 1.7 (0.0)            ; 1.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr                                                                                                                                                                                                                                                                                                                                                    ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                       ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_iowr_bl_return_histogram_unnamed_histogram10_histogram0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                          ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_histogram1|                                                 ; 2.7 (0.0)            ; 3.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1                                                                                                                                                                                                                                                                                                                                                                   ; histogram_i_llvm_fpga_push_token_i1_throttle_push_0              ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_histogram1|                                              ; 2.7 (0.0)            ; 3.1 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1                                                                                                                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                            ; 2.7 (2.7)            ; 3.1 (3.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7|thebb_histogram_B7_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|thei_llvm_fpga_push_token_i1_throttle_push_histogram1|fifo                                                                                                                                                                                                                                                                                                        ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_histogram_B7_sr_0_aunroll_x|                                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B7_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; histogram_bb_B7_sr_0                                             ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going23_histogram6_sr|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going23_histogram6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_i_llvm_fpga_pipeline_keep_going23_6_sr                 ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going42_histogram6_sr|                                                          ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going42_histogram6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; histogram_i_llvm_fpga_pipeline_keep_going42_6_sr                 ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_histogram6_sr|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thei_llvm_fpga_pipeline_keep_going_histogram6_sr                                                                                                                                                                                                                                                                                                                                                                                                                           ; histogram_i_llvm_fpga_pipeline_keep_going_6_sr                   ; N/A          ;
;                |theloop_limiter_histogram0|                                                                                  ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; histogram_loop_limiter_0                                         ; N/A          ;
;                   |thelimiter|                                                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_histogram1|                                                                                  ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; histogram_loop_limiter_1                                         ; N/A          ;
;                   |thelimiter|                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_histogram2|                                                                                  ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram2                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; histogram_loop_limiter_2                                         ; N/A          ;
;                   |thelimiter|                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|theloop_limiter_histogram2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                         ; -1.1 (-1.1)          ; 8.8 (8.8)                        ; 9.9 (9.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                              ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                               ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                           ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                            ; altera_syncram_9f82                                              ; N/A          ;
;                            |altsyncram1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 10240             ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                ; altsyncram_h1a4                                                  ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|                                                         ; 9.3 (9.3)            ; 13.8 (13.8)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (53)                   ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                              ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                               ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                           ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                            ; altera_syncram_9f82                                              ; N/A          ;
;                            |altsyncram1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                ; altsyncram_h1a4                                                  ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|                                                         ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                              ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                               ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                           ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                            ; altera_syncram_u592                                              ; N/A          ;
;                            |altsyncram1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                ; altsyncram_6oa4                                                  ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|                                                ; 19.2 (0.0)           ; 19.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; histogram_internal_ic_10295715645886237553                       ; N/A          ;
;             |a[0].a|                                                                                                         ; 19.2 (19.2)          ; 19.8 (19.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|                                                ; 4.5 (0.0)            ; 6.8 (0.0)                        ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; histogram_internal_ic_989345936481159714                         ; N/A          ;
;             |a[0].a|                                                                                                         ; 4.0 (4.0)            ; 6.0 (6.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_arb2                                                         ; N/A          ;
;             |s.s_endp|                                                                                                       ; 0.5 (0.0)            ; 0.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                         ; acl_ic_agent_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                         ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ic_agent_rrp                                                 ; N/A          ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                 ;
+-------------------------------------------------------+--------------------------+--------------------------+
; Statistic                                             ; |                        ; histogram_inst           ;
+-------------------------------------------------------+--------------------------+--------------------------+
; ALMs needed [=A-B+C]                                  ; 784.0 / 427200 ( < 1 % ) ; 632.0 / 427200 ( < 1 % ) ;
;     [A] ALMs used in final placement                  ; 956.5 / 427200 ( < 1 % ) ; 825.0 / 427200 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 324.5 / 427200 ( < 1 % ) ; 193.0 / 427200 ( < 1 % ) ;
;     [C] Estimate of ALMs unavailable                  ; 152.0 / 427200 ( < 1 % ) ; 0.0 / 427200 ( 0 % )     ;
; ALMs used for memory                                  ; 50.0                     ; 50.0                     ;
; Combinational ALUTs                                   ; 1037                     ; 1037                     ;
; Dedicated Logic Registers                             ; 1766 / 1708800 ( < 1 % ) ; 1461 / 1708800 ( < 1 % ) ;
; I/O Registers                                         ; 0                        ; 0                        ;
; Block Memory Bits                                     ; 75776                    ; 75776                    ;
; M20Ks                                                 ; 5 / 2713 ( < 1 % )       ; 5 / 2713 ( < 1 % )       ;
; DSP Blocks                                            ; 1 / 1518 ( < 1 % )       ; 1 / 1518 ( < 1 % )       ;
; Pins                                                  ; 0                        ; 0                        ;
; Virtual Pins                                          ; 304                      ; 0                        ;
; IOPLLs                                                ; 0                        ; 0                        ;
;                                                       ;                          ;                          ;
; Region Placement                                      ; -                        ; -                        ;
;                                                       ;                          ;                          ;
; Partition Ports                                       ;                          ;                          ;
;     -- Input Ports                                    ; 0                        ; 164                      ;
;     -- Output Ports                                   ; 0                        ; 140                      ;
;                                                       ;                          ;                          ;
; Connections                                           ;                          ;                          ;
;     -- Input Connections                              ; 2563                     ; 140                      ;
;     -- Registered Input Connections                   ; 907                      ; 134                      ;
;     -- Output Connections                             ; 140                      ; 2563                     ;
;     -- Registered Output Connections                  ; 140                      ; 2257                     ;
;                                                       ;                          ;                          ;
; Internal Connections                                  ;                          ;                          ;
;     -- Total Connections                              ; 3317                     ; 9925                     ;
;     -- Registered Connections                         ; 1189                     ; 6398                     ;
;                                                       ;                          ;                          ;
; External Connections                                  ;                          ;                          ;
;     -- |                                              ; 0                        ; 2703                     ;
;     -- histogram_inst                                 ; 2703                     ; 0                        ;
+-------------------------------------------------------+--------------------------+--------------------------+


+---------------------------------------------+
; Non-Global High Fan-Out Signals             ;
+----------------+---------+------------------+
; Name           ; Fan-Out ; Physical Fan-Out ;
+----------------+---------+------------------+
; sync_resetn[2] ; 641     ; 67               ;
+----------------+---------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                           ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_histograms_c0_exit60_histogram0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X103_Y84_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B3|thebb_histogram_B3_stall_region|thei_sfc_s_c0_in_for_body_histograms_c0_enter582_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_histograms_c0_enter582_histogram0_aunroll_x|redist6_i_arrayidx1_histogram0_shift_join_x_q_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 12           ; 3            ; 12           ; yes                    ; no                      ; no                     ; yes                     ; 36    ; 3                           ; 10                          ; 3                           ; 10                          ; 30                  ; 0           ; 1     ; None ; LAB_X105_Y82_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_histograms_c0_exit67_histogram0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X107_Y83_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B5|thebb_histogram_B5_stall_region|thei_sfc_s_c0_in_for_body10_histograms_c0_enter633_histogram1_aunroll_x|thei_sfc_logic_s_c0_in_for_body10_histograms_c0_enter633_histogram0_aunroll_x|redist13_i_arrayidx167_histogram25_vt_join_q_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 64           ; 2            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 128   ; 2                           ; 10                          ; 2                           ; 10                          ; 20                  ; 0           ; 1     ; None ; LAB_X103_Y79_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; histogram_inst|histogram_internal_inst|histogram_internal|thehistogram_function|thebb_histogram_B6|thebb_histogram_B6_stall_region|thei_sfc_s_c0_in_for_body25_histograms_c0_enter714_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body25_histograms_c0_exit75_histogram0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768   ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X111_Y82_N0                    ; Don't care          ;                 ;                 ;          ;                        ;                       ;
; histogram_inst|histogram_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                       ; M20K block ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 1024                        ; 9                           ; 1024                        ; 10                          ; 10240               ; 1           ; 0     ; None ; M20K_X106_Y82_N0                   ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; histogram_inst|histogram_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                       ; M20K block ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768 ; 1024                        ; 31                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None ; M20K_X106_Y76_N0, M20K_X106_Y77_N0 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                       ; M20K block ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 31                          ; 1024                        ; 32                          ; 32768               ; 2           ; 0     ; None ; M20K_X106_Y80_N0, M20K_X106_Y79_N0 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                          ;
+-----------------------+-------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                       ;
+-----------------------+-------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X106_Y82_N0      ; 10240                   ; 50.0                          ; histogram_inst|histogram_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y77_N0      ; 12288                   ; 60.0                          ; histogram_inst|histogram_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y79_N0      ; 12288                   ; 60.0                          ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y76_N0      ; 20480                   ; 100.0                         ; histogram_inst|histogram_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y80_N0      ; 20480                   ; 100.0                         ; histogram_inst|histogram_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM ;
+-----------------------+-------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+------------------------------------------+
; Fitter DSP Block Usage Summary           ;
+----------------------------+-------------+
; Statistic                  ; Number Used ;
+----------------------------+-------------+
; Floating Point Adder       ; 1           ;
; Total number of DSP blocks ; 1           ;
;                            ;             ;
+----------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 00:04:00 2023
    Info: System process ID: 132169
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/histogram/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:02
Info (18252): The Fitter is using Physical Synthesis.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during Global Placement is 1.77 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:56
Info (11888): Total time spent on timing analysis during Global Placement is 0.01 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Placement is 0.00 seconds.


