-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sampled_syms_i_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    sampled_syms_i_V_ce0 : OUT STD_LOGIC;
    sampled_syms_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    mean_i_1 : IN STD_LOGIC_VECTOR (17 downto 0);
    sampled_syms_q_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    sampled_syms_q_V_ce0 : OUT STD_LOGIC;
    sampled_syms_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    mean_q_V : IN STD_LOGIC_VECTOR (17 downto 0);
    var_q_accum_V_2_out : OUT STD_LOGIC_VECTOR (47 downto 0);
    var_q_accum_V_2_out_ap_vld : OUT STD_LOGIC;
    var_i_accum_V_2_out : OUT STD_LOGIC_VECTOR (47 downto 0);
    var_i_accum_V_2_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of qpsk_hls_top_qpsk_hls_top_Pipeline_SAMPLE_VAR_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln209_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln209_reg_324 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln209_reg_324_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal diff_i_V_fu_163_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal diff_i_V_reg_338 : STD_LOGIC_VECTOR (17 downto 0);
    signal diff_q_V_fu_168_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal diff_q_V_reg_344 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_29_fu_187_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal r_V_29_reg_350 : STD_LOGIC_VECTOR (51 downto 0);
    signal r_V_30_fu_207_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal r_V_30_reg_355 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln209_fu_152_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lhs_V_fu_58 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal lhs_V_2_fu_62 : STD_LOGIC_VECTOR (47 downto 0);
    signal i_fu_66 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln209_fu_146_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_i_8 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal r_V_fu_173_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal r_V_27_fu_193_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal lhs_V_1_fu_219_p3 : STD_LOGIC_VECTOR (57 downto 0);
    signal sext_ln1245_fu_227_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal ret_V_fu_230_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal lhs_V_3_fu_246_p3 : STD_LOGIC_VECTOR (57 downto 0);
    signal sext_ln1245_1_fu_254_p1 : STD_LOGIC_VECTOR (57 downto 0);
    signal ret_V_6_fu_257_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_mul_34s_18s_52_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (33 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component qpsk_hls_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_34s_18s_52_1_1_U74 : component qpsk_hls_top_mul_34s_18s_52_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 18,
        dout_WIDTH => 52)
    port map (
        din0 => r_V_fu_173_p3,
        din1 => diff_i_V_reg_338,
        dout => r_V_29_fu_187_p2);

    mul_34s_18s_52_1_1_U75 : component qpsk_hls_top_mul_34s_18s_52_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 34,
        din1_WIDTH => 18,
        dout_WIDTH => 52)
    port map (
        din0 => r_V_27_fu_193_p3,
        din1 => diff_q_V_reg_344,
        dout => r_V_30_fu_207_p2);

    flow_control_loop_pipe_sequential_init_U : component qpsk_hls_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln209_fu_140_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_66 <= add_ln209_fu_146_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_66 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    lhs_V_2_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    lhs_V_2_fu_62 <= ap_const_lv48_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    lhs_V_2_fu_62 <= ret_V_6_fu_257_p2(57 downto 10);
                end if;
            end if; 
        end if;
    end process;

    lhs_V_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    lhs_V_fu_58 <= ap_const_lv48_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    lhs_V_fu_58 <= ret_V_fu_230_p2(57 downto 10);
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                diff_i_V_reg_338 <= diff_i_V_fu_163_p2;
                diff_q_V_reg_344 <= diff_q_V_fu_168_p2;
                icmp_ln209_reg_324 <= icmp_ln209_fu_140_p2;
                icmp_ln209_reg_324_pp0_iter1_reg <= icmp_ln209_reg_324;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                r_V_29_reg_350 <= r_V_29_fu_187_p2;
                r_V_30_reg_355 <= r_V_30_fu_207_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln209_fu_146_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_8) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln209_fu_140_p2)
    begin
        if (((icmp_ln209_fu_140_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_66)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_8 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_i_8 <= i_fu_66;
        end if; 
    end process;

    diff_i_V_fu_163_p2 <= std_logic_vector(unsigned(sampled_syms_i_V_q0) - unsigned(mean_i_1));
    diff_q_V_fu_168_p2 <= std_logic_vector(unsigned(sampled_syms_q_V_q0) - unsigned(mean_q_V));
    icmp_ln209_fu_140_p2 <= "1" when (ap_sig_allocacmp_i_8 = ap_const_lv7_40) else "0";
    lhs_V_1_fu_219_p3 <= (lhs_V_fu_58 & ap_const_lv10_0);
    lhs_V_3_fu_246_p3 <= (lhs_V_2_fu_62 & ap_const_lv10_0);
    r_V_27_fu_193_p3 <= (diff_q_V_reg_344 & ap_const_lv16_0);
    r_V_fu_173_p3 <= (diff_i_V_reg_338 & ap_const_lv16_0);
    ret_V_6_fu_257_p2 <= std_logic_vector(unsigned(lhs_V_3_fu_246_p3) + unsigned(sext_ln1245_1_fu_254_p1));
    ret_V_fu_230_p2 <= std_logic_vector(unsigned(lhs_V_1_fu_219_p3) + unsigned(sext_ln1245_fu_227_p1));
    sampled_syms_i_V_address0 <= zext_ln209_fu_152_p1(6 - 1 downto 0);

    sampled_syms_i_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sampled_syms_i_V_ce0 <= ap_const_logic_1;
        else 
            sampled_syms_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sampled_syms_q_V_address0 <= zext_ln209_fu_152_p1(6 - 1 downto 0);

    sampled_syms_q_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sampled_syms_q_V_ce0 <= ap_const_logic_1;
        else 
            sampled_syms_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln1245_1_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_30_reg_355),58));

        sext_ln1245_fu_227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_29_reg_350),58));

    var_i_accum_V_2_out <= lhs_V_fu_58;

    var_i_accum_V_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln209_reg_324_pp0_iter1_reg)
    begin
        if (((icmp_ln209_reg_324_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            var_i_accum_V_2_out_ap_vld <= ap_const_logic_1;
        else 
            var_i_accum_V_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    var_q_accum_V_2_out <= lhs_V_2_fu_62;

    var_q_accum_V_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln209_reg_324_pp0_iter1_reg)
    begin
        if (((icmp_ln209_reg_324_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            var_q_accum_V_2_out_ap_vld <= ap_const_logic_1;
        else 
            var_q_accum_V_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln209_fu_152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_8),64));
end behav;
