Analysis & Synthesis report for automacao
Sat Feb 24 11:00:37 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: level_to_pulse:level_to_pulse_PG
 12. Parameter Settings for User Entity Instance: level_to_pulse:level_to_pulse_CH
 13. Parameter Settings for User Entity Instance: level_to_pulse:level_to_pulse_RO
 14. Parameter Settings for User Entity Instance: level_to_pulse:level_to_pulse_start
 15. Parameter Settings for User Entity Instance: fsm_producao:fsm_producao
 16. Parameter Settings for User Entity Instance: fsm_dispensador:fsm_dispensador_1
 17. Parameter Settings for User Entity Instance: bandeja:bandeja_1|counter:counter_unidades
 18. Parameter Settings for User Entity Instance: bandeja:bandeja_1|counter:counter_dezenas
 19. Parameter Settings for User Entity Instance: dispensador:dispensador_1|counter:quantidade_rolhas
 20. Parameter Settings for User Entity Instance: duzias:duzias_1|counter:counter_duzias
 21. Parameter Settings for User Entity Instance: duzias:duzias_1|counter:counter_unidades
 22. Parameter Settings for User Entity Instance: duzias:duzias_1|counter:counter_dezenas
 23. Parameter Settings for User Entity Instance: counter:counter_display
 24. Parameter Settings for User Entity Instance: mux4x1:display_data_mux
 25. Port Connectivity Checks: "counter:counter_display"
 26. Port Connectivity Checks: "duzias:duzias_1|counter:counter_dezenas"
 27. Port Connectivity Checks: "duzias:duzias_1|counter:counter_unidades"
 28. Port Connectivity Checks: "duzias:duzias_1|counter:counter_duzias"
 29. Port Connectivity Checks: "dispensador:dispensador_1|counter:quantidade_rolhas"
 30. Port Connectivity Checks: "bandeja:bandeja_1|counter:counter_dezenas"
 31. Port Connectivity Checks: "bandeja:bandeja_1|counter:counter_unidades"
 32. Port Connectivity Checks: "fsm_dispensador:fsm_dispensador_1"
 33. Port Connectivity Checks: "fsm_producao:fsm_producao"
 34. Port Connectivity Checks: "t_flipflop:ON_OFF"
 35. Port Connectivity Checks: "level_to_pulse:level_to_pulse_start"
 36. Port Connectivity Checks: "t_flipflop:FF_RO"
 37. Port Connectivity Checks: "t_flipflop:FF_CH"
 38. Port Connectivity Checks: "t_flipflop:FF_PG"
 39. Port Connectivity Checks: "level_to_pulse:level_to_pulse_RO"
 40. Port Connectivity Checks: "level_to_pulse:level_to_pulse_CH"
 41. Port Connectivity Checks: "level_to_pulse:level_to_pulse_PG"
 42. Port Connectivity Checks: "debouncer:debouncer_start|t_flipflop:tff0"
 43. Port Connectivity Checks: "sync_freq_divider:sync_freq_divider_1|t_flipflop:tff0"
 44. Port Connectivity Checks: "sync_freq_divider:sync_freq_divider_1"
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Feb 24 11:00:37 2024          ;
; Quartus Prime Version       ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name               ; automacao                                      ;
; Top-level Entity Name       ; automacao                                      ;
; Family                      ; MAX II                                         ;
; Total logic elements        ; 133                                            ;
; Total pins                  ; 26                                             ;
; Total virtual pins          ; 0                                              ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                  ;
+-----------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM240T100C5       ;                    ;
; Top-level entity name                                            ; automacao          ; automacao          ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                     ;
+----------------------------------+-----------------+------------------------+------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path       ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------+---------+
; colune_decoder.v                 ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/colune_decoder.v    ;         ;
; fsm_producao.v                   ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/fsm_producao.v      ;         ;
; t_flipflop.v                     ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/t_flipflop.v        ;         ;
; sync_freq_divider.v              ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/sync_freq_divider.v ;         ;
; mux4x1.v                         ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/mux4x1.v            ;         ;
; level_to_pulse.v                 ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/level_to_pulse.v    ;         ;
; fsm_dispensador.v                ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/fsm_dispensador.v   ;         ;
; duzias.v                         ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/duzias.v            ;         ;
; display_decoder.v                ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/display_decoder.v   ;         ;
; dispensador.v                    ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/dispensador.v       ;         ;
; debouncer.v                      ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/debouncer.v         ;         ;
; counter.v                        ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/counter.v           ;         ;
; bandeja.v                        ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/bandeja.v           ;         ;
; automacao.v                      ; yes             ; User Verilog HDL File  ; C:/CD/CD_PBL_3/automacao.v         ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 133                   ;
;     -- Combinational with no register       ; 56                    ;
;     -- Register only                        ; 0                     ;
;     -- Combinational with a register        ; 77                    ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 65                    ;
;     -- 3 input functions                    ; 29                    ;
;     -- 2 input functions                    ; 28                    ;
;     -- 1 input functions                    ; 11                    ;
;     -- 0 input functions                    ; 0                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 133                   ;
;     -- arithmetic mode                      ; 0                     ;
;     -- qfbk mode                            ; 0                     ;
;     -- register cascade mode                ; 0                     ;
;     -- synchronous clear/load mode          ; 0                     ;
;     -- asynchronous clear/load mode         ; 48                    ;
;                                             ;                       ;
; Total registers                             ; 77                    ;
; I/O pins                                    ; 26                    ;
; Maximum fan-out node                        ; t_flipflop:ON_OFF|out ;
; Maximum fan-out                             ; 36                    ;
; Total fan-out                               ; 560                   ;
; Average fan-out                             ; 3.52                  ;
+---------------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                 ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                               ; Entity Name       ; Library Name ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------+-------------------+--------------+
; |automacao                                 ; 133 (3)     ; 77           ; 0          ; 26   ; 0            ; 56 (3)       ; 0 (0)             ; 77 (0)           ; 0 (0)           ; 0 (0)      ; |automacao                                                        ; automacao         ; work         ;
;    |bandeja:bandeja_1|                     ; 10 (1)      ; 8            ; 0          ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 8 (0)            ; 0 (0)           ; 0 (0)      ; |automacao|bandeja:bandeja_1                                      ; bandeja           ; work         ;
;       |counter:counter_dezenas|            ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |automacao|bandeja:bandeja_1|counter:counter_dezenas              ; counter           ; work         ;
;       |counter:counter_unidades|           ; 5 (5)       ; 4            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |automacao|bandeja:bandeja_1|counter:counter_unidades             ; counter           ; work         ;
;    |colune_decoder:colune_decoder_1|       ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |automacao|colune_decoder:colune_decoder_1                        ; colune_decoder    ; work         ;
;    |counter:counter_display|               ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |automacao|counter:counter_display                                ; counter           ; work         ;
;    |debouncer:debouncer_CH|                ; 8 (3)       ; 5            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (0)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_CH                                 ; debouncer         ; work         ;
;       |t_flipflop:tff0|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_CH|t_flipflop:tff0                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff1|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_CH|t_flipflop:tff1                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff2|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_CH|t_flipflop:tff2                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff3|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_CH|t_flipflop:tff3                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff4|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_CH|t_flipflop:tff4                 ; t_flipflop        ; work         ;
;    |debouncer:debouncer_PG|                ; 8 (3)       ; 5            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (0)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_PG                                 ; debouncer         ; work         ;
;       |t_flipflop:tff0|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_PG|t_flipflop:tff0                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff1|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_PG|t_flipflop:tff1                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff2|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_PG|t_flipflop:tff2                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff3|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_PG|t_flipflop:tff3                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff4|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_PG|t_flipflop:tff4                 ; t_flipflop        ; work         ;
;    |debouncer:debouncer_RO|                ; 8 (3)       ; 5            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (0)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_RO                                 ; debouncer         ; work         ;
;       |t_flipflop:tff0|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_RO|t_flipflop:tff0                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff1|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_RO|t_flipflop:tff1                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff2|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_RO|t_flipflop:tff2                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff3|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_RO|t_flipflop:tff3                 ; t_flipflop        ; work         ;
;       |t_flipflop:tff4|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_RO|t_flipflop:tff4                 ; t_flipflop        ; work         ;
;    |debouncer:debouncer_start|             ; 8 (3)       ; 5            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (0)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_start                              ; debouncer         ; work         ;
;       |t_flipflop:tff0|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_start|t_flipflop:tff0              ; t_flipflop        ; work         ;
;       |t_flipflop:tff1|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_start|t_flipflop:tff1              ; t_flipflop        ; work         ;
;       |t_flipflop:tff2|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_start|t_flipflop:tff2              ; t_flipflop        ; work         ;
;       |t_flipflop:tff3|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_start|t_flipflop:tff3              ; t_flipflop        ; work         ;
;       |t_flipflop:tff4|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|debouncer:debouncer_start|t_flipflop:tff4              ; t_flipflop        ; work         ;
;    |dispensador:dispensador_1|             ; 4 (1)       ; 3            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (0)            ; 0 (0)           ; 0 (0)      ; |automacao|dispensador:dispensador_1                              ; dispensador       ; work         ;
;       |counter:quantidade_rolhas|          ; 3 (3)       ; 3            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |automacao|dispensador:dispensador_1|counter:quantidade_rolhas    ; counter           ; work         ;
;    |display_decoder:display_decoder_1|     ; 11 (11)     ; 0            ; 0          ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |automacao|display_decoder:display_decoder_1                      ; display_decoder   ; work         ;
;    |duzias:duzias_1|                       ; 12 (0)      ; 12           ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; 0 (0)           ; 0 (0)      ; |automacao|duzias:duzias_1                                        ; duzias            ; work         ;
;       |counter:counter_dezenas|            ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |automacao|duzias:duzias_1|counter:counter_dezenas                ; counter           ; work         ;
;       |counter:counter_duzias|             ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |automacao|duzias:duzias_1|counter:counter_duzias                 ; counter           ; work         ;
;       |counter:counter_unidades|           ; 4 (4)       ; 4            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |automacao|duzias:duzias_1|counter:counter_unidades               ; counter           ; work         ;
;    |fsm_dispensador:fsm_dispensador_1|     ; 7 (7)       ; 2            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |automacao|fsm_dispensador:fsm_dispensador_1                      ; fsm_dispensador   ; work         ;
;    |fsm_producao:fsm_producao|             ; 6 (6)       ; 1            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|fsm_producao:fsm_producao                              ; fsm_producao      ; work         ;
;    |level_to_pulse:level_to_pulse_CH|      ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |automacao|level_to_pulse:level_to_pulse_CH                       ; level_to_pulse    ; work         ;
;    |level_to_pulse:level_to_pulse_PG|      ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |automacao|level_to_pulse:level_to_pulse_PG                       ; level_to_pulse    ; work         ;
;    |level_to_pulse:level_to_pulse_RO|      ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |automacao|level_to_pulse:level_to_pulse_RO                       ; level_to_pulse    ; work         ;
;    |level_to_pulse:level_to_pulse_start|   ; 2 (2)       ; 2            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |automacao|level_to_pulse:level_to_pulse_start                    ; level_to_pulse    ; work         ;
;    |mux4x1:display_data_mux|               ; 8 (8)       ; 0            ; 0          ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |automacao|mux4x1:display_data_mux                                ; mux4x1            ; work         ;
;    |sync_freq_divider:sync_freq_divider_1| ; 22 (5)      ; 17           ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1                  ; sync_freq_divider ; work         ;
;       |t_flipflop:tff0|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff0  ; t_flipflop        ; work         ;
;       |t_flipflop:tff10|                   ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff10 ; t_flipflop        ; work         ;
;       |t_flipflop:tff11|                   ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff11 ; t_flipflop        ; work         ;
;       |t_flipflop:tff12|                   ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff12 ; t_flipflop        ; work         ;
;       |t_flipflop:tff13|                   ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff13 ; t_flipflop        ; work         ;
;       |t_flipflop:tff14|                   ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff14 ; t_flipflop        ; work         ;
;       |t_flipflop:tff15|                   ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff15 ; t_flipflop        ; work         ;
;       |t_flipflop:tff16|                   ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff16 ; t_flipflop        ; work         ;
;       |t_flipflop:tff1|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff1  ; t_flipflop        ; work         ;
;       |t_flipflop:tff2|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff2  ; t_flipflop        ; work         ;
;       |t_flipflop:tff3|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff3  ; t_flipflop        ; work         ;
;       |t_flipflop:tff4|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff4  ; t_flipflop        ; work         ;
;       |t_flipflop:tff5|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff5  ; t_flipflop        ; work         ;
;       |t_flipflop:tff6|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff6  ; t_flipflop        ; work         ;
;       |t_flipflop:tff7|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff7  ; t_flipflop        ; work         ;
;       |t_flipflop:tff8|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff8  ; t_flipflop        ; work         ;
;       |t_flipflop:tff9|                    ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|sync_freq_divider:sync_freq_divider_1|t_flipflop:tff9  ; t_flipflop        ; work         ;
;    |t_flipflop:FF_CH|                      ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|t_flipflop:FF_CH                                       ; t_flipflop        ; work         ;
;    |t_flipflop:FF_PG|                      ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|t_flipflop:FF_PG                                       ; t_flipflop        ; work         ;
;    |t_flipflop:FF_RO|                      ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|t_flipflop:FF_RO                                       ; t_flipflop        ; work         ;
;    |t_flipflop:ON_OFF|                     ; 1 (1)       ; 1            ; 0          ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |automacao|t_flipflop:ON_OFF                                      ; t_flipflop        ; work         ;
+--------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 77    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; bandeja:bandeja_1|counter:counter_unidades|out[3]          ; 7       ;
; bandeja:bandeja_1|counter:counter_unidades|out[0]          ; 8       ;
; bandeja:bandeja_1|counter:counter_dezenas|out[1]           ; 6       ;
; dispensador:dispensador_1|counter:quantidade_rolhas|out[0] ; 4       ;
; dispensador:dispensador_1|counter:quantidade_rolhas|out[2] ; 3       ;
; duzias:duzias_1|counter:counter_duzias|out[0]              ; 5       ;
; duzias:duzias_1|counter:counter_duzias|out[3]              ; 3       ;
; duzias:duzias_1|counter:counter_duzias|out[1]              ; 4       ;
; Total number of inverted registers = 8                     ;         ;
+------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |automacao|mux4x1:display_data_mux|Mux1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: level_to_pulse:level_to_pulse_PG ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                      ;
; PULSE          ; 01    ; Unsigned Binary                                      ;
; PULSE_END      ; 10    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: level_to_pulse:level_to_pulse_CH ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                      ;
; PULSE          ; 01    ; Unsigned Binary                                      ;
; PULSE_END      ; 10    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: level_to_pulse:level_to_pulse_RO ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                      ;
; PULSE          ; 01    ; Unsigned Binary                                      ;
; PULSE_END      ; 10    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: level_to_pulse:level_to_pulse_start ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                                         ;
; PULSE          ; 01    ; Unsigned Binary                                         ;
; PULSE_END      ; 10    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_producao:fsm_producao ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; ENCHIMENTO     ; 0     ; Unsigned Binary                               ;
; VEDACAO        ; 1     ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_dispensador:fsm_dispensador_1 ;
+---------------------+-------+--------------------------------------------------+
; Parameter Name      ; Value ; Type                                             ;
+---------------------+-------+--------------------------------------------------+
; ESPERAR             ; 00    ; Unsigned Binary                                  ;
; ALARME              ; 01    ; Unsigned Binary                                  ;
; ACIONAR_DISPENSADOR ; 10    ; Unsigned Binary                                  ;
+---------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bandeja:bandeja_1|counter:counter_unidades ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                                                 ;
; START          ; 1001  ; Unsigned Binary                                                ;
; ENDING         ; 0000  ; Unsigned Binary                                                ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bandeja:bandeja_1|counter:counter_dezenas ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                                                ;
; START          ; 0010  ; Unsigned Binary                                               ;
; ENDING         ; 0000  ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dispensador:dispensador_1|counter:quantidade_rolhas ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATAWIDTH      ; 3     ; Signed Integer                                                          ;
; START          ; 101   ; Unsigned Binary                                                         ;
; ENDING         ; 000   ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: duzias:duzias_1|counter:counter_duzias ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                                             ;
; START          ; 1011  ; Unsigned Binary                                            ;
; ENDING         ; 0000  ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: duzias:duzias_1|counter:counter_unidades ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                                               ;
; START          ; 0000  ; Unsigned Binary                                              ;
; ENDING         ; 1001  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: duzias:duzias_1|counter:counter_dezenas ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                                              ;
; START          ; 0000  ; Unsigned Binary                                             ;
; ENDING         ; 1001  ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_display ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATAWIDTH      ; 2     ; Signed Integer                              ;
; START          ; 00    ; Unsigned Binary                             ;
; ENDING         ; 11    ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4x1:display_data_mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DATAWIDTH      ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:counter_display"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; down ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "duzias:duzias_1|counter:counter_dezenas" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; down ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "duzias:duzias_1|counter:counter_unidades" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; down ; Input ; Info     ; Stuck at GND                               ;
+------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "duzias:duzias_1|counter:counter_duzias" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; down ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispensador:dispensador_1|counter:quantidade_rolhas" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; down ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "bandeja:bandeja_1|counter:counter_dezenas" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; down ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "bandeja:bandeja_1|counter:counter_unidades" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; down ; Input ; Info     ; Stuck at VCC                                 ;
+------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_dispensador:fsm_dispensador_1"                                                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; next  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_producao:fsm_producao"                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; next  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "t_flipflop:ON_OFF" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; reset ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "level_to_pulse:level_to_pulse_start"                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; next  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "t_flipflop:FF_RO" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; reset ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+----------------------------------------------+
; Port Connectivity Checks: "t_flipflop:FF_CH" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; reset ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+----------------------------------------------+
; Port Connectivity Checks: "t_flipflop:FF_PG" ;
+-------+-------+----------+-------------------+
; Port  ; Type  ; Severity ; Details           ;
+-------+-------+----------+-------------------+
; reset ; Input ; Info     ; Stuck at VCC      ;
+-------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "level_to_pulse:level_to_pulse_RO"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; next  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "level_to_pulse:level_to_pulse_CH"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; next  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "level_to_pulse:level_to_pulse_PG"                                                                         ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; next  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:debouncer_start|t_flipflop:tff0" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; t    ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sync_freq_divider:sync_freq_divider_1|t_flipflop:tff0" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; t    ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "sync_freq_divider:sync_freq_divider_1" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sat Feb 24 11:00:19 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off automacao -c automacao
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file colune_decoder.v
    Info (12023): Found entity 1: colune_decoder File: C:/CD/CD_PBL_3/colune_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_producao.v
    Info (12023): Found entity 1: fsm_producao File: C:/CD/CD_PBL_3/fsm_producao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file t_flipflop.v
    Info (12023): Found entity 1: t_flipflop File: C:/CD/CD_PBL_3/t_flipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sync_freq_divider.v
    Info (12023): Found entity 1: sync_freq_divider File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1.v
    Info (12023): Found entity 1: mux4x1 File: C:/CD/CD_PBL_3/mux4x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file level_to_pulse.v
    Info (12023): Found entity 1: level_to_pulse File: C:/CD/CD_PBL_3/level_to_pulse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_dispensador.v
    Info (12023): Found entity 1: fsm_dispensador File: C:/CD/CD_PBL_3/fsm_dispensador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_flipflop.v
    Info (12023): Found entity 1: d_flipflop File: C:/CD/CD_PBL_3/d_flipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file duzias.v
    Info (12023): Found entity 1: duzias File: C:/CD/CD_PBL_3/duzias.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display_decoder.v
    Info (12023): Found entity 1: display_decoder File: C:/CD/CD_PBL_3/display_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dispensador.v
    Info (12023): Found entity 1: dispensador File: C:/CD/CD_PBL_3/dispensador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: debouncer File: C:/CD/CD_PBL_3/debouncer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/CD/CD_PBL_3/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bandeja.v
    Info (12023): Found entity 1: bandeja File: C:/CD/CD_PBL_3/bandeja.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file automacao.v
    Info (12023): Found entity 1: automacao File: C:/CD/CD_PBL_3/automacao.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(11): created implicit net for "tff0Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 11
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(20): created implicit net for "tff1Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(23): created implicit net for "and2Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(30): created implicit net for "tff2Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 30
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(33): created implicit net for "and3Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(40): created implicit net for "tff3Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(43): created implicit net for "and4Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(50): created implicit net for "tff4Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(53): created implicit net for "and5Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(60): created implicit net for "tff5Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(63): created implicit net for "and6Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 63
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(70): created implicit net for "tff6Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(73): created implicit net for "and7Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(80): created implicit net for "tff7Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(83): created implicit net for "and8Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 83
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(90): created implicit net for "tff8Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(93): created implicit net for "and9Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(100): created implicit net for "tff9Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(103): created implicit net for "and10Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 103
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(110): created implicit net for "tff10Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(113): created implicit net for "and11Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 113
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(120): created implicit net for "tff11Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 120
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(123): created implicit net for "and12Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 123
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(130): created implicit net for "tff12Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 130
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(133): created implicit net for "and13Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 133
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(140): created implicit net for "tff13Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 140
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(143): created implicit net for "and14Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 143
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(150): created implicit net for "tff14Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 150
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(153): created implicit net for "and15Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 153
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(160): created implicit net for "tff15Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 160
Warning (10236): Verilog HDL Implicit Net warning at sync_freq_divider.v(163): created implicit net for "and16Out" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 163
Warning (10236): Verilog HDL Implicit Net warning at display_decoder.v(22): created implicit net for "notEnable" File: C:/CD/CD_PBL_3/display_decoder.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for "clk_w" File: C:/CD/CD_PBL_3/debouncer.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for "notEnable" File: C:/CD/CD_PBL_3/debouncer.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(16): created implicit net for "tff0Out" File: C:/CD/CD_PBL_3/debouncer.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(24): created implicit net for "tff1Out" File: C:/CD/CD_PBL_3/debouncer.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(27): created implicit net for "and2Out" File: C:/CD/CD_PBL_3/debouncer.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(34): created implicit net for "tff2Out" File: C:/CD/CD_PBL_3/debouncer.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(37): created implicit net for "and3Out" File: C:/CD/CD_PBL_3/debouncer.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(44): created implicit net for "tff3Out" File: C:/CD/CD_PBL_3/debouncer.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(47): created implicit net for "and4Out" File: C:/CD/CD_PBL_3/debouncer.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(54): created implicit net for "tff4Out" File: C:/CD/CD_PBL_3/debouncer.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at debouncer.v(60): created implicit net for "enable" File: C:/CD/CD_PBL_3/debouncer.v Line: 60
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(37): created implicit net for "clk" File: C:/CD/CD_PBL_3/automacao.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(47): created implicit net for "debouncedStart" File: C:/CD/CD_PBL_3/automacao.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(57): created implicit net for "debouncedPG" File: C:/CD/CD_PBL_3/automacao.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(67): created implicit net for "debouncedCH" File: C:/CD/CD_PBL_3/automacao.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(77): created implicit net for "debouncedRO" File: C:/CD/CD_PBL_3/automacao.v Line: 77
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(88): created implicit net for "pulsePG" File: C:/CD/CD_PBL_3/automacao.v Line: 88
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(99): created implicit net for "pulseCH" File: C:/CD/CD_PBL_3/automacao.v Line: 99
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(110): created implicit net for "pulseRO" File: C:/CD/CD_PBL_3/automacao.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(121): created implicit net for "PG" File: C:/CD/CD_PBL_3/automacao.v Line: 121
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(132): created implicit net for "CH" File: C:/CD/CD_PBL_3/automacao.v Line: 132
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(143): created implicit net for "RO" File: C:/CD/CD_PBL_3/automacao.v Line: 143
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(154): created implicit net for "pulse" File: C:/CD/CD_PBL_3/automacao.v Line: 154
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(165): created implicit net for "enable" File: C:/CD/CD_PBL_3/automacao.v Line: 165
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(180): created implicit net for "GP" File: C:/CD/CD_PBL_3/automacao.v Line: 180
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(189): created implicit net for "CR" File: C:/CD/CD_PBL_3/automacao.v Line: 189
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(190): created implicit net for "BZ" File: C:/CD/CD_PBL_3/automacao.v Line: 190
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(195): created implicit net for "AD_w" File: C:/CD/CD_PBL_3/automacao.v Line: 195
Warning (10236): Verilog HDL Implicit Net warning at automacao.v(208): created implicit net for "reabastecer" File: C:/CD/CD_PBL_3/automacao.v Line: 208
Info (12127): Elaborating entity "automacao" for the top level hierarchy
Info (12128): Elaborating entity "sync_freq_divider" for hierarchy "sync_freq_divider:sync_freq_divider_1" File: C:/CD/CD_PBL_3/automacao.v Line: 38
Info (12128): Elaborating entity "t_flipflop" for hierarchy "sync_freq_divider:sync_freq_divider_1|t_flipflop:tff0" File: C:/CD/CD_PBL_3/sync_freq_divider.v Line: 12
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:debouncer_start" File: C:/CD/CD_PBL_3/automacao.v Line: 48
Info (12128): Elaborating entity "level_to_pulse" for hierarchy "level_to_pulse:level_to_pulse_PG" File: C:/CD/CD_PBL_3/automacao.v Line: 89
Warning (10270): Verilog HDL Case Statement warning at level_to_pulse.v(24): incomplete case statement has no default case item File: C:/CD/CD_PBL_3/level_to_pulse.v Line: 24
Info (12128): Elaborating entity "fsm_producao" for hierarchy "fsm_producao:fsm_producao" File: C:/CD/CD_PBL_3/automacao.v Line: 184
Info (12128): Elaborating entity "fsm_dispensador" for hierarchy "fsm_dispensador:fsm_dispensador_1" File: C:/CD/CD_PBL_3/automacao.v Line: 197
Warning (10270): Verilog HDL Case Statement warning at fsm_dispensador.v(30): incomplete case statement has no default case item File: C:/CD/CD_PBL_3/fsm_dispensador.v Line: 30
Info (12128): Elaborating entity "bandeja" for hierarchy "bandeja:bandeja_1" File: C:/CD/CD_PBL_3/automacao.v Line: 216
Info (12128): Elaborating entity "counter" for hierarchy "bandeja:bandeja_1|counter:counter_unidades" File: C:/CD/CD_PBL_3/bandeja.v Line: 28
Info (12128): Elaborating entity "counter" for hierarchy "bandeja:bandeja_1|counter:counter_dezenas" File: C:/CD/CD_PBL_3/bandeja.v Line: 48
Info (12128): Elaborating entity "dispensador" for hierarchy "dispensador:dispensador_1" File: C:/CD/CD_PBL_3/automacao.v Line: 227
Info (12128): Elaborating entity "counter" for hierarchy "dispensador:dispensador_1|counter:quantidade_rolhas" File: C:/CD/CD_PBL_3/dispensador.v Line: 17
Info (12128): Elaborating entity "duzias" for hierarchy "duzias:duzias_1" File: C:/CD/CD_PBL_3/automacao.v Line: 238
Info (12128): Elaborating entity "counter" for hierarchy "duzias:duzias_1|counter:counter_duzias" File: C:/CD/CD_PBL_3/duzias.v Line: 17
Info (12128): Elaborating entity "counter" for hierarchy "duzias:duzias_1|counter:counter_unidades" File: C:/CD/CD_PBL_3/duzias.v Line: 30
Info (12128): Elaborating entity "counter" for hierarchy "counter:counter_display" File: C:/CD/CD_PBL_3/automacao.v Line: 256
Info (12128): Elaborating entity "mux4x1" for hierarchy "mux4x1:display_data_mux" File: C:/CD/CD_PBL_3/automacao.v Line: 272
Info (12128): Elaborating entity "display_decoder" for hierarchy "display_decoder:display_decoder_1" File: C:/CD/CD_PBL_3/automacao.v Line: 282
Info (12128): Elaborating entity "colune_decoder" for hierarchy "colune_decoder:colune_decoder_1" File: C:/CD/CD_PBL_3/automacao.v Line: 290
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (18000): Registers with preset signals will power-up high File: C:/CD/CD_PBL_3/counter.v Line: 18
Info (21057): Implemented 159 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 133 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 4701 megabytes
    Info: Processing ended: Sat Feb 24 11:00:37 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:45


