Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat Dec 28 20:15:51 2019
| Host             : DESKTOP-8DK78OG running 64-bit major release  (build 9200)
| Command          : report_power -file uart_ram_power_routed.rpt -pb uart_ram_power_summary_routed.pb -rpx uart_ram_power_routed.rpx
| Design           : uart_ram
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.888        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.773        |
| Device Static (W)        | 0.115        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 69.2         |
| Junction Temperature (C) | 40.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.935 |     1103 |       --- |             --- |
|   LUT as Logic |     0.740 |      539 |     63400 |            0.85 |
|   CARRY4       |     0.073 |       58 |     15850 |            0.37 |
|   Register     |     0.059 |      242 |    126800 |            0.19 |
|   BUFG         |     0.056 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |     0.007 |       45 |     63400 |            0.07 |
|   Others       |     0.000 |      147 |       --- |             --- |
| Signals        |     2.130 |      938 |       --- |             --- |
| Block RAM      |     1.002 |     49.5 |       135 |           36.67 |
| I/O            |     1.706 |       21 |       285 |            7.37 |
| Static Power   |     0.115 |          |           |                 |
| Total          |     5.888 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.030 |       4.001 |      0.029 |
| Vccaux    |       1.800 |     0.081 |       0.062 |      0.019 |
| Vcco33    |       3.300 |     0.480 |       0.476 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.093 |       0.090 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| uart_ram                                     |     5.773 |
|   nolabel_line48                             |     0.304 |
|   u2                                         |     0.113 |
|     u                                        |     0.021 |
|   u3                                         |     0.256 |
|     u1                                       |     0.087 |
|   u4                                         |     0.047 |
|   u5                                         |     0.083 |
|   u9                                         |     1.380 |
|     U0                                       |     1.380 |
|       inst_blk_mem_gen                       |     1.380 |
|         gnbram.gnativebmg.native_blk_mem_gen |     1.380 |
|           valid.cstr                         |     1.380 |
|             bindec_b.bindec_inst_b           |    <0.001 |
|             has_mux_b.B                      |     0.143 |
|             ramloop[0].ram.r                 |     0.259 |
|               prim_noinit.ram                |     0.259 |
|             ramloop[10].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[11].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[12].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[13].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[14].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[15].ram.r                |     0.005 |
|               prim_noinit.ram                |     0.005 |
|             ramloop[16].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[17].ram.r                |     0.005 |
|               prim_noinit.ram                |     0.005 |
|             ramloop[18].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[19].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[1].ram.r                 |     0.031 |
|               prim_noinit.ram                |     0.031 |
|             ramloop[20].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[21].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[22].ram.r                |     0.005 |
|               prim_noinit.ram                |     0.005 |
|             ramloop[23].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[24].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[25].ram.r                |     0.005 |
|               prim_noinit.ram                |     0.005 |
|             ramloop[26].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[27].ram.r                |     0.005 |
|               prim_noinit.ram                |     0.005 |
|             ramloop[28].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[29].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[2].ram.r                 |     0.003 |
|               prim_noinit.ram                |     0.003 |
|             ramloop[30].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[31].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[32].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[33].ram.r                |     0.005 |
|               prim_noinit.ram                |     0.005 |
|             ramloop[34].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[35].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[36].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[37].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[38].ram.r                |     0.005 |
|               prim_noinit.ram                |     0.005 |
|             ramloop[39].ram.r                |     0.005 |
|               prim_noinit.ram                |     0.005 |
|             ramloop[3].ram.r                 |     0.285 |
|               prim_noinit.ram                |     0.285 |
|             ramloop[40].ram.r                |     0.003 |
|               prim_noinit.ram                |     0.003 |
|             ramloop[41].ram.r                |     0.010 |
|               prim_noinit.ram                |     0.010 |
|             ramloop[42].ram.r                |     0.003 |
|               prim_noinit.ram                |     0.003 |
|             ramloop[43].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[4].ram.r                 |     0.051 |
|               prim_noinit.ram                |     0.051 |
|             ramloop[5].ram.r                 |     0.006 |
|               prim_noinit.ram                |     0.006 |
|             ramloop[6].ram.r                 |     0.267 |
|               prim_noinit.ram                |     0.267 |
|             ramloop[7].ram.r                 |     0.031 |
|               prim_noinit.ram                |     0.031 |
|             ramloop[8].ram.r                 |     0.146 |
|               prim_noinit.ram                |     0.146 |
|             ramloop[9].ram.r                 |     0.004 |
|               prim_noinit.ram                |     0.004 |
+----------------------------------------------+-----------+


