// Seed: 3906161363
module module_0;
  id_1 :
  assert property (@(posedge 1) 1'd0)
  else begin : LABEL_0
    id_1 = 1'b0 - 1;
  end
  uwire id_3 = 1 ^ id_3;
  wire  id_4;
  wire  id_5;
  wire  id_6;
  assign module_1.type_10 = 0;
  assign id_3 = ~(1) ^ id_3;
  id_7(
      .id_0(1), .id_1(1'b0)
  ); id_8(
      .id_0(id_7), .id_1((1'b0))
  );
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input wire id_2,
    output tri0 id_3,
    input supply0 id_4,
    output wire id_5,
    output wor id_6,
    input tri0 id_7,
    input tri id_8,
    output wor id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri id_12,
    output wand id_13,
    input tri id_14,
    input tri id_15,
    input tri0 id_16,
    input wor id_17,
    output supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input supply1 id_21,
    output wire id_22,
    output tri0 id_23,
    output tri0 id_24,
    output tri0 id_25,
    output tri id_26,
    input supply0 id_27,
    output wor id_28,
    input wor id_29,
    input supply1 id_30,
    input tri1 id_31,
    input uwire id_32,
    input wor id_33
);
  always @(posedge 1 or posedge "") begin : LABEL_0
    id_18 = 1 | id_8;
  end
  module_0 modCall_1 ();
endmodule
