$date
	Sun Nov  9 03:43:40 2014
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fa_tb $end
$var wire 1 ! test_cout $end
$var wire 1 " test_sum $end
$var reg 1 # test_a $end
$var reg 1 $ test_b $end
$var reg 1 % test_cin $end
$scope module full_adder $end
$var wire 1 & a $end
$var wire 1 ' a_and_b $end
$var wire 1 ( a_xor_b $end
$var wire 1 ) b $end
$var wire 1 * cin $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var wire 1 + z_and_c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2000
1"
1(
1$
1)
#4000
0$
0)
1#
1&
#6000
0"
1!
0(
1'
1$
1)
#8000
0!
0'
1"
0$
0)
0#
0&
1%
1*
#10000
1!
0"
1+
1(
1$
1)
#12000
0$
0)
1#
1&
#14000
1"
0+
0(
1'
1$
1)
