# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_3.srcs/sources_1/new/Booth.vhd"
vhdl xil_defaultlib  "../../../project_3.srcs/sim_1/new/Booth_sim1.vhd"

# Do not sort compile order
nosort
