{"vcs1":{"timestamp_begin":1680533733.958218857, "rt":1.17, "ut":0.25, "st":0.15}}
{"vcselab":{"timestamp_begin":1680533735.155177592, "rt":1.19, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680533736.361599318, "rt":0.28, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680533733.676029173}
{"VCS_COMP_START_TIME": 1680533733.676029173}
{"VCS_COMP_END_TIME": 1680533737.880084405}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340424}}
{"stitch_vcselab": {"peak_mem": 239016}}
