# Micro-ROM test suite
# Each entry defines a ROM for benchmarking and verification.
# These ROMs are generated by build_micro_rom.py and are license-safe.

suite_version: 1

defaults:
  frames_per_step: 24
  release_after_frames: 8

roms:
  - id: ALU_LOOP
    path: bench/roms/out/ALU_LOOP.gb
    description: "Deterministic ALU-heavy tight loop. Tests CPU throughput."
    frames_per_step: 24
    release_after_frames: 8

  - id: MEM_RWB
    path: bench/roms/out/MEM_RWB.gb
    description: "WRAM read/write heavy loop. Tests memory throughput."
    frames_per_step: 24
    release_after_frames: 8

  - id: JOY_DIVERGE_PERSIST
    path: bench/roms/out/JOY_DIVERGE_PERSIST.gb
    description: "JOYP-driven divergence with persistent mode + WRAM signature."
    frames_per_step: 24
    release_after_frames: 8
    action_gen: striped

  - id: LOADS_BASIC
    path: bench/roms/out/LOADS_BASIC.gb
    description: "Load/store opcode coverage loop (register/memory/LDH variants)."
    frames_per_step: 24
    release_after_frames: 8

  - id: ALU_FLAGS
    path: bench/roms/out/ALU_FLAGS.gb
    description: "ALU + flags coverage loop (reg/HL/imm ops, DAA/CPL/SCF/CCF)."
    frames_per_step: 24
    release_after_frames: 8

  - id: ALU16_SP
    path: bench/roms/out/ALU16_SP.gb
    description: "16-bit ALU + SP coverage loop (ADD HL,rr; INC/DEC rr; ADD SP,e8)."
    frames_per_step: 24
    release_after_frames: 8

  - id: FLOW_STACK
    path: bench/roms/out/FLOW_STACK.gb
    description: "Control flow + stack coverage loop (CALL/RET/JR/JP/PUSH/POP)."
    frames_per_step: 24
    release_after_frames: 8
