
aula8.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800100  00000ba4  00000c38  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ba4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  0080011c  0080011c  00000c54  2**0
                  ALLOC
  3 .debug_aranges 00000060  00000000  00000000  00000c54  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000155  00000000  00000000  00000cb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000007f5  00000000  00000000  00000e09  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000345  00000000  00000000  000015fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000867  00000000  00000000  00001943  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000180  00000000  00000000  000021ac  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000021b  00000000  00000000  0000232c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000002ba  00000000  00000000  00002547  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 56 00 	jmp	0xac	; 0xac <__ctors_end>
   4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
   c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  10:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  14:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  18:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  1c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  20:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  24:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  28:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  2c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  30:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  34:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  38:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  3c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  40:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  44:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  48:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  4c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  50:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  54:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  58:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  5c:	0c 94 1c 01 	jmp	0x238	; 0x238 <__vector_23>
  60:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  64:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  68:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  6c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  70:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  74:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  78:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  7c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  80:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  84:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  88:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  8c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  90:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  94:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  98:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  9c:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a0:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a4:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>
  a8:	0c 94 73 00 	jmp	0xe6	; 0xe6 <__bad_interrupt>

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	da e0       	ldi	r29, 0x0A	; 10
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
  b8:	11 e0       	ldi	r17, 0x01	; 1
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	e4 ea       	ldi	r30, 0xA4	; 164
  c0:	fb e0       	ldi	r31, 0x0B	; 11
  c2:	02 c0       	rjmp	.+4      	; 0xc8 <.do_copy_data_start>

000000c4 <.do_copy_data_loop>:
  c4:	05 90       	lpm	r0, Z+
  c6:	0d 92       	st	X+, r0

000000c8 <.do_copy_data_start>:
  c8:	ac 31       	cpi	r26, 0x1C	; 28
  ca:	b1 07       	cpc	r27, r17
  cc:	d9 f7       	brne	.-10     	; 0xc4 <.do_copy_data_loop>

000000ce <__do_clear_bss>:
  ce:	11 e0       	ldi	r17, 0x01	; 1
  d0:	ac e1       	ldi	r26, 0x1C	; 28
  d2:	b1 e0       	ldi	r27, 0x01	; 1
  d4:	01 c0       	rjmp	.+2      	; 0xd8 <.do_clear_bss_start>

000000d6 <.do_clear_bss_loop>:
  d6:	1d 92       	st	X+, r1

000000d8 <.do_clear_bss_start>:
  d8:	a6 32       	cpi	r26, 0x26	; 38
  da:	b1 07       	cpc	r27, r17
  dc:	e1 f7       	brne	.-8      	; 0xd6 <.do_clear_bss_loop>
  de:	0e 94 75 00 	call	0xea	; 0xea <main>
  e2:	0c 94 d0 05 	jmp	0xba0	; 0xba0 <_exit>

000000e6 <__bad_interrupt>:
  e6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ea <main>:
#include "funcoes.h"


// programa principal
int main(void)
{
  ea:	bf 92       	push	r11
  ec:	cf 92       	push	r12
  ee:	df 92       	push	r13
  f0:	ef 92       	push	r14
  f2:	ff 92       	push	r15
  f4:	0f 93       	push	r16
  f6:	1f 93       	push	r17
  f8:	df 93       	push	r29
  fa:	cf 93       	push	r28
  fc:	cd b7       	in	r28, 0x3d	; 61
  fe:	de b7       	in	r29, 0x3e	; 62
 100:	64 97       	sbiw	r28, 0x14	; 20
 102:	0f b6       	in	r0, 0x3f	; 63
 104:	f8 94       	cli
 106:	de bf       	out	0x3e, r29	; 62
 108:	0f be       	out	0x3f, r0	; 63
 10a:	cd bf       	out	0x3d, r28	; 61
char lcd_buffer[20];
char segundo;

	IO_init(); // inicia pinos de IO da placa. 
 10c:	0e 94 fd 00 	call	0x1fa	; 0x1fa <IO_init>
	Timer0_init();
 110:	0e 94 13 01 	call	0x226	; 0x226 <Timer0_init>
	lcd_init(LCD_DISP_ON); //inicia o LCD
 114:	8c e0       	ldi	r24, 0x0C	; 12
 116:	0e 94 ae 02 	call	0x55c	; 0x55c <lcd_init>
	lcd_clrscr(); //Limpa tela do LCD
 11a:	0e 94 7e 02 	call	0x4fc	; 0x4fc <lcd_clrscr>
	sprintf(lcd_buffer,"Temporizando    ");
 11e:	8e 01       	movw	r16, r28
 120:	0f 5f       	subi	r16, 0xFF	; 255
 122:	1f 4f       	sbci	r17, 0xFF	; 255
 124:	c8 01       	movw	r24, r16
 126:	60 e0       	ldi	r22, 0x00	; 0
 128:	71 e0       	ldi	r23, 0x01	; 1
 12a:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <strcpy>
	lcd_puts(lcd_buffer);
 12e:	c8 01       	movw	r24, r16
 130:	0e 94 94 02 	call	0x528	; 0x528 <lcd_puts>
	sei();
 134:	78 94       	sei

	segundo=0;
	tempo[0]=0;
 136:	10 92 1d 01 	sts	0x011D, r1
 13a:	10 92 1c 01 	sts	0x011C, r1
	tempo[1]=0;
 13e:	10 92 1f 01 	sts	0x011F, r1
 142:	10 92 1e 01 	sts	0x011E, r1
	tempo[2]=0;
 146:	10 92 21 01 	sts	0x0121, r1
 14a:	10 92 20 01 	sts	0x0120, r1
 14e:	00 e0       	ldi	r16, 0x00	; 0

		if(tempo[0]>200){ //20x 5ms
			tempo[0]=0;
			segundo++;
			lcd_gotoxy(0,1);
			sprintf(lcd_buffer,"tempo= %d ",segundo);
 150:	7e 01       	movw	r14, r28
 152:	08 94       	sec
 154:	e1 1c       	adc	r14, r1
 156:	f1 1c       	adc	r15, r1
 158:	91 e1       	ldi	r25, 0x11	; 17
 15a:	c9 2e       	mov	r12, r25
 15c:	91 e0       	ldi	r25, 0x01	; 1
 15e:	d9 2e       	mov	r13, r25
			lcd_puts(lcd_buffer);
		}
		if(tempo[1]>60){
			tempo[1]=0;
			Toggle_D0();
 160:	80 e1       	ldi	r24, 0x10	; 16
 162:	b8 2e       	mov	r11, r24
		}
		if(tempo[2]>150){
			tempo[2]=0;
			Toggle_D1();
 164:	10 e4       	ldi	r17, 0x40	; 64
	tempo[1]=0;
	tempo[2]=0;

	while(1){

		if(tempo[0]>200){ //20x 5ms
 166:	80 91 1c 01 	lds	r24, 0x011C
 16a:	90 91 1d 01 	lds	r25, 0x011D
 16e:	89 3c       	cpi	r24, 0xC9	; 201
 170:	91 05       	cpc	r25, r1
 172:	30 f1       	brcs	.+76     	; 0x1c0 <main+0xd6>
			tempo[0]=0;
 174:	10 92 1d 01 	sts	0x011D, r1
 178:	10 92 1c 01 	sts	0x011C, r1
			segundo++;
 17c:	0f 5f       	subi	r16, 0xFF	; 255
			lcd_gotoxy(0,1);
 17e:	80 e0       	ldi	r24, 0x00	; 0
 180:	61 e0       	ldi	r22, 0x01	; 1
 182:	0e 94 6f 02 	call	0x4de	; 0x4de <lcd_gotoxy>
			sprintf(lcd_buffer,"tempo= %d ",segundo);
 186:	00 d0       	rcall	.+0      	; 0x188 <main+0x9e>
 188:	00 d0       	rcall	.+0      	; 0x18a <main+0xa0>
 18a:	00 d0       	rcall	.+0      	; 0x18c <main+0xa2>
 18c:	ed b7       	in	r30, 0x3d	; 61
 18e:	fe b7       	in	r31, 0x3e	; 62
 190:	31 96       	adiw	r30, 0x01	; 1
 192:	ad b7       	in	r26, 0x3d	; 61
 194:	be b7       	in	r27, 0x3e	; 62
 196:	12 96       	adiw	r26, 0x02	; 2
 198:	fc 92       	st	X, r15
 19a:	ee 92       	st	-X, r14
 19c:	11 97       	sbiw	r26, 0x01	; 1
 19e:	d3 82       	std	Z+3, r13	; 0x03
 1a0:	c2 82       	std	Z+2, r12	; 0x02
 1a2:	04 83       	std	Z+4, r16	; 0x04
 1a4:	15 82       	std	Z+5, r1	; 0x05
 1a6:	0e 94 f8 02 	call	0x5f0	; 0x5f0 <sprintf>
			lcd_puts(lcd_buffer);
 1aa:	8d b7       	in	r24, 0x3d	; 61
 1ac:	9e b7       	in	r25, 0x3e	; 62
 1ae:	06 96       	adiw	r24, 0x06	; 6
 1b0:	0f b6       	in	r0, 0x3f	; 63
 1b2:	f8 94       	cli
 1b4:	9e bf       	out	0x3e, r25	; 62
 1b6:	0f be       	out	0x3f, r0	; 63
 1b8:	8d bf       	out	0x3d, r24	; 61
 1ba:	c7 01       	movw	r24, r14
 1bc:	0e 94 94 02 	call	0x528	; 0x528 <lcd_puts>
		}
		if(tempo[1]>60){
 1c0:	80 91 1e 01 	lds	r24, 0x011E
 1c4:	90 91 1f 01 	lds	r25, 0x011F
 1c8:	cd 97       	sbiw	r24, 0x3d	; 61
 1ca:	38 f0       	brcs	.+14     	; 0x1da <main+0xf0>
			tempo[1]=0;
 1cc:	10 92 1f 01 	sts	0x011F, r1
 1d0:	10 92 1e 01 	sts	0x011E, r1
			Toggle_D0();
 1d4:	8b b1       	in	r24, 0x0b	; 11
 1d6:	8b 25       	eor	r24, r11
 1d8:	8b b9       	out	0x0b, r24	; 11
		}
		if(tempo[2]>150){
 1da:	80 91 20 01 	lds	r24, 0x0120
 1de:	90 91 21 01 	lds	r25, 0x0121
 1e2:	87 39       	cpi	r24, 0x97	; 151
 1e4:	91 05       	cpc	r25, r1
 1e6:	08 f4       	brcc	.+2      	; 0x1ea <main+0x100>
 1e8:	be cf       	rjmp	.-132    	; 0x166 <main+0x7c>
			tempo[2]=0;
 1ea:	10 92 21 01 	sts	0x0121, r1
 1ee:	10 92 20 01 	sts	0x0120, r1
			Toggle_D1();
 1f2:	8b b1       	in	r24, 0x0b	; 11
 1f4:	81 27       	eor	r24, r17
 1f6:	8b b9       	out	0x0b, r24	; 11
 1f8:	b6 cf       	rjmp	.-148    	; 0x166 <main+0x7c>

000001fa <IO_init>:


volatile unsigned int tempo[5];

void IO_init(void){
	DDRB = (1<<7)|(1<<6)|(1<<5)|(1<<4)|(1<<3)|(1<<2)|(1<<1);
 1fa:	8e ef       	ldi	r24, 0xFE	; 254
 1fc:	84 b9       	out	0x04, r24	; 4
	DDRC = (1<<6)|(1<<7);
 1fe:	90 ec       	ldi	r25, 0xC0	; 192
 200:	97 b9       	out	0x07, r25	; 7
	DDRD = (1<<4)|(1<<6)|(1<<7);
 202:	80 ed       	ldi	r24, 0xD0	; 208
 204:	8a b9       	out	0x0a, r24	; 10
	DDRE = 0;
 206:	1d b8       	out	0x0d, r1	; 13
	DDRF = 0;
 208:	10 ba       	out	0x10, r1	; 16
	PORTB = 0;
 20a:	15 b8       	out	0x05, r1	; 5
	PORTC = 0;
 20c:	18 b8       	out	0x08, r1	; 8
	PORTD = (1<<5)|(1<<1)|(1<<0);
 20e:	83 e2       	ldi	r24, 0x23	; 35
 210:	8b b9       	out	0x0b, r24	; 11
	PORTE = (1<<2);
 212:	84 e0       	ldi	r24, 0x04	; 4
 214:	8e b9       	out	0x0e, r24	; 14
	PORTF = (1<<7)|(1<<6);
 216:	91 bb       	out	0x11, r25	; 17
	MCUCR |= (1<<JTD);
 218:	85 b7       	in	r24, 0x35	; 53
 21a:	80 68       	ori	r24, 0x80	; 128
 21c:	85 bf       	out	0x35, r24	; 53
	MCUCR |= (1<<JTD); //desliga interface JTAG.
 21e:	85 b7       	in	r24, 0x35	; 53
 220:	80 68       	ori	r24, 0x80	; 128
 222:	85 bf       	out	0x35, r24	; 53
}
 224:	08 95       	ret

00000226 <Timer0_init>:

void Timer0_init(void)
{

	TCNT0 = 98;
 226:	82 e6       	ldi	r24, 0x62	; 98
 228:	86 bd       	out	0x26, r24	; 38
	TCCR0A =0;
 22a:	14 bc       	out	0x24, r1	; 36
	TCCR0B =  (1<<CS02);
 22c:	84 e0       	ldi	r24, 0x04	; 4
 22e:	85 bd       	out	0x25, r24	; 37
	TIMSK0 = (1<<TOIE0);
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	80 93 6e 00 	sts	0x006E, r24
}
 236:	08 95       	ret

00000238 <__vector_23>:


ISR(TIMER0_OVF_vect)
{
 238:	1f 92       	push	r1
 23a:	0f 92       	push	r0
 23c:	0f b6       	in	r0, 0x3f	; 63
 23e:	0f 92       	push	r0
 240:	11 24       	eor	r1, r1
 242:	8f 93       	push	r24
 244:	9f 93       	push	r25
	TCNT0 = 98;
 246:	82 e6       	ldi	r24, 0x62	; 98
 248:	86 bd       	out	0x26, r24	; 38
	tempo[0]++;
 24a:	80 91 1c 01 	lds	r24, 0x011C
 24e:	90 91 1d 01 	lds	r25, 0x011D
 252:	01 96       	adiw	r24, 0x01	; 1
 254:	90 93 1d 01 	sts	0x011D, r25
 258:	80 93 1c 01 	sts	0x011C, r24
	tempo[1]++;
 25c:	80 91 1e 01 	lds	r24, 0x011E
 260:	90 91 1f 01 	lds	r25, 0x011F
 264:	01 96       	adiw	r24, 0x01	; 1
 266:	90 93 1f 01 	sts	0x011F, r25
 26a:	80 93 1e 01 	sts	0x011E, r24
	tempo[2]++;
 26e:	80 91 20 01 	lds	r24, 0x0120
 272:	90 91 21 01 	lds	r25, 0x0121
 276:	01 96       	adiw	r24, 0x01	; 1
 278:	90 93 21 01 	sts	0x0121, r25
 27c:	80 93 20 01 	sts	0x0120, r24
	tempo[3]++;
 280:	80 91 22 01 	lds	r24, 0x0122
 284:	90 91 23 01 	lds	r25, 0x0123
 288:	01 96       	adiw	r24, 0x01	; 1
 28a:	90 93 23 01 	sts	0x0123, r25
 28e:	80 93 22 01 	sts	0x0122, r24
	tempo[4]++;
 292:	80 91 24 01 	lds	r24, 0x0124
 296:	90 91 25 01 	lds	r25, 0x0125
 29a:	01 96       	adiw	r24, 0x01	; 1
 29c:	90 93 25 01 	sts	0x0125, r25
 2a0:	80 93 24 01 	sts	0x0124, r24
}
 2a4:	9f 91       	pop	r25
 2a6:	8f 91       	pop	r24
 2a8:	0f 90       	pop	r0
 2aa:	0f be       	out	0x3f, r0	; 63
 2ac:	0f 90       	pop	r0
 2ae:	1f 90       	pop	r1
 2b0:	18 95       	reti

000002b2 <Read_ADC>:

int Read_ADC(int canal){

	ADMUX = (1<<REFS0)|canal;  // Set reference to AVcc,seleciona canal
 2b2:	80 64       	ori	r24, 0x40	; 64
 2b4:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA = (1<<ADPS2)|(1<<ADPS1);  
 2b8:	86 e0       	ldi	r24, 0x06	; 6
 2ba:	80 93 7a 00 	sts	0x007A, r24
	ADCSRA = (1<<ADPS2)|(1<<ADPS1)|(1<<ADEN)|(1<<ADIF); // Enable ADC
 2be:	86 e9       	ldi	r24, 0x96	; 150
 2c0:	80 93 7a 00 	sts	0x007A, r24
	ADCSRA = (1<<ADPS2)|(1<<ADPS1)|(1<<ADEN)|(1<<ADSC); //inicia conversão
 2c4:	86 ec       	ldi	r24, 0xC6	; 198
 2c6:	80 93 7a 00 	sts	0x007A, r24
	// Disable digital input buffer on the ADC pin (reduces power consumption)
	DIDR0=(1<<5)|(1<<4)|(1<<1)|(1<<0);
 2ca:	83 e3       	ldi	r24, 0x33	; 51
 2cc:	80 93 7e 00 	sts	0x007E, r24
	while(!(ADCSRA & (1<<ADIF))); // agarda conversão
 2d0:	80 91 7a 00 	lds	r24, 0x007A
 2d4:	84 ff       	sbrs	r24, 4
 2d6:	fc cf       	rjmp	.-8      	; 0x2d0 <Read_ADC+0x1e>
	return ADC;
 2d8:	20 91 78 00 	lds	r18, 0x0078
 2dc:	30 91 79 00 	lds	r19, 0x0079
}
 2e0:	c9 01       	movw	r24, r18
 2e2:	08 95       	ret

000002e4 <Set_PWM_T1A>:

void Set_PWM_T1A(uint16_t valor){
   ICR1 = 0x03FF; // set the TOP value for the PWM to 0x3FF = 10bit
 2e4:	2f ef       	ldi	r18, 0xFF	; 255
 2e6:	33 e0       	ldi	r19, 0x03	; 3
 2e8:	30 93 87 00 	sts	0x0087, r19
 2ec:	20 93 86 00 	sts	0x0086, r18
   TCCR1A |= (1<<COM1A1);
 2f0:	e0 e8       	ldi	r30, 0x80	; 128
 2f2:	f0 e0       	ldi	r31, 0x00	; 0
 2f4:	20 81       	ld	r18, Z
 2f6:	20 68       	ori	r18, 0x80	; 128
 2f8:	20 83       	st	Z, r18
   TCCR1B = (1<< WGM13)|(1<< CS11)|(1<< CS10); //T=20ms com ICR=157 step 128us
 2fa:	23 e1       	ldi	r18, 0x13	; 19
 2fc:	20 93 81 00 	sts	0x0081, r18
   TCCR1C = 0;
 300:	10 92 82 00 	sts	0x0082, r1
   OCR1A  = valor; //inicializa PWM para saida em tensão = 0 Vcc 4mA
 304:	90 93 89 00 	sts	0x0089, r25
 308:	80 93 88 00 	sts	0x0088, r24
}
 30c:	08 95       	ret

0000030e <Set_PWM_T1B>:

void Set_PWM_T1B(uint16_t valor){
   ICR1 = 0x03FF; // set the TOP value for the PWM to 0x3FF = 10bit
 30e:	2f ef       	ldi	r18, 0xFF	; 255
 310:	33 e0       	ldi	r19, 0x03	; 3
 312:	30 93 87 00 	sts	0x0087, r19
 316:	20 93 86 00 	sts	0x0086, r18
   TCCR1A |= (1<<COM1B1);
 31a:	e0 e8       	ldi	r30, 0x80	; 128
 31c:	f0 e0       	ldi	r31, 0x00	; 0
 31e:	20 81       	ld	r18, Z
 320:	20 62       	ori	r18, 0x20	; 32
 322:	20 83       	st	Z, r18
   TCCR1B = (1<< WGM13)|(1<< CS11)|(1<< CS10); //T=20ms com ICR=157 step 128us
 324:	23 e1       	ldi	r18, 0x13	; 19
 326:	20 93 81 00 	sts	0x0081, r18
   TCCR1C = 0;
 32a:	10 92 82 00 	sts	0x0082, r1
   OCR1B  = valor; //inicializa PWM para saida em tensão = 0 Vcc 4mA
 32e:	90 93 8b 00 	sts	0x008B, r25
 332:	80 93 8a 00 	sts	0x008A, r24
}
 336:	08 95       	ret

00000338 <Set_PWM_T1C>:


void Set_PWM_T1C(uint16_t valor){
   ICR1 = 0x03FF; // set the TOP value for the PWM to 0x3FF = 10bit
 338:	2f ef       	ldi	r18, 0xFF	; 255
 33a:	33 e0       	ldi	r19, 0x03	; 3
 33c:	30 93 87 00 	sts	0x0087, r19
 340:	20 93 86 00 	sts	0x0086, r18
   TCCR1A |= (1<<COM1C1);
 344:	e0 e8       	ldi	r30, 0x80	; 128
 346:	f0 e0       	ldi	r31, 0x00	; 0
 348:	20 81       	ld	r18, Z
 34a:	28 60       	ori	r18, 0x08	; 8
 34c:	20 83       	st	Z, r18
   TCCR1B = (1<< WGM13)|(1<< CS11)|(1<< CS10); //T=20ms com ICR=157 step 128us
 34e:	23 e1       	ldi	r18, 0x13	; 19
 350:	20 93 81 00 	sts	0x0081, r18
   TCCR1C = 0;
 354:	10 92 82 00 	sts	0x0082, r1
   OCR1C  = valor; //inicializa PWM para saida em tensão = 0 Vcc 4mA
 358:	90 93 8d 00 	sts	0x008D, r25
 35c:	80 93 8c 00 	sts	0x008C, r24
}
 360:	08 95       	ret

00000362 <led_on>:

void led_on(unsigned char led){

	switch(led){
 362:	87 30       	cpi	r24, 0x07	; 7
 364:	61 f1       	breq	.+88     	; 0x3be <led_on+0x5c>
 366:	88 30       	cpi	r24, 0x08	; 8
 368:	70 f4       	brcc	.+28     	; 0x386 <led_on+0x24>
 36a:	83 30       	cpi	r24, 0x03	; 3
 36c:	01 f1       	breq	.+64     	; 0x3ae <led_on+0x4c>
 36e:	84 30       	cpi	r24, 0x04	; 4
 370:	28 f4       	brcc	.+10     	; 0x37c <led_on+0x1a>
 372:	81 30       	cpi	r24, 0x01	; 1
 374:	c1 f0       	breq	.+48     	; 0x3a6 <led_on+0x44>
 376:	82 30       	cpi	r24, 0x02	; 2
 378:	89 f5       	brne	.+98     	; 0x3dc <led_on+0x7a>
 37a:	17 c0       	rjmp	.+46     	; 0x3aa <led_on+0x48>
 37c:	85 30       	cpi	r24, 0x05	; 5
 37e:	d9 f0       	breq	.+54     	; 0x3b6 <led_on+0x54>
 380:	86 30       	cpi	r24, 0x06	; 6
 382:	d8 f4       	brcc	.+54     	; 0x3ba <led_on+0x58>
 384:	16 c0       	rjmp	.+44     	; 0x3b2 <led_on+0x50>
 386:	8b 30       	cpi	r24, 0x0B	; 11
 388:	11 f1       	breq	.+68     	; 0x3ce <led_on+0x6c>
 38a:	8c 30       	cpi	r24, 0x0C	; 12
 38c:	28 f4       	brcc	.+10     	; 0x398 <led_on+0x36>
 38e:	89 30       	cpi	r24, 0x09	; 9
 390:	d1 f0       	breq	.+52     	; 0x3c6 <led_on+0x64>
 392:	8a 30       	cpi	r24, 0x0A	; 10
 394:	d0 f4       	brcc	.+52     	; 0x3ca <led_on+0x68>
 396:	15 c0       	rjmp	.+42     	; 0x3c2 <led_on+0x60>
 398:	8d 30       	cpi	r24, 0x0D	; 13
 39a:	e9 f0       	breq	.+58     	; 0x3d6 <led_on+0x74>
 39c:	8d 30       	cpi	r24, 0x0D	; 13
 39e:	c8 f0       	brcs	.+50     	; 0x3d2 <led_on+0x70>
 3a0:	8e 30       	cpi	r24, 0x0E	; 14
 3a2:	e1 f4       	brne	.+56     	; 0x3dc <led_on+0x7a>
 3a4:	1a c0       	rjmp	.+52     	; 0x3da <led_on+0x78>
		case 1: Liga_Strobe();
 3a6:	2f 9a       	sbi	0x05, 7	; 5
 3a8:	08 95       	ret
		break;
		case 2: Liga_Feed();
 3aa:	2b 9a       	sbi	0x05, 3	; 5
 3ac:	08 95       	ret
		break;
		case 3: Liga_Sel_in();
 3ae:	29 9a       	sbi	0x05, 1	; 5
 3b0:	08 95       	ret
		break;
		case 4: Liga_Init();
 3b2:	2a 9a       	sbi	0x05, 2	; 5
 3b4:	08 95       	ret
		break;
		case 5: Liga_D0();
 3b6:	5c 9a       	sbi	0x0b, 4	; 11
 3b8:	08 95       	ret
		break;
		case 6: Liga_D1();
 3ba:	5e 9a       	sbi	0x0b, 6	; 11
 3bc:	08 95       	ret
		break;
		case 7: Liga_D2();
 3be:	5f 9a       	sbi	0x0b, 7	; 11
 3c0:	08 95       	ret
		break;
		case 8: Liga_D3();
 3c2:	2c 9a       	sbi	0x05, 4	; 5
 3c4:	08 95       	ret
		break;
		case 9: Liga_D4();
 3c6:	2d 9a       	sbi	0x05, 5	; 5
 3c8:	08 95       	ret
		break;
		case 10: Liga_D5();
 3ca:	2e 9a       	sbi	0x05, 6	; 5
 3cc:	08 95       	ret
		break;
		case 11: Liga_D6();
 3ce:	46 9a       	sbi	0x08, 6	; 8
 3d0:	08 95       	ret
		break;
		case 12: Liga_D7();
 3d2:	47 9a       	sbi	0x08, 7	; 8
 3d4:	08 95       	ret
		break;
		case 13: Liga_LCD_RS();
 3d6:	28 9a       	sbi	0x05, 0	; 5
 3d8:	08 95       	ret
		break;
		case 14: Liga_LCD_E();
 3da:	76 9a       	sbi	0x0e, 6	; 14
 3dc:	08 95       	ret

000003de <led_off>:
	}
}

void led_off(unsigned char led){

	switch(led){
 3de:	87 30       	cpi	r24, 0x07	; 7
 3e0:	61 f1       	breq	.+88     	; 0x43a <led_off+0x5c>
 3e2:	88 30       	cpi	r24, 0x08	; 8
 3e4:	70 f4       	brcc	.+28     	; 0x402 <led_off+0x24>
 3e6:	83 30       	cpi	r24, 0x03	; 3
 3e8:	01 f1       	breq	.+64     	; 0x42a <led_off+0x4c>
 3ea:	84 30       	cpi	r24, 0x04	; 4
 3ec:	28 f4       	brcc	.+10     	; 0x3f8 <led_off+0x1a>
 3ee:	81 30       	cpi	r24, 0x01	; 1
 3f0:	c1 f0       	breq	.+48     	; 0x422 <led_off+0x44>
 3f2:	82 30       	cpi	r24, 0x02	; 2
 3f4:	89 f5       	brne	.+98     	; 0x458 <led_off+0x7a>
 3f6:	17 c0       	rjmp	.+46     	; 0x426 <led_off+0x48>
 3f8:	85 30       	cpi	r24, 0x05	; 5
 3fa:	d9 f0       	breq	.+54     	; 0x432 <led_off+0x54>
 3fc:	86 30       	cpi	r24, 0x06	; 6
 3fe:	d8 f4       	brcc	.+54     	; 0x436 <led_off+0x58>
 400:	16 c0       	rjmp	.+44     	; 0x42e <led_off+0x50>
 402:	8b 30       	cpi	r24, 0x0B	; 11
 404:	11 f1       	breq	.+68     	; 0x44a <led_off+0x6c>
 406:	8c 30       	cpi	r24, 0x0C	; 12
 408:	28 f4       	brcc	.+10     	; 0x414 <led_off+0x36>
 40a:	89 30       	cpi	r24, 0x09	; 9
 40c:	d1 f0       	breq	.+52     	; 0x442 <led_off+0x64>
 40e:	8a 30       	cpi	r24, 0x0A	; 10
 410:	d0 f4       	brcc	.+52     	; 0x446 <led_off+0x68>
 412:	15 c0       	rjmp	.+42     	; 0x43e <led_off+0x60>
 414:	8d 30       	cpi	r24, 0x0D	; 13
 416:	e9 f0       	breq	.+58     	; 0x452 <led_off+0x74>
 418:	8d 30       	cpi	r24, 0x0D	; 13
 41a:	c8 f0       	brcs	.+50     	; 0x44e <led_off+0x70>
 41c:	8e 30       	cpi	r24, 0x0E	; 14
 41e:	e1 f4       	brne	.+56     	; 0x458 <led_off+0x7a>
 420:	1a c0       	rjmp	.+52     	; 0x456 <led_off+0x78>
		case 1: Desliga_Strobe();
 422:	2f 98       	cbi	0x05, 7	; 5
 424:	08 95       	ret
		break;
		case 2: Desliga_Feed();
 426:	2b 98       	cbi	0x05, 3	; 5
 428:	08 95       	ret
		break;
		case 3: Desliga_Sel_in();
 42a:	29 98       	cbi	0x05, 1	; 5
 42c:	08 95       	ret
		break;
		case 4: Desliga_Init();
 42e:	2a 98       	cbi	0x05, 2	; 5
 430:	08 95       	ret
		break;
		case 5: Desliga_D0();
 432:	5c 98       	cbi	0x0b, 4	; 11
 434:	08 95       	ret
		break;
		case 6: Desliga_D1();
 436:	5e 98       	cbi	0x0b, 6	; 11
 438:	08 95       	ret
		break;
		case 7: Desliga_D2();
 43a:	5f 98       	cbi	0x0b, 7	; 11
 43c:	08 95       	ret
		break;
		case 8: Desliga_D3();
 43e:	2c 98       	cbi	0x05, 4	; 5
 440:	08 95       	ret
		break;
		case 9: Desliga_D4();
 442:	2d 98       	cbi	0x05, 5	; 5
 444:	08 95       	ret
		break;
		case 10: Desliga_D5();
 446:	2e 98       	cbi	0x05, 6	; 5
 448:	08 95       	ret
		break;
		case 11: Desliga_D6();
 44a:	46 98       	cbi	0x08, 6	; 8
 44c:	08 95       	ret
		break;
		case 12: Desliga_D7();
 44e:	47 98       	cbi	0x08, 7	; 8
 450:	08 95       	ret
		break;
		case 13: Desliga_LCD_RS();
 452:	28 98       	cbi	0x05, 0	; 5
 454:	08 95       	ret
		break;
		case 14: Desliga_LCD_E();
 456:	76 98       	cbi	0x0e, 6	; 14
 458:	08 95       	ret

0000045a <lcd_write>:
static void lcd_write(uint8_t data,uint8_t rs)
{
    unsigned char dataBits ;


    if (rs) {   /* write data        (RS=1, RW=0) */
 45a:	66 23       	and	r22, r22
 45c:	11 f0       	breq	.+4      	; 0x462 <lcd_write+0x8>
       lcd_rs_high();
 45e:	28 9a       	sbi	0x05, 0	; 5
 460:	01 c0       	rjmp	.+2      	; 0x464 <lcd_write+0xa>
    } else {    /* write instruction (RS=0, RW=0) */
       lcd_rs_low();
 462:	28 98       	cbi	0x05, 0	; 5
        LCD_DATA0_PORT = dataBits | 0x0F;
    }
    else
    {
        /* configure data pins as output */
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 464:	25 9a       	sbi	0x04, 5	; 4
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 466:	26 9a       	sbi	0x04, 6	; 4
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 468:	3e 9a       	sbi	0x07, 6	; 7
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 46a:	3f 9a       	sbi	0x07, 7	; 7

        /* output high nibble first */
        LCD_DATA3_PORT &= ~_BV(LCD_DATA3_PIN);
 46c:	47 98       	cbi	0x08, 7	; 8
        LCD_DATA2_PORT &= ~_BV(LCD_DATA2_PIN);
 46e:	46 98       	cbi	0x08, 6	; 8
        LCD_DATA1_PORT &= ~_BV(LCD_DATA1_PIN);
 470:	2e 98       	cbi	0x05, 6	; 5
        LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);
 472:	2d 98       	cbi	0x05, 5	; 5
    	if(data & 0x80) LCD_DATA3_PORT |= _BV(LCD_DATA3_PIN);
 474:	87 fd       	sbrc	r24, 7
 476:	47 9a       	sbi	0x08, 7	; 8
    	if(data & 0x40) LCD_DATA2_PORT |= _BV(LCD_DATA2_PIN);
 478:	86 fd       	sbrc	r24, 6
 47a:	46 9a       	sbi	0x08, 6	; 8
    	if(data & 0x20) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
 47c:	85 fd       	sbrc	r24, 5
 47e:	2e 9a       	sbi	0x05, 6	; 5
    	if(data & 0x10) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
 480:	84 fd       	sbrc	r24, 4
 482:	2d 9a       	sbi	0x05, 5	; 5

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
 484:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 486:	e6 e0       	ldi	r30, 0x06	; 6
 488:	f0 e0       	ldi	r31, 0x00	; 0
 48a:	31 97       	sbiw	r30, 0x01	; 1
 48c:	f1 f7       	brne	.-4      	; 0x48a <lcd_write+0x30>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
 48e:	76 98       	cbi	0x0e, 6	; 14
    	if(data & 0x20) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
    	if(data & 0x10) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
        lcd_e_toggle();

        /* output low nibble */
        LCD_DATA3_PORT &= ~_BV(LCD_DATA3_PIN);
 490:	47 98       	cbi	0x08, 7	; 8
        LCD_DATA2_PORT &= ~_BV(LCD_DATA2_PIN);
 492:	46 98       	cbi	0x08, 6	; 8
        LCD_DATA1_PORT &= ~_BV(LCD_DATA1_PIN);
 494:	2e 98       	cbi	0x05, 6	; 5
        LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);
 496:	2d 98       	cbi	0x05, 5	; 5
    	if(data & 0x08) LCD_DATA3_PORT |= _BV(LCD_DATA3_PIN);
 498:	83 fd       	sbrc	r24, 3
 49a:	47 9a       	sbi	0x08, 7	; 8
    	if(data & 0x04) LCD_DATA2_PORT |= _BV(LCD_DATA2_PIN);
 49c:	82 fd       	sbrc	r24, 2
 49e:	46 9a       	sbi	0x08, 6	; 8
    	if(data & 0x02) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
 4a0:	81 fd       	sbrc	r24, 1
 4a2:	2e 9a       	sbi	0x05, 6	; 5
    	if(data & 0x01) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
 4a4:	80 fd       	sbrc	r24, 0
 4a6:	2d 9a       	sbi	0x05, 5	; 5

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
 4a8:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 4aa:	86 e0       	ldi	r24, 0x06	; 6
 4ac:	90 e0       	ldi	r25, 0x00	; 0
 4ae:	01 97       	sbiw	r24, 0x01	; 1
 4b0:	f1 f7       	brne	.-4      	; 0x4ae <lcd_write+0x54>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
 4b2:	76 98       	cbi	0x0e, 6	; 14
    	if(data & 0x02) LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);
    	if(data & 0x01) LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);
        lcd_e_toggle();

        /* all data pins low (inactive) */
        LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);
 4b4:	2d 98       	cbi	0x05, 5	; 5
        LCD_DATA1_PORT &= ~_BV(LCD_DATA1_PIN);
 4b6:	2e 98       	cbi	0x05, 6	; 5
        LCD_DATA2_PORT &= ~_BV(LCD_DATA2_PIN);
 4b8:	46 98       	cbi	0x08, 6	; 8
        LCD_DATA3_PORT &= ~_BV(LCD_DATA3_PIN);
 4ba:	47 98       	cbi	0x08, 7	; 8
    }
}
 4bc:	08 95       	ret

000004be <lcd_command>:
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 4be:	e0 e8       	ldi	r30, 0x80	; 128
 4c0:	fc e0       	ldi	r31, 0x0C	; 12
 4c2:	31 97       	sbiw	r30, 0x01	; 1
 4c4:	f1 f7       	brne	.-4      	; 0x4c2 <lcd_command+0x4>
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
{
    lcd_waitbusy();
    lcd_write(cmd,0);
 4c6:	60 e0       	ldi	r22, 0x00	; 0
 4c8:	0e 94 2d 02 	call	0x45a	; 0x45a <lcd_write>
}
 4cc:	08 95       	ret

000004ce <lcd_data>:
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 4ce:	e0 e8       	ldi	r30, 0x80	; 128
 4d0:	fc e0       	ldi	r31, 0x0C	; 12
 4d2:	31 97       	sbiw	r30, 0x01	; 1
 4d4:	f1 f7       	brne	.-4      	; 0x4d2 <lcd_data+0x4>
Returns: none
*************************************************************************/
void lcd_data(uint8_t data)
{
    lcd_waitbusy();
    lcd_write(data,1);
 4d6:	61 e0       	ldi	r22, 0x01	; 1
 4d8:	0e 94 2d 02 	call	0x45a	; 0x45a <lcd_write>
}
 4dc:	08 95       	ret

000004de <lcd_gotoxy>:
{
#if LCD_LINES==1
    lcd_command((1<<LCD_DDRAM)+LCD_START_LINE1+x);
#endif
#if LCD_LINES==2
    if ( y==0 )
 4de:	66 23       	and	r22, r22
 4e0:	11 f4       	brne	.+4      	; 0x4e6 <lcd_gotoxy+0x8>
        lcd_command((1<<LCD_DDRAM)+LCD_START_LINE1+x);
 4e2:	80 58       	subi	r24, 0x80	; 128
 4e4:	01 c0       	rjmp	.+2      	; 0x4e8 <lcd_gotoxy+0xa>
    else
        lcd_command((1<<LCD_DDRAM)+LCD_START_LINE2+x);
 4e6:	80 54       	subi	r24, 0x40	; 64
 4e8:	0e 94 5f 02 	call	0x4be	; 0x4be <lcd_command>
 4ec:	08 95       	ret

000004ee <lcd_getxy>:
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 4ee:	80 e8       	ldi	r24, 0x80	; 128
 4f0:	9c e0       	ldi	r25, 0x0C	; 12
 4f2:	01 97       	sbiw	r24, 0x01	; 1
 4f4:	f1 f7       	brne	.-4      	; 0x4f2 <lcd_getxy+0x4>
/*************************************************************************
*************************************************************************/
int lcd_getxy(void)
{
    return lcd_waitbusy();
}
 4f6:	80 e0       	ldi	r24, 0x00	; 0
 4f8:	90 e0       	ldi	r25, 0x00	; 0
 4fa:	08 95       	ret

000004fc <lcd_clrscr>:
/*************************************************************************
Clear display and set cursor to home position
*************************************************************************/
void lcd_clrscr(void)
{
    lcd_command(1<<LCD_CLR);
 4fc:	81 e0       	ldi	r24, 0x01	; 1
 4fe:	0e 94 5f 02 	call	0x4be	; 0x4be <lcd_command>
}
 502:	08 95       	ret

00000504 <lcd_home>:
/*************************************************************************
Set cursor to home position
*************************************************************************/
void lcd_home(void)
{
    lcd_command(1<<LCD_HOME);
 504:	82 e0       	ldi	r24, 0x02	; 2
 506:	0e 94 5f 02 	call	0x4be	; 0x4be <lcd_command>
}
 50a:	08 95       	ret

0000050c <lcd_putc>:
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 50c:	e0 e8       	ldi	r30, 0x80	; 128
 50e:	fc e0       	ldi	r31, 0x0C	; 12
 510:	31 97       	sbiw	r30, 0x01	; 1
 512:	f1 f7       	brne	.-4      	; 0x510 <lcd_putc+0x4>
{
    uint8_t pos;


    pos = lcd_waitbusy();   // read busy-flag and address counter
    if (c=='\n')
 514:	8a 30       	cpi	r24, 0x0A	; 10
 516:	21 f4       	brne	.+8      	; 0x520 <lcd_putc+0x14>
        addressCounter = LCD_START_LINE4;
    else
        addressCounter = LCD_START_LINE1;
#endif
#endif
    lcd_command((1<<LCD_DDRAM)+addressCounter);
 518:	80 ec       	ldi	r24, 0xC0	; 192
 51a:	0e 94 5f 02 	call	0x4be	; 0x4be <lcd_command>
 51e:	08 95       	ret
            lcd_write((1<<LCD_DDRAM)+LCD_START_LINE1,0);
        }
#endif
        lcd_waitbusy();
#endif
        lcd_write(c, 1);
 520:	61 e0       	ldi	r22, 0x01	; 1
 522:	0e 94 2d 02 	call	0x45a	; 0x45a <lcd_write>
 526:	08 95       	ret

00000528 <lcd_puts>:
Input:    string to be displayed
Returns:  none
*************************************************************************/
void lcd_puts(const char *s)
/* print string on lcd (no auto linefeed) */
{
 528:	cf 93       	push	r28
 52a:	df 93       	push	r29
 52c:	ec 01       	movw	r28, r24
 52e:	02 c0       	rjmp	.+4      	; 0x534 <lcd_puts+0xc>
    register char c;

    while ( (c = *s++) ) {
        lcd_putc(c);
 530:	0e 94 86 02 	call	0x50c	; 0x50c <lcd_putc>
void lcd_puts(const char *s)
/* print string on lcd (no auto linefeed) */
{
    register char c;

    while ( (c = *s++) ) {
 534:	89 91       	ld	r24, Y+
 536:	88 23       	and	r24, r24
 538:	d9 f7       	brne	.-10     	; 0x530 <lcd_puts+0x8>
        lcd_putc(c);
    }

}/* lcd_puts */
 53a:	df 91       	pop	r29
 53c:	cf 91       	pop	r28
 53e:	08 95       	ret

00000540 <lcd_puts_p>:
Input:     string from program memory be be displayed
Returns:   none
*************************************************************************/
void lcd_puts_p(const char *progmem_s)
/* print string from program memory on lcd (no auto linefeed) */
{
 540:	cf 93       	push	r28
 542:	df 93       	push	r29
 544:	ec 01       	movw	r28, r24
 546:	02 c0       	rjmp	.+4      	; 0x54c <lcd_puts_p+0xc>
    register char c;

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
 548:	0e 94 86 02 	call	0x50c	; 0x50c <lcd_putc>
 54c:	fe 01       	movw	r30, r28
void lcd_puts_p(const char *progmem_s)
/* print string from program memory on lcd (no auto linefeed) */
{
    register char c;

    while ( (c = pgm_read_byte(progmem_s++)) ) {
 54e:	21 96       	adiw	r28, 0x01	; 1
 550:	84 91       	lpm	r24, Z+
 552:	88 23       	and	r24, r24
 554:	c9 f7       	brne	.-14     	; 0x548 <lcd_puts_p+0x8>
        lcd_putc(c);
    }

}/* lcd_puts_p */
 556:	df 91       	pop	r29
 558:	cf 91       	pop	r28
 55a:	08 95       	ret

0000055c <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 55c:	1f 93       	push	r17
 55e:	18 2f       	mov	r17, r24
     *  Initialize LCD to 4 bit I/O mode
     */


        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 560:	20 9a       	sbi	0x04, 0	; 4
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 562:	6e 9a       	sbi	0x0d, 6	; 13
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 564:	25 9a       	sbi	0x04, 5	; 4
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 566:	26 9a       	sbi	0x04, 6	; 4
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 568:	3e 9a       	sbi	0x07, 6	; 7
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 56a:	3f 9a       	sbi	0x07, 7	; 7
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 56c:	80 e0       	ldi	r24, 0x00	; 0
 56e:	98 ec       	ldi	r25, 0xC8	; 200
 570:	01 97       	sbiw	r24, 0x01	; 1
 572:	f1 f7       	brne	.-4      	; 0x570 <lcd_init+0x14>
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
    delay(16000);        /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);  // _BV(LCD_FUNCTION)>>4;
 574:	2e 9a       	sbi	0x05, 6	; 5
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
 576:	2d 9a       	sbi	0x05, 5	; 5

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
 578:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 57a:	26 e0       	ldi	r18, 0x06	; 6
 57c:	30 e0       	ldi	r19, 0x00	; 0
 57e:	c9 01       	movw	r24, r18
 580:	01 97       	sbiw	r24, 0x01	; 1
 582:	f1 f7       	brne	.-4      	; 0x580 <lcd_init+0x24>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
 584:	76 98       	cbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 586:	86 e6       	ldi	r24, 0x66	; 102
 588:	9e e3       	ldi	r25, 0x3E	; 62
 58a:	01 97       	sbiw	r24, 0x01	; 1
 58c:	f1 f7       	brne	.-4      	; 0x58a <lcd_init+0x2e>

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
 58e:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 590:	c9 01       	movw	r24, r18
 592:	01 97       	sbiw	r24, 0x01	; 1
 594:	f1 f7       	brne	.-4      	; 0x592 <lcd_init+0x36>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
 596:	76 98       	cbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 598:	8c ec       	ldi	r24, 0xCC	; 204
 59a:	90 e0       	ldi	r25, 0x00	; 0
 59c:	fc 01       	movw	r30, r24
 59e:	31 97       	sbiw	r30, 0x01	; 1
 5a0:	f1 f7       	brne	.-4      	; 0x59e <lcd_init+0x42>

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
 5a2:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 5a4:	f9 01       	movw	r30, r18
 5a6:	31 97       	sbiw	r30, 0x01	; 1
 5a8:	f1 f7       	brne	.-4      	; 0x5a6 <lcd_init+0x4a>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
 5aa:	76 98       	cbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 5ac:	fc 01       	movw	r30, r24
 5ae:	31 97       	sbiw	r30, 0x01	; 1
 5b0:	f1 f7       	brne	.-4      	; 0x5ae <lcd_init+0x52>
    /* repeat last command a third time */
    lcd_e_toggle();
    delay(64);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
 5b2:	2d 98       	cbi	0x05, 5	; 5

#if LCD_IO_MODE
/* toggle Enable Pin to initiate write */
static void toggle_e(void)
{
    lcd_e_high();
 5b4:	76 9a       	sbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 5b6:	f9 01       	movw	r30, r18
 5b8:	31 97       	sbiw	r30, 0x01	; 1
 5ba:	f1 f7       	brne	.-4      	; 0x5b8 <lcd_init+0x5c>
static void toggle_e(void)
{
    lcd_e_high();
	delay(2);
    //lcd_e_delay();
    lcd_e_low();
 5bc:	76 98       	cbi	0x0e, 6	; 14
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
 5be:	01 97       	sbiw	r24, 0x01	; 1
 5c0:	f1 f7       	brne	.-4      	; 0x5be <lcd_init+0x62>

    /* from now the LCD only accepts 4 bit I/O, we can use lcd_command() */



    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
 5c2:	88 e2       	ldi	r24, 0x28	; 40
 5c4:	0e 94 5f 02 	call	0x4be	; 0x4be <lcd_command>


    lcd_command(LCD_DISP_OFF);              /* display off                  */
 5c8:	88 e0       	ldi	r24, 0x08	; 8
 5ca:	0e 94 5f 02 	call	0x4be	; 0x4be <lcd_command>
    lcd_clrscr();                           /* display clear                */
 5ce:	0e 94 7e 02 	call	0x4fc	; 0x4fc <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
 5d2:	86 e0       	ldi	r24, 0x06	; 6
 5d4:	0e 94 5f 02 	call	0x4be	; 0x4be <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
 5d8:	81 2f       	mov	r24, r17
 5da:	0e 94 5f 02 	call	0x4be	; 0x4be <lcd_command>

}/* lcd_init */
 5de:	1f 91       	pop	r17
 5e0:	08 95       	ret

000005e2 <strcpy>:
 5e2:	fb 01       	movw	r30, r22
 5e4:	dc 01       	movw	r26, r24
 5e6:	01 90       	ld	r0, Z+
 5e8:	0d 92       	st	X+, r0
 5ea:	00 20       	and	r0, r0
 5ec:	e1 f7       	brne	.-8      	; 0x5e6 <strcpy+0x4>
 5ee:	08 95       	ret

000005f0 <sprintf>:
 5f0:	ae e0       	ldi	r26, 0x0E	; 14
 5f2:	b0 e0       	ldi	r27, 0x00	; 0
 5f4:	ee ef       	ldi	r30, 0xFE	; 254
 5f6:	f2 e0       	ldi	r31, 0x02	; 2
 5f8:	0c 94 a7 05 	jmp	0xb4e	; 0xb4e <__prologue_saves__+0x1c>
 5fc:	0d 89       	ldd	r16, Y+21	; 0x15
 5fe:	1e 89       	ldd	r17, Y+22	; 0x16
 600:	86 e0       	ldi	r24, 0x06	; 6
 602:	8c 83       	std	Y+4, r24	; 0x04
 604:	1a 83       	std	Y+2, r17	; 0x02
 606:	09 83       	std	Y+1, r16	; 0x01
 608:	8f ef       	ldi	r24, 0xFF	; 255
 60a:	9f e7       	ldi	r25, 0x7F	; 127
 60c:	9e 83       	std	Y+6, r25	; 0x06
 60e:	8d 83       	std	Y+5, r24	; 0x05
 610:	9e 01       	movw	r18, r28
 612:	27 5e       	subi	r18, 0xE7	; 231
 614:	3f 4f       	sbci	r19, 0xFF	; 255
 616:	ce 01       	movw	r24, r28
 618:	01 96       	adiw	r24, 0x01	; 1
 61a:	6f 89       	ldd	r22, Y+23	; 0x17
 61c:	78 8d       	ldd	r23, Y+24	; 0x18
 61e:	a9 01       	movw	r20, r18
 620:	0e 94 1c 03 	call	0x638	; 0x638 <vfprintf>
 624:	2f 81       	ldd	r18, Y+7	; 0x07
 626:	38 85       	ldd	r19, Y+8	; 0x08
 628:	02 0f       	add	r16, r18
 62a:	13 1f       	adc	r17, r19
 62c:	f8 01       	movw	r30, r16
 62e:	10 82       	st	Z, r1
 630:	2e 96       	adiw	r28, 0x0e	; 14
 632:	e4 e0       	ldi	r30, 0x04	; 4
 634:	0c 94 c3 05 	jmp	0xb86	; 0xb86 <__epilogue_restores__+0x1c>

00000638 <vfprintf>:
 638:	ab e0       	ldi	r26, 0x0B	; 11
 63a:	b0 e0       	ldi	r27, 0x00	; 0
 63c:	e2 e2       	ldi	r30, 0x22	; 34
 63e:	f3 e0       	ldi	r31, 0x03	; 3
 640:	0c 94 99 05 	jmp	0xb32	; 0xb32 <__prologue_saves__>
 644:	3c 01       	movw	r6, r24
 646:	2b 01       	movw	r4, r22
 648:	5a 01       	movw	r10, r20
 64a:	fc 01       	movw	r30, r24
 64c:	17 82       	std	Z+7, r1	; 0x07
 64e:	16 82       	std	Z+6, r1	; 0x06
 650:	83 81       	ldd	r24, Z+3	; 0x03
 652:	81 fd       	sbrc	r24, 1
 654:	03 c0       	rjmp	.+6      	; 0x65c <vfprintf+0x24>
 656:	6f ef       	ldi	r22, 0xFF	; 255
 658:	7f ef       	ldi	r23, 0xFF	; 255
 65a:	c6 c1       	rjmp	.+908    	; 0x9e8 <vfprintf+0x3b0>
 65c:	9a e0       	ldi	r25, 0x0A	; 10
 65e:	89 2e       	mov	r8, r25
 660:	1e 01       	movw	r2, r28
 662:	08 94       	sec
 664:	21 1c       	adc	r2, r1
 666:	31 1c       	adc	r3, r1
 668:	f3 01       	movw	r30, r6
 66a:	23 81       	ldd	r18, Z+3	; 0x03
 66c:	f2 01       	movw	r30, r4
 66e:	23 fd       	sbrc	r18, 3
 670:	85 91       	lpm	r24, Z+
 672:	23 ff       	sbrs	r18, 3
 674:	81 91       	ld	r24, Z+
 676:	2f 01       	movw	r4, r30
 678:	88 23       	and	r24, r24
 67a:	09 f4       	brne	.+2      	; 0x67e <vfprintf+0x46>
 67c:	b2 c1       	rjmp	.+868    	; 0x9e2 <vfprintf+0x3aa>
 67e:	85 32       	cpi	r24, 0x25	; 37
 680:	39 f4       	brne	.+14     	; 0x690 <vfprintf+0x58>
 682:	23 fd       	sbrc	r18, 3
 684:	85 91       	lpm	r24, Z+
 686:	23 ff       	sbrs	r18, 3
 688:	81 91       	ld	r24, Z+
 68a:	2f 01       	movw	r4, r30
 68c:	85 32       	cpi	r24, 0x25	; 37
 68e:	29 f4       	brne	.+10     	; 0x69a <vfprintf+0x62>
 690:	90 e0       	ldi	r25, 0x00	; 0
 692:	b3 01       	movw	r22, r6
 694:	0e 94 0f 05 	call	0xa1e	; 0xa1e <fputc>
 698:	e7 cf       	rjmp	.-50     	; 0x668 <vfprintf+0x30>
 69a:	98 2f       	mov	r25, r24
 69c:	ff 24       	eor	r15, r15
 69e:	ee 24       	eor	r14, r14
 6a0:	99 24       	eor	r9, r9
 6a2:	ff e1       	ldi	r31, 0x1F	; 31
 6a4:	ff 15       	cp	r31, r15
 6a6:	d0 f0       	brcs	.+52     	; 0x6dc <vfprintf+0xa4>
 6a8:	9b 32       	cpi	r25, 0x2B	; 43
 6aa:	69 f0       	breq	.+26     	; 0x6c6 <vfprintf+0x8e>
 6ac:	9c 32       	cpi	r25, 0x2C	; 44
 6ae:	28 f4       	brcc	.+10     	; 0x6ba <vfprintf+0x82>
 6b0:	90 32       	cpi	r25, 0x20	; 32
 6b2:	59 f0       	breq	.+22     	; 0x6ca <vfprintf+0x92>
 6b4:	93 32       	cpi	r25, 0x23	; 35
 6b6:	91 f4       	brne	.+36     	; 0x6dc <vfprintf+0xa4>
 6b8:	0e c0       	rjmp	.+28     	; 0x6d6 <vfprintf+0x9e>
 6ba:	9d 32       	cpi	r25, 0x2D	; 45
 6bc:	49 f0       	breq	.+18     	; 0x6d0 <vfprintf+0x98>
 6be:	90 33       	cpi	r25, 0x30	; 48
 6c0:	69 f4       	brne	.+26     	; 0x6dc <vfprintf+0xa4>
 6c2:	41 e0       	ldi	r20, 0x01	; 1
 6c4:	24 c0       	rjmp	.+72     	; 0x70e <vfprintf+0xd6>
 6c6:	52 e0       	ldi	r21, 0x02	; 2
 6c8:	f5 2a       	or	r15, r21
 6ca:	84 e0       	ldi	r24, 0x04	; 4
 6cc:	f8 2a       	or	r15, r24
 6ce:	28 c0       	rjmp	.+80     	; 0x720 <vfprintf+0xe8>
 6d0:	98 e0       	ldi	r25, 0x08	; 8
 6d2:	f9 2a       	or	r15, r25
 6d4:	25 c0       	rjmp	.+74     	; 0x720 <vfprintf+0xe8>
 6d6:	e0 e1       	ldi	r30, 0x10	; 16
 6d8:	fe 2a       	or	r15, r30
 6da:	22 c0       	rjmp	.+68     	; 0x720 <vfprintf+0xe8>
 6dc:	f7 fc       	sbrc	r15, 7
 6de:	29 c0       	rjmp	.+82     	; 0x732 <vfprintf+0xfa>
 6e0:	89 2f       	mov	r24, r25
 6e2:	80 53       	subi	r24, 0x30	; 48
 6e4:	8a 30       	cpi	r24, 0x0A	; 10
 6e6:	70 f4       	brcc	.+28     	; 0x704 <vfprintf+0xcc>
 6e8:	f6 fe       	sbrs	r15, 6
 6ea:	05 c0       	rjmp	.+10     	; 0x6f6 <vfprintf+0xbe>
 6ec:	98 9c       	mul	r9, r8
 6ee:	90 2c       	mov	r9, r0
 6f0:	11 24       	eor	r1, r1
 6f2:	98 0e       	add	r9, r24
 6f4:	15 c0       	rjmp	.+42     	; 0x720 <vfprintf+0xe8>
 6f6:	e8 9c       	mul	r14, r8
 6f8:	e0 2c       	mov	r14, r0
 6fa:	11 24       	eor	r1, r1
 6fc:	e8 0e       	add	r14, r24
 6fe:	f0 e2       	ldi	r31, 0x20	; 32
 700:	ff 2a       	or	r15, r31
 702:	0e c0       	rjmp	.+28     	; 0x720 <vfprintf+0xe8>
 704:	9e 32       	cpi	r25, 0x2E	; 46
 706:	29 f4       	brne	.+10     	; 0x712 <vfprintf+0xda>
 708:	f6 fc       	sbrc	r15, 6
 70a:	6b c1       	rjmp	.+726    	; 0x9e2 <vfprintf+0x3aa>
 70c:	40 e4       	ldi	r20, 0x40	; 64
 70e:	f4 2a       	or	r15, r20
 710:	07 c0       	rjmp	.+14     	; 0x720 <vfprintf+0xe8>
 712:	9c 36       	cpi	r25, 0x6C	; 108
 714:	19 f4       	brne	.+6      	; 0x71c <vfprintf+0xe4>
 716:	50 e8       	ldi	r21, 0x80	; 128
 718:	f5 2a       	or	r15, r21
 71a:	02 c0       	rjmp	.+4      	; 0x720 <vfprintf+0xe8>
 71c:	98 36       	cpi	r25, 0x68	; 104
 71e:	49 f4       	brne	.+18     	; 0x732 <vfprintf+0xfa>
 720:	f2 01       	movw	r30, r4
 722:	23 fd       	sbrc	r18, 3
 724:	95 91       	lpm	r25, Z+
 726:	23 ff       	sbrs	r18, 3
 728:	91 91       	ld	r25, Z+
 72a:	2f 01       	movw	r4, r30
 72c:	99 23       	and	r25, r25
 72e:	09 f0       	breq	.+2      	; 0x732 <vfprintf+0xfa>
 730:	b8 cf       	rjmp	.-144    	; 0x6a2 <vfprintf+0x6a>
 732:	89 2f       	mov	r24, r25
 734:	85 54       	subi	r24, 0x45	; 69
 736:	83 30       	cpi	r24, 0x03	; 3
 738:	18 f0       	brcs	.+6      	; 0x740 <vfprintf+0x108>
 73a:	80 52       	subi	r24, 0x20	; 32
 73c:	83 30       	cpi	r24, 0x03	; 3
 73e:	38 f4       	brcc	.+14     	; 0x74e <vfprintf+0x116>
 740:	44 e0       	ldi	r20, 0x04	; 4
 742:	50 e0       	ldi	r21, 0x00	; 0
 744:	a4 0e       	add	r10, r20
 746:	b5 1e       	adc	r11, r21
 748:	5f e3       	ldi	r21, 0x3F	; 63
 74a:	59 83       	std	Y+1, r21	; 0x01
 74c:	0f c0       	rjmp	.+30     	; 0x76c <vfprintf+0x134>
 74e:	93 36       	cpi	r25, 0x63	; 99
 750:	31 f0       	breq	.+12     	; 0x75e <vfprintf+0x126>
 752:	93 37       	cpi	r25, 0x73	; 115
 754:	79 f0       	breq	.+30     	; 0x774 <vfprintf+0x13c>
 756:	93 35       	cpi	r25, 0x53	; 83
 758:	09 f0       	breq	.+2      	; 0x75c <vfprintf+0x124>
 75a:	56 c0       	rjmp	.+172    	; 0x808 <vfprintf+0x1d0>
 75c:	20 c0       	rjmp	.+64     	; 0x79e <vfprintf+0x166>
 75e:	f5 01       	movw	r30, r10
 760:	80 81       	ld	r24, Z
 762:	89 83       	std	Y+1, r24	; 0x01
 764:	42 e0       	ldi	r20, 0x02	; 2
 766:	50 e0       	ldi	r21, 0x00	; 0
 768:	a4 0e       	add	r10, r20
 76a:	b5 1e       	adc	r11, r21
 76c:	61 01       	movw	r12, r2
 76e:	01 e0       	ldi	r16, 0x01	; 1
 770:	10 e0       	ldi	r17, 0x00	; 0
 772:	12 c0       	rjmp	.+36     	; 0x798 <vfprintf+0x160>
 774:	f5 01       	movw	r30, r10
 776:	c0 80       	ld	r12, Z
 778:	d1 80       	ldd	r13, Z+1	; 0x01
 77a:	f6 fc       	sbrc	r15, 6
 77c:	03 c0       	rjmp	.+6      	; 0x784 <vfprintf+0x14c>
 77e:	6f ef       	ldi	r22, 0xFF	; 255
 780:	7f ef       	ldi	r23, 0xFF	; 255
 782:	02 c0       	rjmp	.+4      	; 0x788 <vfprintf+0x150>
 784:	69 2d       	mov	r22, r9
 786:	70 e0       	ldi	r23, 0x00	; 0
 788:	42 e0       	ldi	r20, 0x02	; 2
 78a:	50 e0       	ldi	r21, 0x00	; 0
 78c:	a4 0e       	add	r10, r20
 78e:	b5 1e       	adc	r11, r21
 790:	c6 01       	movw	r24, r12
 792:	0e 94 04 05 	call	0xa08	; 0xa08 <strnlen>
 796:	8c 01       	movw	r16, r24
 798:	5f e7       	ldi	r21, 0x7F	; 127
 79a:	f5 22       	and	r15, r21
 79c:	14 c0       	rjmp	.+40     	; 0x7c6 <vfprintf+0x18e>
 79e:	f5 01       	movw	r30, r10
 7a0:	c0 80       	ld	r12, Z
 7a2:	d1 80       	ldd	r13, Z+1	; 0x01
 7a4:	f6 fc       	sbrc	r15, 6
 7a6:	03 c0       	rjmp	.+6      	; 0x7ae <vfprintf+0x176>
 7a8:	6f ef       	ldi	r22, 0xFF	; 255
 7aa:	7f ef       	ldi	r23, 0xFF	; 255
 7ac:	02 c0       	rjmp	.+4      	; 0x7b2 <vfprintf+0x17a>
 7ae:	69 2d       	mov	r22, r9
 7b0:	70 e0       	ldi	r23, 0x00	; 0
 7b2:	42 e0       	ldi	r20, 0x02	; 2
 7b4:	50 e0       	ldi	r21, 0x00	; 0
 7b6:	a4 0e       	add	r10, r20
 7b8:	b5 1e       	adc	r11, r21
 7ba:	c6 01       	movw	r24, r12
 7bc:	0e 94 f9 04 	call	0x9f2	; 0x9f2 <strnlen_P>
 7c0:	8c 01       	movw	r16, r24
 7c2:	50 e8       	ldi	r21, 0x80	; 128
 7c4:	f5 2a       	or	r15, r21
 7c6:	f3 fe       	sbrs	r15, 3
 7c8:	07 c0       	rjmp	.+14     	; 0x7d8 <vfprintf+0x1a0>
 7ca:	1a c0       	rjmp	.+52     	; 0x800 <vfprintf+0x1c8>
 7cc:	80 e2       	ldi	r24, 0x20	; 32
 7ce:	90 e0       	ldi	r25, 0x00	; 0
 7d0:	b3 01       	movw	r22, r6
 7d2:	0e 94 0f 05 	call	0xa1e	; 0xa1e <fputc>
 7d6:	ea 94       	dec	r14
 7d8:	8e 2d       	mov	r24, r14
 7da:	90 e0       	ldi	r25, 0x00	; 0
 7dc:	08 17       	cp	r16, r24
 7de:	19 07       	cpc	r17, r25
 7e0:	a8 f3       	brcs	.-22     	; 0x7cc <vfprintf+0x194>
 7e2:	0e c0       	rjmp	.+28     	; 0x800 <vfprintf+0x1c8>
 7e4:	f6 01       	movw	r30, r12
 7e6:	f7 fc       	sbrc	r15, 7
 7e8:	85 91       	lpm	r24, Z+
 7ea:	f7 fe       	sbrs	r15, 7
 7ec:	81 91       	ld	r24, Z+
 7ee:	6f 01       	movw	r12, r30
 7f0:	90 e0       	ldi	r25, 0x00	; 0
 7f2:	b3 01       	movw	r22, r6
 7f4:	0e 94 0f 05 	call	0xa1e	; 0xa1e <fputc>
 7f8:	e1 10       	cpse	r14, r1
 7fa:	ea 94       	dec	r14
 7fc:	01 50       	subi	r16, 0x01	; 1
 7fe:	10 40       	sbci	r17, 0x00	; 0
 800:	01 15       	cp	r16, r1
 802:	11 05       	cpc	r17, r1
 804:	79 f7       	brne	.-34     	; 0x7e4 <vfprintf+0x1ac>
 806:	ea c0       	rjmp	.+468    	; 0x9dc <vfprintf+0x3a4>
 808:	94 36       	cpi	r25, 0x64	; 100
 80a:	11 f0       	breq	.+4      	; 0x810 <vfprintf+0x1d8>
 80c:	99 36       	cpi	r25, 0x69	; 105
 80e:	69 f5       	brne	.+90     	; 0x86a <vfprintf+0x232>
 810:	f7 fe       	sbrs	r15, 7
 812:	08 c0       	rjmp	.+16     	; 0x824 <vfprintf+0x1ec>
 814:	f5 01       	movw	r30, r10
 816:	20 81       	ld	r18, Z
 818:	31 81       	ldd	r19, Z+1	; 0x01
 81a:	42 81       	ldd	r20, Z+2	; 0x02
 81c:	53 81       	ldd	r21, Z+3	; 0x03
 81e:	84 e0       	ldi	r24, 0x04	; 4
 820:	90 e0       	ldi	r25, 0x00	; 0
 822:	0a c0       	rjmp	.+20     	; 0x838 <vfprintf+0x200>
 824:	f5 01       	movw	r30, r10
 826:	80 81       	ld	r24, Z
 828:	91 81       	ldd	r25, Z+1	; 0x01
 82a:	9c 01       	movw	r18, r24
 82c:	44 27       	eor	r20, r20
 82e:	37 fd       	sbrc	r19, 7
 830:	40 95       	com	r20
 832:	54 2f       	mov	r21, r20
 834:	82 e0       	ldi	r24, 0x02	; 2
 836:	90 e0       	ldi	r25, 0x00	; 0
 838:	a8 0e       	add	r10, r24
 83a:	b9 1e       	adc	r11, r25
 83c:	9f e6       	ldi	r25, 0x6F	; 111
 83e:	f9 22       	and	r15, r25
 840:	57 ff       	sbrs	r21, 7
 842:	09 c0       	rjmp	.+18     	; 0x856 <vfprintf+0x21e>
 844:	50 95       	com	r21
 846:	40 95       	com	r20
 848:	30 95       	com	r19
 84a:	21 95       	neg	r18
 84c:	3f 4f       	sbci	r19, 0xFF	; 255
 84e:	4f 4f       	sbci	r20, 0xFF	; 255
 850:	5f 4f       	sbci	r21, 0xFF	; 255
 852:	e0 e8       	ldi	r30, 0x80	; 128
 854:	fe 2a       	or	r15, r30
 856:	ca 01       	movw	r24, r20
 858:	b9 01       	movw	r22, r18
 85a:	a1 01       	movw	r20, r2
 85c:	2a e0       	ldi	r18, 0x0A	; 10
 85e:	30 e0       	ldi	r19, 0x00	; 0
 860:	0e 94 3b 05 	call	0xa76	; 0xa76 <__ultoa_invert>
 864:	d8 2e       	mov	r13, r24
 866:	d2 18       	sub	r13, r2
 868:	40 c0       	rjmp	.+128    	; 0x8ea <vfprintf+0x2b2>
 86a:	95 37       	cpi	r25, 0x75	; 117
 86c:	29 f4       	brne	.+10     	; 0x878 <vfprintf+0x240>
 86e:	1f 2d       	mov	r17, r15
 870:	1f 7e       	andi	r17, 0xEF	; 239
 872:	2a e0       	ldi	r18, 0x0A	; 10
 874:	30 e0       	ldi	r19, 0x00	; 0
 876:	1d c0       	rjmp	.+58     	; 0x8b2 <vfprintf+0x27a>
 878:	1f 2d       	mov	r17, r15
 87a:	19 7f       	andi	r17, 0xF9	; 249
 87c:	9f 36       	cpi	r25, 0x6F	; 111
 87e:	61 f0       	breq	.+24     	; 0x898 <vfprintf+0x260>
 880:	90 37       	cpi	r25, 0x70	; 112
 882:	20 f4       	brcc	.+8      	; 0x88c <vfprintf+0x254>
 884:	98 35       	cpi	r25, 0x58	; 88
 886:	09 f0       	breq	.+2      	; 0x88a <vfprintf+0x252>
 888:	ac c0       	rjmp	.+344    	; 0x9e2 <vfprintf+0x3aa>
 88a:	0f c0       	rjmp	.+30     	; 0x8aa <vfprintf+0x272>
 88c:	90 37       	cpi	r25, 0x70	; 112
 88e:	39 f0       	breq	.+14     	; 0x89e <vfprintf+0x266>
 890:	98 37       	cpi	r25, 0x78	; 120
 892:	09 f0       	breq	.+2      	; 0x896 <vfprintf+0x25e>
 894:	a6 c0       	rjmp	.+332    	; 0x9e2 <vfprintf+0x3aa>
 896:	04 c0       	rjmp	.+8      	; 0x8a0 <vfprintf+0x268>
 898:	28 e0       	ldi	r18, 0x08	; 8
 89a:	30 e0       	ldi	r19, 0x00	; 0
 89c:	0a c0       	rjmp	.+20     	; 0x8b2 <vfprintf+0x27a>
 89e:	10 61       	ori	r17, 0x10	; 16
 8a0:	14 fd       	sbrc	r17, 4
 8a2:	14 60       	ori	r17, 0x04	; 4
 8a4:	20 e1       	ldi	r18, 0x10	; 16
 8a6:	30 e0       	ldi	r19, 0x00	; 0
 8a8:	04 c0       	rjmp	.+8      	; 0x8b2 <vfprintf+0x27a>
 8aa:	14 fd       	sbrc	r17, 4
 8ac:	16 60       	ori	r17, 0x06	; 6
 8ae:	20 e1       	ldi	r18, 0x10	; 16
 8b0:	32 e0       	ldi	r19, 0x02	; 2
 8b2:	17 ff       	sbrs	r17, 7
 8b4:	08 c0       	rjmp	.+16     	; 0x8c6 <vfprintf+0x28e>
 8b6:	f5 01       	movw	r30, r10
 8b8:	60 81       	ld	r22, Z
 8ba:	71 81       	ldd	r23, Z+1	; 0x01
 8bc:	82 81       	ldd	r24, Z+2	; 0x02
 8be:	93 81       	ldd	r25, Z+3	; 0x03
 8c0:	44 e0       	ldi	r20, 0x04	; 4
 8c2:	50 e0       	ldi	r21, 0x00	; 0
 8c4:	08 c0       	rjmp	.+16     	; 0x8d6 <vfprintf+0x29e>
 8c6:	f5 01       	movw	r30, r10
 8c8:	80 81       	ld	r24, Z
 8ca:	91 81       	ldd	r25, Z+1	; 0x01
 8cc:	bc 01       	movw	r22, r24
 8ce:	80 e0       	ldi	r24, 0x00	; 0
 8d0:	90 e0       	ldi	r25, 0x00	; 0
 8d2:	42 e0       	ldi	r20, 0x02	; 2
 8d4:	50 e0       	ldi	r21, 0x00	; 0
 8d6:	a4 0e       	add	r10, r20
 8d8:	b5 1e       	adc	r11, r21
 8da:	a1 01       	movw	r20, r2
 8dc:	0e 94 3b 05 	call	0xa76	; 0xa76 <__ultoa_invert>
 8e0:	d8 2e       	mov	r13, r24
 8e2:	d2 18       	sub	r13, r2
 8e4:	8f e7       	ldi	r24, 0x7F	; 127
 8e6:	f8 2e       	mov	r15, r24
 8e8:	f1 22       	and	r15, r17
 8ea:	f6 fe       	sbrs	r15, 6
 8ec:	0b c0       	rjmp	.+22     	; 0x904 <vfprintf+0x2cc>
 8ee:	5e ef       	ldi	r21, 0xFE	; 254
 8f0:	f5 22       	and	r15, r21
 8f2:	d9 14       	cp	r13, r9
 8f4:	38 f4       	brcc	.+14     	; 0x904 <vfprintf+0x2cc>
 8f6:	f4 fe       	sbrs	r15, 4
 8f8:	07 c0       	rjmp	.+14     	; 0x908 <vfprintf+0x2d0>
 8fa:	f2 fc       	sbrc	r15, 2
 8fc:	05 c0       	rjmp	.+10     	; 0x908 <vfprintf+0x2d0>
 8fe:	8f ee       	ldi	r24, 0xEF	; 239
 900:	f8 22       	and	r15, r24
 902:	02 c0       	rjmp	.+4      	; 0x908 <vfprintf+0x2d0>
 904:	1d 2d       	mov	r17, r13
 906:	01 c0       	rjmp	.+2      	; 0x90a <vfprintf+0x2d2>
 908:	19 2d       	mov	r17, r9
 90a:	f4 fe       	sbrs	r15, 4
 90c:	0d c0       	rjmp	.+26     	; 0x928 <vfprintf+0x2f0>
 90e:	fe 01       	movw	r30, r28
 910:	ed 0d       	add	r30, r13
 912:	f1 1d       	adc	r31, r1
 914:	80 81       	ld	r24, Z
 916:	80 33       	cpi	r24, 0x30	; 48
 918:	19 f4       	brne	.+6      	; 0x920 <vfprintf+0x2e8>
 91a:	99 ee       	ldi	r25, 0xE9	; 233
 91c:	f9 22       	and	r15, r25
 91e:	08 c0       	rjmp	.+16     	; 0x930 <vfprintf+0x2f8>
 920:	1f 5f       	subi	r17, 0xFF	; 255
 922:	f2 fe       	sbrs	r15, 2
 924:	05 c0       	rjmp	.+10     	; 0x930 <vfprintf+0x2f8>
 926:	03 c0       	rjmp	.+6      	; 0x92e <vfprintf+0x2f6>
 928:	8f 2d       	mov	r24, r15
 92a:	86 78       	andi	r24, 0x86	; 134
 92c:	09 f0       	breq	.+2      	; 0x930 <vfprintf+0x2f8>
 92e:	1f 5f       	subi	r17, 0xFF	; 255
 930:	0f 2d       	mov	r16, r15
 932:	f3 fc       	sbrc	r15, 3
 934:	14 c0       	rjmp	.+40     	; 0x95e <vfprintf+0x326>
 936:	f0 fe       	sbrs	r15, 0
 938:	0f c0       	rjmp	.+30     	; 0x958 <vfprintf+0x320>
 93a:	1e 15       	cp	r17, r14
 93c:	10 f0       	brcs	.+4      	; 0x942 <vfprintf+0x30a>
 93e:	9d 2c       	mov	r9, r13
 940:	0b c0       	rjmp	.+22     	; 0x958 <vfprintf+0x320>
 942:	9d 2c       	mov	r9, r13
 944:	9e 0c       	add	r9, r14
 946:	91 1a       	sub	r9, r17
 948:	1e 2d       	mov	r17, r14
 94a:	06 c0       	rjmp	.+12     	; 0x958 <vfprintf+0x320>
 94c:	80 e2       	ldi	r24, 0x20	; 32
 94e:	90 e0       	ldi	r25, 0x00	; 0
 950:	b3 01       	movw	r22, r6
 952:	0e 94 0f 05 	call	0xa1e	; 0xa1e <fputc>
 956:	1f 5f       	subi	r17, 0xFF	; 255
 958:	1e 15       	cp	r17, r14
 95a:	c0 f3       	brcs	.-16     	; 0x94c <vfprintf+0x314>
 95c:	04 c0       	rjmp	.+8      	; 0x966 <vfprintf+0x32e>
 95e:	1e 15       	cp	r17, r14
 960:	10 f4       	brcc	.+4      	; 0x966 <vfprintf+0x32e>
 962:	e1 1a       	sub	r14, r17
 964:	01 c0       	rjmp	.+2      	; 0x968 <vfprintf+0x330>
 966:	ee 24       	eor	r14, r14
 968:	04 ff       	sbrs	r16, 4
 96a:	0f c0       	rjmp	.+30     	; 0x98a <vfprintf+0x352>
 96c:	80 e3       	ldi	r24, 0x30	; 48
 96e:	90 e0       	ldi	r25, 0x00	; 0
 970:	b3 01       	movw	r22, r6
 972:	0e 94 0f 05 	call	0xa1e	; 0xa1e <fputc>
 976:	02 ff       	sbrs	r16, 2
 978:	1d c0       	rjmp	.+58     	; 0x9b4 <vfprintf+0x37c>
 97a:	01 fd       	sbrc	r16, 1
 97c:	03 c0       	rjmp	.+6      	; 0x984 <vfprintf+0x34c>
 97e:	88 e7       	ldi	r24, 0x78	; 120
 980:	90 e0       	ldi	r25, 0x00	; 0
 982:	0e c0       	rjmp	.+28     	; 0x9a0 <vfprintf+0x368>
 984:	88 e5       	ldi	r24, 0x58	; 88
 986:	90 e0       	ldi	r25, 0x00	; 0
 988:	0b c0       	rjmp	.+22     	; 0x9a0 <vfprintf+0x368>
 98a:	80 2f       	mov	r24, r16
 98c:	86 78       	andi	r24, 0x86	; 134
 98e:	91 f0       	breq	.+36     	; 0x9b4 <vfprintf+0x37c>
 990:	01 ff       	sbrs	r16, 1
 992:	02 c0       	rjmp	.+4      	; 0x998 <vfprintf+0x360>
 994:	8b e2       	ldi	r24, 0x2B	; 43
 996:	01 c0       	rjmp	.+2      	; 0x99a <vfprintf+0x362>
 998:	80 e2       	ldi	r24, 0x20	; 32
 99a:	f7 fc       	sbrc	r15, 7
 99c:	8d e2       	ldi	r24, 0x2D	; 45
 99e:	90 e0       	ldi	r25, 0x00	; 0
 9a0:	b3 01       	movw	r22, r6
 9a2:	0e 94 0f 05 	call	0xa1e	; 0xa1e <fputc>
 9a6:	06 c0       	rjmp	.+12     	; 0x9b4 <vfprintf+0x37c>
 9a8:	80 e3       	ldi	r24, 0x30	; 48
 9aa:	90 e0       	ldi	r25, 0x00	; 0
 9ac:	b3 01       	movw	r22, r6
 9ae:	0e 94 0f 05 	call	0xa1e	; 0xa1e <fputc>
 9b2:	9a 94       	dec	r9
 9b4:	d9 14       	cp	r13, r9
 9b6:	c0 f3       	brcs	.-16     	; 0x9a8 <vfprintf+0x370>
 9b8:	da 94       	dec	r13
 9ba:	f1 01       	movw	r30, r2
 9bc:	ed 0d       	add	r30, r13
 9be:	f1 1d       	adc	r31, r1
 9c0:	80 81       	ld	r24, Z
 9c2:	90 e0       	ldi	r25, 0x00	; 0
 9c4:	b3 01       	movw	r22, r6
 9c6:	0e 94 0f 05 	call	0xa1e	; 0xa1e <fputc>
 9ca:	dd 20       	and	r13, r13
 9cc:	a9 f7       	brne	.-22     	; 0x9b8 <vfprintf+0x380>
 9ce:	06 c0       	rjmp	.+12     	; 0x9dc <vfprintf+0x3a4>
 9d0:	80 e2       	ldi	r24, 0x20	; 32
 9d2:	90 e0       	ldi	r25, 0x00	; 0
 9d4:	b3 01       	movw	r22, r6
 9d6:	0e 94 0f 05 	call	0xa1e	; 0xa1e <fputc>
 9da:	ea 94       	dec	r14
 9dc:	ee 20       	and	r14, r14
 9de:	c1 f7       	brne	.-16     	; 0x9d0 <vfprintf+0x398>
 9e0:	43 ce       	rjmp	.-890    	; 0x668 <vfprintf+0x30>
 9e2:	f3 01       	movw	r30, r6
 9e4:	66 81       	ldd	r22, Z+6	; 0x06
 9e6:	77 81       	ldd	r23, Z+7	; 0x07
 9e8:	cb 01       	movw	r24, r22
 9ea:	2b 96       	adiw	r28, 0x0b	; 11
 9ec:	e2 e1       	ldi	r30, 0x12	; 18
 9ee:	0c 94 b5 05 	jmp	0xb6a	; 0xb6a <__epilogue_restores__>

000009f2 <strnlen_P>:
 9f2:	fc 01       	movw	r30, r24
 9f4:	05 90       	lpm	r0, Z+
 9f6:	61 50       	subi	r22, 0x01	; 1
 9f8:	70 40       	sbci	r23, 0x00	; 0
 9fa:	01 10       	cpse	r0, r1
 9fc:	d8 f7       	brcc	.-10     	; 0x9f4 <strnlen_P+0x2>
 9fe:	80 95       	com	r24
 a00:	90 95       	com	r25
 a02:	8e 0f       	add	r24, r30
 a04:	9f 1f       	adc	r25, r31
 a06:	08 95       	ret

00000a08 <strnlen>:
 a08:	fc 01       	movw	r30, r24
 a0a:	61 50       	subi	r22, 0x01	; 1
 a0c:	70 40       	sbci	r23, 0x00	; 0
 a0e:	01 90       	ld	r0, Z+
 a10:	01 10       	cpse	r0, r1
 a12:	d8 f7       	brcc	.-10     	; 0xa0a <strnlen+0x2>
 a14:	80 95       	com	r24
 a16:	90 95       	com	r25
 a18:	8e 0f       	add	r24, r30
 a1a:	9f 1f       	adc	r25, r31
 a1c:	08 95       	ret

00000a1e <fputc>:
 a1e:	0f 93       	push	r16
 a20:	1f 93       	push	r17
 a22:	cf 93       	push	r28
 a24:	df 93       	push	r29
 a26:	8c 01       	movw	r16, r24
 a28:	eb 01       	movw	r28, r22
 a2a:	8b 81       	ldd	r24, Y+3	; 0x03
 a2c:	81 ff       	sbrs	r24, 1
 a2e:	1b c0       	rjmp	.+54     	; 0xa66 <fputc+0x48>
 a30:	82 ff       	sbrs	r24, 2
 a32:	0d c0       	rjmp	.+26     	; 0xa4e <fputc+0x30>
 a34:	2e 81       	ldd	r18, Y+6	; 0x06
 a36:	3f 81       	ldd	r19, Y+7	; 0x07
 a38:	8c 81       	ldd	r24, Y+4	; 0x04
 a3a:	9d 81       	ldd	r25, Y+5	; 0x05
 a3c:	28 17       	cp	r18, r24
 a3e:	39 07       	cpc	r19, r25
 a40:	64 f4       	brge	.+24     	; 0xa5a <fputc+0x3c>
 a42:	e8 81       	ld	r30, Y
 a44:	f9 81       	ldd	r31, Y+1	; 0x01
 a46:	01 93       	st	Z+, r16
 a48:	f9 83       	std	Y+1, r31	; 0x01
 a4a:	e8 83       	st	Y, r30
 a4c:	06 c0       	rjmp	.+12     	; 0xa5a <fputc+0x3c>
 a4e:	e8 85       	ldd	r30, Y+8	; 0x08
 a50:	f9 85       	ldd	r31, Y+9	; 0x09
 a52:	80 2f       	mov	r24, r16
 a54:	09 95       	icall
 a56:	89 2b       	or	r24, r25
 a58:	31 f4       	brne	.+12     	; 0xa66 <fputc+0x48>
 a5a:	8e 81       	ldd	r24, Y+6	; 0x06
 a5c:	9f 81       	ldd	r25, Y+7	; 0x07
 a5e:	01 96       	adiw	r24, 0x01	; 1
 a60:	9f 83       	std	Y+7, r25	; 0x07
 a62:	8e 83       	std	Y+6, r24	; 0x06
 a64:	02 c0       	rjmp	.+4      	; 0xa6a <fputc+0x4c>
 a66:	0f ef       	ldi	r16, 0xFF	; 255
 a68:	1f ef       	ldi	r17, 0xFF	; 255
 a6a:	c8 01       	movw	r24, r16
 a6c:	df 91       	pop	r29
 a6e:	cf 91       	pop	r28
 a70:	1f 91       	pop	r17
 a72:	0f 91       	pop	r16
 a74:	08 95       	ret

00000a76 <__ultoa_invert>:
 a76:	fa 01       	movw	r30, r20
 a78:	aa 27       	eor	r26, r26
 a7a:	28 30       	cpi	r18, 0x08	; 8
 a7c:	51 f1       	breq	.+84     	; 0xad2 <__ultoa_invert+0x5c>
 a7e:	20 31       	cpi	r18, 0x10	; 16
 a80:	81 f1       	breq	.+96     	; 0xae2 <__ultoa_invert+0x6c>
 a82:	e8 94       	clt
 a84:	6f 93       	push	r22
 a86:	6e 7f       	andi	r22, 0xFE	; 254
 a88:	6e 5f       	subi	r22, 0xFE	; 254
 a8a:	7f 4f       	sbci	r23, 0xFF	; 255
 a8c:	8f 4f       	sbci	r24, 0xFF	; 255
 a8e:	9f 4f       	sbci	r25, 0xFF	; 255
 a90:	af 4f       	sbci	r26, 0xFF	; 255
 a92:	b1 e0       	ldi	r27, 0x01	; 1
 a94:	3e d0       	rcall	.+124    	; 0xb12 <__stack+0x13>
 a96:	b4 e0       	ldi	r27, 0x04	; 4
 a98:	3c d0       	rcall	.+120    	; 0xb12 <__stack+0x13>
 a9a:	67 0f       	add	r22, r23
 a9c:	78 1f       	adc	r23, r24
 a9e:	89 1f       	adc	r24, r25
 aa0:	9a 1f       	adc	r25, r26
 aa2:	a1 1d       	adc	r26, r1
 aa4:	68 0f       	add	r22, r24
 aa6:	79 1f       	adc	r23, r25
 aa8:	8a 1f       	adc	r24, r26
 aaa:	91 1d       	adc	r25, r1
 aac:	a1 1d       	adc	r26, r1
 aae:	6a 0f       	add	r22, r26
 ab0:	71 1d       	adc	r23, r1
 ab2:	81 1d       	adc	r24, r1
 ab4:	91 1d       	adc	r25, r1
 ab6:	a1 1d       	adc	r26, r1
 ab8:	20 d0       	rcall	.+64     	; 0xafa <__ultoa_invert+0x84>
 aba:	09 f4       	brne	.+2      	; 0xabe <__ultoa_invert+0x48>
 abc:	68 94       	set
 abe:	3f 91       	pop	r19
 ac0:	2a e0       	ldi	r18, 0x0A	; 10
 ac2:	26 9f       	mul	r18, r22
 ac4:	11 24       	eor	r1, r1
 ac6:	30 19       	sub	r19, r0
 ac8:	30 5d       	subi	r19, 0xD0	; 208
 aca:	31 93       	st	Z+, r19
 acc:	de f6       	brtc	.-74     	; 0xa84 <__ultoa_invert+0xe>
 ace:	cf 01       	movw	r24, r30
 ad0:	08 95       	ret
 ad2:	46 2f       	mov	r20, r22
 ad4:	47 70       	andi	r20, 0x07	; 7
 ad6:	40 5d       	subi	r20, 0xD0	; 208
 ad8:	41 93       	st	Z+, r20
 ada:	b3 e0       	ldi	r27, 0x03	; 3
 adc:	0f d0       	rcall	.+30     	; 0xafc <__ultoa_invert+0x86>
 ade:	c9 f7       	brne	.-14     	; 0xad2 <__ultoa_invert+0x5c>
 ae0:	f6 cf       	rjmp	.-20     	; 0xace <__ultoa_invert+0x58>
 ae2:	46 2f       	mov	r20, r22
 ae4:	4f 70       	andi	r20, 0x0F	; 15
 ae6:	40 5d       	subi	r20, 0xD0	; 208
 ae8:	4a 33       	cpi	r20, 0x3A	; 58
 aea:	18 f0       	brcs	.+6      	; 0xaf2 <__ultoa_invert+0x7c>
 aec:	49 5d       	subi	r20, 0xD9	; 217
 aee:	31 fd       	sbrc	r19, 1
 af0:	40 52       	subi	r20, 0x20	; 32
 af2:	41 93       	st	Z+, r20
 af4:	02 d0       	rcall	.+4      	; 0xafa <__ultoa_invert+0x84>
 af6:	a9 f7       	brne	.-22     	; 0xae2 <__ultoa_invert+0x6c>
 af8:	ea cf       	rjmp	.-44     	; 0xace <__ultoa_invert+0x58>
 afa:	b4 e0       	ldi	r27, 0x04	; 4
 afc:	a6 95       	lsr	r26
 afe:	97 95       	ror	r25
 b00:	87 95       	ror	r24
 b02:	77 95       	ror	r23
 b04:	67 95       	ror	r22
 b06:	ba 95       	dec	r27
 b08:	c9 f7       	brne	.-14     	; 0xafc <__ultoa_invert+0x86>
 b0a:	00 97       	sbiw	r24, 0x00	; 0
 b0c:	61 05       	cpc	r22, r1
 b0e:	71 05       	cpc	r23, r1
 b10:	08 95       	ret
 b12:	9b 01       	movw	r18, r22
 b14:	ac 01       	movw	r20, r24
 b16:	0a 2e       	mov	r0, r26
 b18:	06 94       	lsr	r0
 b1a:	57 95       	ror	r21
 b1c:	47 95       	ror	r20
 b1e:	37 95       	ror	r19
 b20:	27 95       	ror	r18
 b22:	ba 95       	dec	r27
 b24:	c9 f7       	brne	.-14     	; 0xb18 <__stack+0x19>
 b26:	62 0f       	add	r22, r18
 b28:	73 1f       	adc	r23, r19
 b2a:	84 1f       	adc	r24, r20
 b2c:	95 1f       	adc	r25, r21
 b2e:	a0 1d       	adc	r26, r0
 b30:	08 95       	ret

00000b32 <__prologue_saves__>:
 b32:	2f 92       	push	r2
 b34:	3f 92       	push	r3
 b36:	4f 92       	push	r4
 b38:	5f 92       	push	r5
 b3a:	6f 92       	push	r6
 b3c:	7f 92       	push	r7
 b3e:	8f 92       	push	r8
 b40:	9f 92       	push	r9
 b42:	af 92       	push	r10
 b44:	bf 92       	push	r11
 b46:	cf 92       	push	r12
 b48:	df 92       	push	r13
 b4a:	ef 92       	push	r14
 b4c:	ff 92       	push	r15
 b4e:	0f 93       	push	r16
 b50:	1f 93       	push	r17
 b52:	cf 93       	push	r28
 b54:	df 93       	push	r29
 b56:	cd b7       	in	r28, 0x3d	; 61
 b58:	de b7       	in	r29, 0x3e	; 62
 b5a:	ca 1b       	sub	r28, r26
 b5c:	db 0b       	sbc	r29, r27
 b5e:	0f b6       	in	r0, 0x3f	; 63
 b60:	f8 94       	cli
 b62:	de bf       	out	0x3e, r29	; 62
 b64:	0f be       	out	0x3f, r0	; 63
 b66:	cd bf       	out	0x3d, r28	; 61
 b68:	09 94       	ijmp

00000b6a <__epilogue_restores__>:
 b6a:	2a 88       	ldd	r2, Y+18	; 0x12
 b6c:	39 88       	ldd	r3, Y+17	; 0x11
 b6e:	48 88       	ldd	r4, Y+16	; 0x10
 b70:	5f 84       	ldd	r5, Y+15	; 0x0f
 b72:	6e 84       	ldd	r6, Y+14	; 0x0e
 b74:	7d 84       	ldd	r7, Y+13	; 0x0d
 b76:	8c 84       	ldd	r8, Y+12	; 0x0c
 b78:	9b 84       	ldd	r9, Y+11	; 0x0b
 b7a:	aa 84       	ldd	r10, Y+10	; 0x0a
 b7c:	b9 84       	ldd	r11, Y+9	; 0x09
 b7e:	c8 84       	ldd	r12, Y+8	; 0x08
 b80:	df 80       	ldd	r13, Y+7	; 0x07
 b82:	ee 80       	ldd	r14, Y+6	; 0x06
 b84:	fd 80       	ldd	r15, Y+5	; 0x05
 b86:	0c 81       	ldd	r16, Y+4	; 0x04
 b88:	1b 81       	ldd	r17, Y+3	; 0x03
 b8a:	aa 81       	ldd	r26, Y+2	; 0x02
 b8c:	b9 81       	ldd	r27, Y+1	; 0x01
 b8e:	ce 0f       	add	r28, r30
 b90:	d1 1d       	adc	r29, r1
 b92:	0f b6       	in	r0, 0x3f	; 63
 b94:	f8 94       	cli
 b96:	de bf       	out	0x3e, r29	; 62
 b98:	0f be       	out	0x3f, r0	; 63
 b9a:	cd bf       	out	0x3d, r28	; 61
 b9c:	ed 01       	movw	r28, r26
 b9e:	08 95       	ret

00000ba0 <_exit>:
 ba0:	f8 94       	cli

00000ba2 <__stop_program>:
 ba2:	ff cf       	rjmp	.-2      	; 0xba2 <__stop_program>
