

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_16_2'
================================================================
* Date:           Mon Aug 12 18:49:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BNNKernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.046 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      105|      105|  0.530 us|  0.530 us|  105|  105|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_2  |      103|      103|         5|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     174|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     174|    156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_107_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln17_fu_117_p2   |         +|   0|  0|  17|          14|          14|
    |add_ln19_fu_150_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln16_fu_101_p2  |      icmp|   0|  0|  14|           7|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln19_fu_134_p2   |       xor|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  88|          62|          56|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    7|         14|
    |j_fu_40                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln17_reg_166                  |  14|   0|   14|          0|
    |add_ln19_reg_202                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |gold_addr_reg_181                 |  14|   0|   14|          0|
    |gold_load_reg_197                 |  32|   0|   32|          0|
    |in_load_reg_187                   |   1|   0|    1|          0|
    |j_fu_40                           |   7|   0|    7|          0|
    |w_load_reg_192                    |   1|   0|    1|          0|
    |gold_addr_reg_181                 |  64|  32|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 174|  32|  124|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_16_2|  return value|
|phi_mul1       |   in|   14|     ap_none|                       phi_mul1|        scalar|
|in_r_address0  |  out|   14|   ap_memory|                           in_r|         array|
|in_r_ce0       |  out|    1|   ap_memory|                           in_r|         array|
|in_r_q0        |   in|    1|   ap_memory|                           in_r|         array|
|w_address0     |  out|   14|   ap_memory|                              w|         array|
|w_ce0          |  out|    1|   ap_memory|                              w|         array|
|w_q0           |   in|    1|   ap_memory|                              w|         array|
|gold_address0  |  out|   14|   ap_memory|                           gold|         array|
|gold_ce0       |  out|    1|   ap_memory|                           gold|         array|
|gold_we0       |  out|    1|   ap_memory|                           gold|         array|
|gold_d0        |  out|   32|   ap_memory|                           gold|         array|
|gold_address1  |  out|   14|   ap_memory|                           gold|         array|
|gold_ce1       |  out|    1|   ap_memory|                           gold|         array|
|gold_q1        |   in|   32|   ap_memory|                           gold|         array|
+---------------+-----+-----+------------+-------------------------------+--------------+

