{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707714638485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707714638485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 00:10:38 2024 " "Processing started: Mon Feb 12 00:10:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707714638485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1707714638485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1707714638486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1707714638650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1707714638650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder_tb-tb_arch " "Found design unit 1: Encoder_tb-tb_arch" {  } { { "Encoder_tb.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Encoder_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder_tb " "Found entity 1: Encoder_tb" {  } { { "Encoder_tb.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Encoder_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707714642759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_tb-tb_arch " "Found design unit 1: Register_tb-tb_arch" {  } { { "Register_tb.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Register_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642760 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_tb " "Found entity 1: Register_tb" {  } { { "Register_tb.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Register_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707714642760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707714642761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavioral " "Found design unit 1: Decoder-Behavioral" {  } { { "Decoder.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642761 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707714642761 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Mux.vhd " "Entity \"mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Mux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1707714642762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "Mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642762 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "Mux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707714642762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-rtl " "Found design unit 1: demux-rtl" {  } { { "Demux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Demux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642763 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "Demux.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Demux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707714642763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Behavioral " "Found design unit 1: Reg-Behavioral" {  } { { "Register.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Register.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642763 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Register.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707714642763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-rtl " "Found design unit 1: encoder-rtl" {  } { { "Encoder.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Encoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642764 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "Encoder.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Encoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707714642764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4to1_tb-Mux4to1_tb_arch " "Found design unit 1: Mux4to1_tb-Mux4to1_tb_arch" {  } { { "Mux_tb.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Mux_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642764 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_tb " "Found entity 1: Mux4to1_tb" {  } { { "Mux_tb.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Mux_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707714642764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1707714642764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Encoder_tb " "Elaborating entity \"Encoder_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1707714642779 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ia_signal Encoder_tb.vhd(13) " "Verilog HDL or VHDL warning at Encoder_tb.vhd(13): object \"ia_signal\" assigned a value but never read" {  } { { "Encoder_tb.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Encoder_tb.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1707714642779 "|Encoder_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "Encoder_tb.vhd(31) " "VHDL Wait Statement error at Encoder_tb.vhd(31): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "Encoder_tb.vhd" "" { Text "C:/Users/coler/Documents/uf/spring24/dd/dd_lab1/P1/Encoder_tb.vhd" 31 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Design Software" 0 -1 1707714642780 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1707714642780 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707714642813 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 12 00:10:42 2024 " "Processing ended: Mon Feb 12 00:10:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707714642813 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707714642813 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707714642813 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1707714642813 ""}
