// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _aes_decrypt_HH_
#define _aes_decrypt_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "aes_invMain.h"
#include "expandKey.h"
#include "aes_decrypt_expaneOg.h"
#include "aes_decrypt_block.h"

namespace ap_rtl {

struct aes_decrypt : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<8> > input_r_q0;
    sc_out< sc_lv<4> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<8> > output_r_d0;
    sc_out< sc_lv<4> > key_address0;
    sc_out< sc_logic > key_ce0;
    sc_in< sc_lv<8> > key_q0;


    // Module declarations
    aes_decrypt(sc_module_name name);
    SC_HAS_PROCESS(aes_decrypt);

    ~aes_decrypt();

    sc_trace_file* mVcdFile;

    aes_decrypt_expaneOg* expandedKey_U;
    aes_decrypt_block* block_U;
    aes_invMain* grp_aes_invMain_fu_133;
    expandKey* grp_expandKey_fu_141;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > zext_ln71_fu_152_p1;
    sc_signal< sc_lv<4> > zext_ln71_reg_302;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<3> > i_fu_162_p2;
    sc_signal< sc_lv<3> > i_reg_310;
    sc_signal< sc_lv<4> > shl_ln_fu_172_p3;
    sc_signal< sc_lv<4> > shl_ln_reg_315;
    sc_signal< sc_lv<1> > icmp_ln71_fu_156_p2;
    sc_signal< sc_lv<3> > j_fu_190_p2;
    sc_signal< sc_lv<3> > j_reg_323;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln74_fu_184_p2;
    sc_signal< sc_lv<4> > add_ln76_1_fu_218_p2;
    sc_signal< sc_lv<4> > add_ln76_1_reg_333;
    sc_signal< sc_lv<4> > zext_ln87_fu_227_p1;
    sc_signal< sc_lv<4> > zext_ln87_reg_338;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<3> > i_10_fu_237_p2;
    sc_signal< sc_lv<3> > i_10_reg_346;
    sc_signal< sc_lv<4> > shl_ln2_fu_247_p3;
    sc_signal< sc_lv<4> > shl_ln2_reg_351;
    sc_signal< sc_lv<1> > icmp_ln87_fu_231_p2;
    sc_signal< sc_lv<3> > j_3_fu_265_p2;
    sc_signal< sc_lv<3> > j_3_reg_359;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln90_fu_259_p2;
    sc_signal< sc_lv<4> > add_ln92_1_fu_293_p2;
    sc_signal< sc_lv<4> > add_ln92_1_reg_369;
    sc_signal< sc_lv<8> > expandedKey_address0;
    sc_signal< sc_logic > expandedKey_ce0;
    sc_signal< sc_logic > expandedKey_we0;
    sc_signal< sc_lv<8> > expandedKey_q0;
    sc_signal< sc_lv<4> > block_address0;
    sc_signal< sc_logic > block_ce0;
    sc_signal< sc_logic > block_we0;
    sc_signal< sc_lv<8> > block_d0;
    sc_signal< sc_lv<8> > block_q0;
    sc_signal< sc_logic > block_ce1;
    sc_signal< sc_logic > block_we1;
    sc_signal< sc_lv<8> > block_q1;
    sc_signal< sc_logic > grp_aes_invMain_fu_133_ap_start;
    sc_signal< sc_logic > grp_aes_invMain_fu_133_ap_done;
    sc_signal< sc_logic > grp_aes_invMain_fu_133_ap_idle;
    sc_signal< sc_logic > grp_aes_invMain_fu_133_ap_ready;
    sc_signal< sc_lv<4> > grp_aes_invMain_fu_133_state_address0;
    sc_signal< sc_logic > grp_aes_invMain_fu_133_state_ce0;
    sc_signal< sc_logic > grp_aes_invMain_fu_133_state_we0;
    sc_signal< sc_lv<8> > grp_aes_invMain_fu_133_state_d0;
    sc_signal< sc_lv<4> > grp_aes_invMain_fu_133_state_address1;
    sc_signal< sc_logic > grp_aes_invMain_fu_133_state_ce1;
    sc_signal< sc_logic > grp_aes_invMain_fu_133_state_we1;
    sc_signal< sc_lv<8> > grp_aes_invMain_fu_133_state_d1;
    sc_signal< sc_lv<8> > grp_aes_invMain_fu_133_expandedKey_address0;
    sc_signal< sc_logic > grp_aes_invMain_fu_133_expandedKey_ce0;
    sc_signal< sc_logic > grp_expandKey_fu_141_ap_start;
    sc_signal< sc_logic > grp_expandKey_fu_141_ap_done;
    sc_signal< sc_logic > grp_expandKey_fu_141_ap_idle;
    sc_signal< sc_logic > grp_expandKey_fu_141_ap_ready;
    sc_signal< sc_lv<8> > grp_expandKey_fu_141_expandedKey_address0;
    sc_signal< sc_logic > grp_expandKey_fu_141_expandedKey_ce0;
    sc_signal< sc_logic > grp_expandKey_fu_141_expandedKey_we0;
    sc_signal< sc_lv<8> > grp_expandKey_fu_141_expandedKey_d0;
    sc_signal< sc_lv<4> > grp_expandKey_fu_141_key_address0;
    sc_signal< sc_logic > grp_expandKey_fu_141_key_ce0;
    sc_signal< sc_lv<3> > i_0_reg_89;
    sc_signal< sc_lv<3> > j_0_reg_100;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > i_1_reg_111;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > j_1_reg_122;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_aes_invMain_fu_133_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_expandKey_fu_141_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<64> > zext_ln76_fu_201_p1;
    sc_signal< sc_lv<64> > zext_ln76_1_fu_223_p1;
    sc_signal< sc_lv<64> > zext_ln92_fu_288_p1;
    sc_signal< sc_lv<64> > zext_ln92_1_fu_298_p1;
    sc_signal< sc_lv<2> > trunc_ln76_fu_168_p1;
    sc_signal< sc_lv<4> > zext_ln74_fu_180_p1;
    sc_signal< sc_lv<4> > add_ln76_fu_196_p2;
    sc_signal< sc_lv<2> > trunc_ln76_1_fu_206_p1;
    sc_signal< sc_lv<4> > shl_ln76_1_fu_210_p3;
    sc_signal< sc_lv<2> > trunc_ln92_fu_243_p1;
    sc_signal< sc_lv<2> > trunc_ln92_1_fu_271_p1;
    sc_signal< sc_lv<4> > shl_ln92_1_fu_275_p3;
    sc_signal< sc_lv<4> > add_ln92_fu_283_p2;
    sc_signal< sc_lv<4> > zext_ln90_fu_255_p1;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln76_1_fu_218_p2();
    void thread_add_ln76_fu_196_p2();
    void thread_add_ln92_1_fu_293_p2();
    void thread_add_ln92_fu_283_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_block_address0();
    void thread_block_ce0();
    void thread_block_ce1();
    void thread_block_d0();
    void thread_block_we0();
    void thread_block_we1();
    void thread_expandedKey_address0();
    void thread_expandedKey_ce0();
    void thread_expandedKey_we0();
    void thread_grp_aes_invMain_fu_133_ap_start();
    void thread_grp_expandKey_fu_141_ap_start();
    void thread_i_10_fu_237_p2();
    void thread_i_fu_162_p2();
    void thread_icmp_ln71_fu_156_p2();
    void thread_icmp_ln74_fu_184_p2();
    void thread_icmp_ln87_fu_231_p2();
    void thread_icmp_ln90_fu_259_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_j_3_fu_265_p2();
    void thread_j_fu_190_p2();
    void thread_key_address0();
    void thread_key_ce0();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_shl_ln2_fu_247_p3();
    void thread_shl_ln76_1_fu_210_p3();
    void thread_shl_ln92_1_fu_275_p3();
    void thread_shl_ln_fu_172_p3();
    void thread_trunc_ln76_1_fu_206_p1();
    void thread_trunc_ln76_fu_168_p1();
    void thread_trunc_ln92_1_fu_271_p1();
    void thread_trunc_ln92_fu_243_p1();
    void thread_zext_ln71_fu_152_p1();
    void thread_zext_ln74_fu_180_p1();
    void thread_zext_ln76_1_fu_223_p1();
    void thread_zext_ln76_fu_201_p1();
    void thread_zext_ln87_fu_227_p1();
    void thread_zext_ln90_fu_255_p1();
    void thread_zext_ln92_1_fu_298_p1();
    void thread_zext_ln92_fu_288_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
