Classic Timing Analyzer report for DDJS
Thu Jul 16 14:47:41 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK1HZ'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                           ;
+------------------------------+-------+---------------+----------------------------------+-------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From  ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.128 ns                         ; DDBZ  ; MS[2]    ; --         ; CLK1HZ   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.476 ns                         ; FG[2] ; DDSJ[10] ; CLK1HZ     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.370 ns                        ; DDBZ  ; MG[2]    ; --         ; CLK1HZ   ; 0            ;
; Clock Setup: 'CLK1HZ'        ; N/A   ; None          ; 248.94 MHz ( period = 4.017 ns ) ; MS[0] ; FS[2]    ; CLK1HZ     ; CLK1HZ   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;       ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK1HZ          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK1HZ'                                                                                                                                                              ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 248.94 MHz ( period = 4.017 ns )               ; MS[0] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.761 ns                ;
; N/A   ; 248.94 MHz ( period = 4.017 ns )               ; MS[0] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.761 ns                ;
; N/A   ; 248.94 MHz ( period = 4.017 ns )               ; MS[0] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.761 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; FG[2] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.734 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; FG[2] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.734 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; FG[2] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.734 ns                ;
; N/A   ; 251.83 MHz ( period = 3.971 ns )               ; FG[1] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 251.83 MHz ( period = 3.971 ns )               ; FG[1] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 251.83 MHz ( period = 3.971 ns )               ; FG[1] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.706 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns )               ; MS[0] ; FG[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.666 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns )               ; MS[0] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.666 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns )               ; MS[0] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.666 ns                ;
; N/A   ; 259.67 MHz ( period = 3.851 ns )               ; MG[3] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.586 ns                ;
; N/A   ; 259.67 MHz ( period = 3.851 ns )               ; MG[3] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.586 ns                ;
; N/A   ; 259.67 MHz ( period = 3.851 ns )               ; MG[3] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.586 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; MG[1] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.572 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; MG[1] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.572 ns                ;
; N/A   ; 260.62 MHz ( period = 3.837 ns )               ; MG[1] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.572 ns                ;
; N/A   ; 260.96 MHz ( period = 3.832 ns )               ; FG[3] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 260.96 MHz ( period = 3.832 ns )               ; FG[3] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 260.96 MHz ( period = 3.832 ns )               ; FG[3] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 264.13 MHz ( period = 3.786 ns )               ; MG[3] ; MS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.513 ns                ;
; N/A   ; 264.13 MHz ( period = 3.786 ns )               ; MG[3] ; MS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.513 ns                ;
; N/A   ; 264.13 MHz ( period = 3.786 ns )               ; MG[3] ; MS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.513 ns                ;
; N/A   ; 265.04 MHz ( period = 3.773 ns )               ; MS[1] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.517 ns                ;
; N/A   ; 265.04 MHz ( period = 3.773 ns )               ; MS[1] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.517 ns                ;
; N/A   ; 265.04 MHz ( period = 3.773 ns )               ; MS[1] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.517 ns                ;
; N/A   ; 265.11 MHz ( period = 3.772 ns )               ; MG[1] ; MS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 265.11 MHz ( period = 3.772 ns )               ; MG[1] ; MS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 265.11 MHz ( period = 3.772 ns )               ; MG[1] ; MS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; MG[3] ; FG[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; MG[3] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; MG[3] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.492 ns                ;
; N/A   ; 267.24 MHz ( period = 3.742 ns )               ; MG[1] ; FG[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.478 ns                ;
; N/A   ; 267.24 MHz ( period = 3.742 ns )               ; MG[1] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.478 ns                ;
; N/A   ; 267.24 MHz ( period = 3.742 ns )               ; MG[1] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.478 ns                ;
; N/A   ; 269.91 MHz ( period = 3.705 ns )               ; MS[0] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.450 ns                ;
; N/A   ; 271.22 MHz ( period = 3.687 ns )               ; FG[2] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.423 ns                ;
; N/A   ; 271.96 MHz ( period = 3.677 ns )               ; MS[1] ; FG[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.422 ns                ;
; N/A   ; 271.96 MHz ( period = 3.677 ns )               ; MS[1] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.422 ns                ;
; N/A   ; 271.96 MHz ( period = 3.677 ns )               ; MS[1] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.422 ns                ;
; N/A   ; 272.26 MHz ( period = 3.673 ns )               ; FG[0] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.408 ns                ;
; N/A   ; 272.26 MHz ( period = 3.673 ns )               ; FG[0] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.408 ns                ;
; N/A   ; 272.26 MHz ( period = 3.673 ns )               ; FG[0] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.408 ns                ;
; N/A   ; 272.63 MHz ( period = 3.668 ns )               ; MS[2] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 272.63 MHz ( period = 3.668 ns )               ; MS[2] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 272.63 MHz ( period = 3.668 ns )               ; MS[2] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 273.30 MHz ( period = 3.659 ns )               ; FG[1] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 276.01 MHz ( period = 3.623 ns )               ; MG[0] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.01 MHz ( period = 3.623 ns )               ; MG[0] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 276.01 MHz ( period = 3.623 ns )               ; MG[0] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.358 ns                ;
; N/A   ; 279.96 MHz ( period = 3.572 ns )               ; MS[2] ; FG[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.317 ns                ;
; N/A   ; 279.96 MHz ( period = 3.572 ns )               ; MS[2] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.317 ns                ;
; N/A   ; 279.96 MHz ( period = 3.572 ns )               ; MS[2] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.317 ns                ;
; N/A   ; 281.06 MHz ( period = 3.558 ns )               ; MG[0] ; MS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 281.06 MHz ( period = 3.558 ns )               ; MG[0] ; MS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 281.06 MHz ( period = 3.558 ns )               ; MG[0] ; MS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.285 ns                ;
; N/A   ; 282.57 MHz ( period = 3.539 ns )               ; MG[3] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.275 ns                ;
; N/A   ; 283.45 MHz ( period = 3.528 ns )               ; MG[0] ; FG[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 283.45 MHz ( period = 3.528 ns )               ; MG[0] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 283.45 MHz ( period = 3.528 ns )               ; MG[0] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.264 ns                ;
; N/A   ; 283.69 MHz ( period = 3.525 ns )               ; MG[1] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 284.09 MHz ( period = 3.520 ns )               ; FG[3] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.256 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; MG[2] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; MG[2] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; MG[2] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 288.93 MHz ( period = 3.461 ns )               ; MS[1] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.206 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; MG[2] ; MS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.133 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; MG[2] ; MS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.133 ns                ;
; N/A   ; 293.60 MHz ( period = 3.406 ns )               ; MG[2] ; MS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.133 ns                ;
; N/A   ; 296.21 MHz ( period = 3.376 ns )               ; MG[2] ; FG[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.112 ns                ;
; N/A   ; 296.21 MHz ( period = 3.376 ns )               ; MG[2] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.112 ns                ;
; N/A   ; 296.21 MHz ( period = 3.376 ns )               ; MG[2] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.112 ns                ;
; N/A   ; 297.53 MHz ( period = 3.361 ns )               ; FG[0] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.097 ns                ;
; N/A   ; 297.97 MHz ( period = 3.356 ns )               ; MS[2] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; MS[2] ; MS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.073 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; MG[0] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; 303.12 MHz ( period = 3.299 ns )               ; MS[3] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.034 ns                ;
; N/A   ; 303.12 MHz ( period = 3.299 ns )               ; MS[3] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.034 ns                ;
; N/A   ; 303.12 MHz ( period = 3.299 ns )               ; MS[3] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 3.034 ns                ;
; N/A   ; 312.21 MHz ( period = 3.203 ns )               ; MS[3] ; FG[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; 312.21 MHz ( period = 3.203 ns )               ; MS[3] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; 312.21 MHz ( period = 3.203 ns )               ; MS[3] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.939 ns                ;
; N/A   ; 316.56 MHz ( period = 3.159 ns )               ; MG[2] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.895 ns                ;
; N/A   ; 316.86 MHz ( period = 3.156 ns )               ; FG[0] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; 330.47 MHz ( period = 3.026 ns )               ; MG[1] ; MG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.762 ns                ;
; N/A   ; 334.78 MHz ( period = 2.987 ns )               ; MS[3] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.723 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[1] ; MS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.530 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[3] ; MS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.472 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[1] ; MS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.458 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[1] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[0] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.394 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[0] ; MS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.366 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[3] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.249 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[0] ; MS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[1] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.235 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[0] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[1] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.150 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[1] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.106 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[2] ; MS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.092 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[2] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[0] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 2.021 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[0] ; MG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.923 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[0] ; MG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[0] ; MG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.918 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[0] ; MS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[0] ; MS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[2] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.869 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[3] ; MG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[3] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[3] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.533 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[3] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[2] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.495 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[3] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[3] ; MS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.448 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[3] ; MS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[2] ; MG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.401 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[0] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[0] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[1] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[1] ; MS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[1] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[2] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[2] ; MS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[2] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.063 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[2] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[1] ; MG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[2] ; MG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[0] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[0] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[0] ; MG[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[1] ; MG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[3] ; MG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MG[2] ; MG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[0] ; MS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[1] ; MS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[2] ; MS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; MS[3] ; MS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[0] ; FG[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[1] ; FG[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[3] ; FG[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FG[2] ; FG[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[0] ; FS[0] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[1] ; FS[1] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[3] ; FS[3] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; FS[2] ; FS[2] ; CLK1HZ     ; CLK1HZ   ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 7.128 ns   ; DDBZ ; MS[0] ; CLK1HZ   ;
; N/A   ; None         ; 7.128 ns   ; DDBZ ; MS[1] ; CLK1HZ   ;
; N/A   ; None         ; 7.128 ns   ; DDBZ ; MS[2] ; CLK1HZ   ;
; N/A   ; None         ; 6.757 ns   ; DDBZ ; FS[0] ; CLK1HZ   ;
; N/A   ; None         ; 6.757 ns   ; DDBZ ; FS[1] ; CLK1HZ   ;
; N/A   ; None         ; 6.757 ns   ; DDBZ ; FS[2] ; CLK1HZ   ;
; N/A   ; None         ; 6.661 ns   ; DDBZ ; FG[0] ; CLK1HZ   ;
; N/A   ; None         ; 6.661 ns   ; DDBZ ; FG[1] ; CLK1HZ   ;
; N/A   ; None         ; 6.661 ns   ; DDBZ ; FG[3] ; CLK1HZ   ;
; N/A   ; None         ; 6.445 ns   ; DDBZ ; FS[3] ; CLK1HZ   ;
; N/A   ; None         ; 6.376 ns   ; DDBZ ; FG[2] ; CLK1HZ   ;
; N/A   ; None         ; 6.203 ns   ; DDBZ ; MS[3] ; CLK1HZ   ;
; N/A   ; None         ; 5.714 ns   ; DDBZ ; MG[0] ; CLK1HZ   ;
; N/A   ; None         ; 5.714 ns   ; DDBZ ; MG[1] ; CLK1HZ   ;
; N/A   ; None         ; 5.714 ns   ; DDBZ ; MG[3] ; CLK1HZ   ;
; N/A   ; None         ; 5.636 ns   ; DDBZ ; MG[2] ; CLK1HZ   ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-------+----------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To       ; From Clock ;
+-------+--------------+------------+-------+----------+------------+
; N/A   ; None         ; 9.476 ns   ; FG[2] ; DDSJ[10] ; CLK1HZ     ;
; N/A   ; None         ; 9.065 ns   ; MG[2] ; DDSJ[2]  ; CLK1HZ     ;
; N/A   ; None         ; 8.836 ns   ; MG[1] ; DDSJ[1]  ; CLK1HZ     ;
; N/A   ; None         ; 8.746 ns   ; FS[0] ; DDSJ[12] ; CLK1HZ     ;
; N/A   ; None         ; 8.413 ns   ; MG[0] ; DDSJ[0]  ; CLK1HZ     ;
; N/A   ; None         ; 8.355 ns   ; FS[3] ; DDSJ[15] ; CLK1HZ     ;
; N/A   ; None         ; 8.245 ns   ; FG[0] ; DDSJ[8]  ; CLK1HZ     ;
; N/A   ; None         ; 8.032 ns   ; FG[3] ; DDSJ[11] ; CLK1HZ     ;
; N/A   ; None         ; 8.011 ns   ; MG[3] ; DDSJ[3]  ; CLK1HZ     ;
; N/A   ; None         ; 7.996 ns   ; MS[0] ; DDSJ[4]  ; CLK1HZ     ;
; N/A   ; None         ; 7.983 ns   ; MS[1] ; DDSJ[5]  ; CLK1HZ     ;
; N/A   ; None         ; 7.980 ns   ; MS[2] ; DDSJ[6]  ; CLK1HZ     ;
; N/A   ; None         ; 7.677 ns   ; MS[3] ; DDSJ[7]  ; CLK1HZ     ;
; N/A   ; None         ; 7.664 ns   ; FS[1] ; DDSJ[13] ; CLK1HZ     ;
; N/A   ; None         ; 7.659 ns   ; FG[1] ; DDSJ[9]  ; CLK1HZ     ;
; N/A   ; None         ; 7.627 ns   ; FS[2] ; DDSJ[14] ; CLK1HZ     ;
+-------+--------------+------------+-------+----------+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -5.370 ns ; DDBZ ; MG[2] ; CLK1HZ   ;
; N/A           ; None        ; -5.448 ns ; DDBZ ; MG[0] ; CLK1HZ   ;
; N/A           ; None        ; -5.448 ns ; DDBZ ; MG[1] ; CLK1HZ   ;
; N/A           ; None        ; -5.448 ns ; DDBZ ; MG[3] ; CLK1HZ   ;
; N/A           ; None        ; -5.937 ns ; DDBZ ; MS[3] ; CLK1HZ   ;
; N/A           ; None        ; -6.110 ns ; DDBZ ; FG[2] ; CLK1HZ   ;
; N/A           ; None        ; -6.179 ns ; DDBZ ; FS[3] ; CLK1HZ   ;
; N/A           ; None        ; -6.395 ns ; DDBZ ; FG[0] ; CLK1HZ   ;
; N/A           ; None        ; -6.395 ns ; DDBZ ; FG[1] ; CLK1HZ   ;
; N/A           ; None        ; -6.395 ns ; DDBZ ; FG[3] ; CLK1HZ   ;
; N/A           ; None        ; -6.491 ns ; DDBZ ; FS[0] ; CLK1HZ   ;
; N/A           ; None        ; -6.491 ns ; DDBZ ; FS[1] ; CLK1HZ   ;
; N/A           ; None        ; -6.491 ns ; DDBZ ; FS[2] ; CLK1HZ   ;
; N/A           ; None        ; -6.862 ns ; DDBZ ; MS[0] ; CLK1HZ   ;
; N/A           ; None        ; -6.862 ns ; DDBZ ; MS[1] ; CLK1HZ   ;
; N/A           ; None        ; -6.862 ns ; DDBZ ; MS[2] ; CLK1HZ   ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jul 16 14:47:40 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDJS -c DDJS --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK1HZ" is an undefined clock
Info: Clock "CLK1HZ" has Internal fmax of 248.94 MHz between source register "MS[0]" and destination register "FS[0]" (period= 4.017 ns)
    Info: + Longest register to register delay is 3.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y18_N9; Fanout = 6; REG Node = 'MS[0]'
        Info: 2: + IC(1.129 ns) + CELL(0.571 ns) = 1.700 ns; Loc. = LCCOMB_X14_Y18_N28; Fanout = 3; COMB Node = 'Equal1~0'
        Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 2.284 ns; Loc. = LCCOMB_X14_Y18_N20; Fanout = 4; COMB Node = 'FS[0]~16'
        Info: 4: + IC(0.622 ns) + CELL(0.855 ns) = 3.761 ns; Loc. = LCFF_X13_Y18_N1; Fanout = 5; REG Node = 'FS[0]'
        Info: Total cell delay = 1.632 ns ( 43.39 % )
        Info: Total interconnect delay = 2.129 ns ( 56.61 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "CLK1HZ" to destination register is 2.831 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK1HZ'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK1HZ~clkctrl'
            Info: 3: + IC(0.936 ns) + CELL(0.666 ns) = 2.831 ns; Loc. = LCFF_X13_Y18_N1; Fanout = 5; REG Node = 'FS[0]'
            Info: Total cell delay = 1.756 ns ( 62.03 % )
            Info: Total interconnect delay = 1.075 ns ( 37.97 % )
        Info: - Longest clock path from clock "CLK1HZ" to source register is 2.823 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK1HZ'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK1HZ~clkctrl'
            Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.823 ns; Loc. = LCFF_X10_Y18_N9; Fanout = 6; REG Node = 'MS[0]'
            Info: Total cell delay = 1.756 ns ( 62.20 % )
            Info: Total interconnect delay = 1.067 ns ( 37.80 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "MS[0]" (data pin = "DDBZ", clock pin = "CLK1HZ") is 7.128 ns
    Info: + Longest pin to register delay is 9.991 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_141; Fanout = 9; PIN Node = 'DDBZ'
        Info: 2: + IC(6.843 ns) + CELL(0.366 ns) = 8.143 ns; Loc. = LCCOMB_X14_Y18_N8; Fanout = 3; COMB Node = 'MS[0]~8'
        Info: 3: + IC(0.993 ns) + CELL(0.855 ns) = 9.991 ns; Loc. = LCFF_X10_Y18_N9; Fanout = 6; REG Node = 'MS[0]'
        Info: Total cell delay = 2.155 ns ( 21.57 % )
        Info: Total interconnect delay = 7.836 ns ( 78.43 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK1HZ" to destination register is 2.823 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK1HZ'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK1HZ~clkctrl'
        Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.823 ns; Loc. = LCFF_X10_Y18_N9; Fanout = 6; REG Node = 'MS[0]'
        Info: Total cell delay = 1.756 ns ( 62.20 % )
        Info: Total interconnect delay = 1.067 ns ( 37.80 % )
Info: tco from clock "CLK1HZ" to destination pin "DDSJ[10]" through register "FG[2]" is 9.476 ns
    Info: + Longest clock path from clock "CLK1HZ" to source register is 2.832 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK1HZ'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK1HZ~clkctrl'
        Info: 3: + IC(0.937 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X14_Y18_N3; Fanout = 5; REG Node = 'FG[2]'
        Info: Total cell delay = 1.756 ns ( 62.01 % )
        Info: Total interconnect delay = 1.076 ns ( 37.99 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.340 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N3; Fanout = 5; REG Node = 'FG[2]'
        Info: 2: + IC(3.104 ns) + CELL(3.236 ns) = 6.340 ns; Loc. = PIN_51; Fanout = 0; PIN Node = 'DDSJ[10]'
        Info: Total cell delay = 3.236 ns ( 51.04 % )
        Info: Total interconnect delay = 3.104 ns ( 48.96 % )
Info: th for register "MG[2]" (data pin = "DDBZ", clock pin = "CLK1HZ") is -5.370 ns
    Info: + Longest clock path from clock "CLK1HZ" to destination register is 2.832 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK1HZ'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK1HZ~clkctrl'
        Info: 3: + IC(0.937 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X14_Y18_N13; Fanout = 5; REG Node = 'MG[2]'
        Info: Total cell delay = 1.756 ns ( 62.01 % )
        Info: Total interconnect delay = 1.076 ns ( 37.99 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.508 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_141; Fanout = 9; PIN Node = 'DDBZ'
        Info: 2: + IC(6.842 ns) + CELL(0.624 ns) = 8.400 ns; Loc. = LCCOMB_X14_Y18_N12; Fanout = 1; COMB Node = 'MG[2]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.508 ns; Loc. = LCFF_X14_Y18_N13; Fanout = 5; REG Node = 'MG[2]'
        Info: Total cell delay = 1.666 ns ( 19.58 % )
        Info: Total interconnect delay = 6.842 ns ( 80.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 218 megabytes
    Info: Processing ended: Thu Jul 16 14:47:41 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


