INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sdup/lab/6/Lab6/Lab6.sim/sim_1/synth/timing/xsim/mul24_comb_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul24_comb
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/6/Lab6/Lab6.srcs/sim_1/new/mul24_comb_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul24_comb_tb
