Analysis & Synthesis report for main
Mon May 18 20:00:36 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |main|state
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated
 12. Source assignments for ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1
 13. Source assignments for ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated
 14. Source assignments for ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1
 15. Parameter Settings for User Entity Instance: Top-level Entity: |main
 16. Parameter Settings for User Entity Instance: ram:ram_a|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: ram:ram_b|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "ram:ram_b"
 20. Port Connectivity Checks: "ram:ram_a"
 21. Port Connectivity Checks: "address:rd_addr_counter"
 22. Port Connectivity Checks: "address:wr_addr_counter"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 18 20:00:36 2009    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; main                                     ;
; Top-level Entity Name              ; main                                     ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 85                                       ;
;     Total combinational functions  ; 85                                       ;
;     Dedicated logic registers      ; 44                                       ;
; Total registers                    ; 44                                       ;
; Total pins                         ; 57                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 8,192                                    ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C5T144C8        ;                    ;
; Top-level entity name                                          ; main               ; main               ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                          ; On                 ; Off                ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+
; ram.v                            ; yes             ; User Wizard-Generated File   ; D:/Êý×Ö´æ´¢Ê¾²¨Æ÷/FPGA/ram.v                                    ;
; main.v                           ; yes             ; User Verilog HDL File        ; D:/Êý×Ö´æ´¢Ê¾²¨Æ÷/FPGA/main.v                                   ;
; clock.v                          ; yes             ; User Verilog HDL File        ; D:/Êý×Ö´æ´¢Ê¾²¨Æ÷/FPGA/clock.v                                  ;
; address.v                        ; yes             ; User Verilog HDL File        ; D:/Êý×Ö´æ´¢Ê¾²¨Æ÷/FPGA/address.v                                ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/aglobal90.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                 ; c:/altera/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_40l1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Êý×Ö´æ´¢Ê¾²¨Æ÷/FPGA/db/altsyncram_40l1.tdf                   ;
; db/altsyncram_m4l1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Êý×Ö´æ´¢Ê¾²¨Æ÷/FPGA/db/altsyncram_m4l1.tdf                   ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 85     ;
;                                             ;        ;
; Total combinational functions               ; 85     ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 26     ;
;     -- 3 input functions                    ; 25     ;
;     -- <=2 input functions                  ; 34     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 61     ;
;     -- arithmetic mode                      ; 24     ;
;                                             ;        ;
; Total registers                             ; 44     ;
;     -- Dedicated logic registers            ; 44     ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 57     ;
; Total memory bits                           ; 8192   ;
; Maximum fan-out node                        ; rd_clk ;
; Maximum fan-out                             ; 26     ;
; Total fan-out                               ; 700    ;
; Average fan-out                             ; 3.47   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |main                                     ; 85 (31)           ; 44 (3)       ; 8192        ; 0            ; 0       ; 0         ; 57   ; 0            ; |main                                                                                                      ; work         ;
;    |address:rd_addr_counter|              ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|address:rd_addr_counter                                                                              ; work         ;
;    |address:wr_addr_counter|              ; 16 (16)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|address:wr_addr_counter                                                                              ; work         ;
;    |clock:clock_division|                 ; 24 (24)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|clock:clock_division                                                                                 ; work         ;
;    |ram:ram_a|                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ram:ram_a                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ram:ram_a|altsyncram:altsyncram_component                                                            ; work         ;
;          |altsyncram_40l1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated                             ; work         ;
;             |altsyncram_m4l1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1 ; work         ;
;    |ram:ram_b|                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ram:ram_b                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ram:ram_b|altsyncram:altsyncram_component                                                            ; work         ;
;          |altsyncram_40l1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated                             ; work         ;
;             |altsyncram_m4l1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1 ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
; ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |main|state                                                      ;
+--------------------+--------------------+--------------------+-------------------+
; Name               ; state.sample_state ; state.resume_state ; state.sleep_state ;
+--------------------+--------------------+--------------------+-------------------+
; state.sleep_state  ; 0                  ; 0                  ; 0                 ;
; state.sample_state ; 1                  ; 0                  ; 1                 ;
; state.resume_state ; 0                  ; 1                  ; 1                 ;
+--------------------+--------------------+--------------------+-------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 44    ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |main|address:rd_addr_counter|q[7] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |main|address:wr_addr_counter|q[7] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_b|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |main ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; sleep_state    ; 00    ; Unsigned Binary                             ;
; sample_state   ; 01    ; Unsigned Binary                             ;
; resume_state   ; 11    ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_a|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Signed Integer             ;
; WIDTHAD_B                          ; 9                    ; Signed Integer             ;
; NUMWORDS_B                         ; 512                  ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_40l1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_b|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Signed Integer             ;
; WIDTHAD_B                          ; 9                    ; Signed Integer             ;
; NUMWORDS_B                         ; 512                  ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_40l1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 2                                         ;
; Entity Instance                           ; ram:ram_a|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 512                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 8                                         ;
;     -- NUMWORDS_B                         ; 512                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
; Entity Instance                           ; ram:ram_b|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 8                                         ;
;     -- NUMWORDS_A                         ; 512                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 8                                         ;
;     -- NUMWORDS_B                         ; 512                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "ram:ram_b"  ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; wren ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "ram:ram_a"  ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; wren ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "address:rd_addr_counter" ;
+-------------+-------+----------+--------------------+
; Port        ; Type  ; Severity ; Details            ;
+-------------+-------+----------+--------------------+
; depth[7..6] ; Input ; Info     ; Stuck at VCC       ;
; depth[2..0] ; Input ; Info     ; Stuck at VCC       ;
; depth[5..3] ; Input ; Info     ; Stuck at GND       ;
; depth[8]    ; Input ; Info     ; Stuck at GND       ;
+-------------+-------+----------+--------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "address:wr_addr_counter" ;
+-------------+-------+----------+--------------------+
; Port        ; Type  ; Severity ; Details            ;
+-------------+-------+----------+--------------------+
; depth[2..0] ; Input ; Info     ; Stuck at VCC       ;
; depth[5..4] ; Input ; Info     ; Stuck at GND       ;
; depth[7]    ; Input ; Info     ; Stuck at VCC       ;
+-------------+-------+----------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May 18 20:00:30 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Êý×Ö´æ´¢Ê¾²¨Æ÷ -c main
Info: Found 1 design units, including 1 entities, in source file ram.v
    Info: Found entity 1: ram
Info: Found 1 design units, including 1 entities, in source file main.v
    Info: Found entity 1: main
Info: Found 1 design units, including 1 entities, in source file clock.v
    Info: Found entity 1: clock
Info: Found 1 design units, including 1 entities, in source file address.v
    Info: Found entity 1: address
Info: Found 1 design units, including 1 entities, in source file rom.v
    Info: Found entity 1: rom
Info: Elaborating entity "main" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at main.v(89): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at main.v(108): all case item expressions in this case statement are onehot
Info: Elaborating entity "clock" for hierarchy "clock:clock_division"
Info: Elaborating entity "address" for hierarchy "address:wr_addr_counter"
Info: Elaborating entity "ram" for hierarchy "ram:ram_a"
Info: Elaborating entity "altsyncram" for hierarchy "ram:ram_a|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ram:ram_a|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ram:ram_a|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "numwords_b" = "512"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "widthad_b" = "9"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_40l1.tdf
    Info: Found entity 1: altsyncram_40l1
Info: Elaborating entity "altsyncram_40l1" for hierarchy "ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m4l1.tdf
    Info: Found entity 1: altsyncram_m4l1
Info: Elaborating entity "altsyncram_m4l1" for hierarchy "ram:ram_a|altsyncram:altsyncram_component|altsyncram_40l1:auto_generated|altsyncram_m4l1:altsyncram1"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer clock:clock_division|Mux0
Info: Implemented 158 device resources after synthesis - the final resource count might be different
    Info: Implemented 32 input pins
    Info: Implemented 25 output pins
    Info: Implemented 85 logic cells
    Info: Implemented 16 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Mon May 18 20:00:36 2009
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


