{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686881109188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686881109193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 09:05:09 2023 " "Processing started: Fri Jun 16 09:05:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686881109193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686881109193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map main -c main --generate_functional_sim_netlist " "Command: quartus_map main -c main --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686881109193 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686881109498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rfc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RFC " "Found entity 1: RFC" {  } { { "RFC.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/RFC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1b " "Found entity 1: reg_1b" {  } { { "reg_1b.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8b " "Found entity 1: reg_8b" {  } { { "reg_8b.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_8b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_16b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16b " "Found entity 1: reg_16b" {  } { { "reg_16b.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_16b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/decoder3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_16bit " "Found entity 1: mux8_16bit" {  } { { "mux8_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux8_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_16bit " "Found entity 1: Mux4_16bit" {  } { { "Mux4_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Mux4_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/RegFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA_4bit " "Found entity 1: FA_4bit" {  } { { "FA_4bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/FA_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bu2_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bu2_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bu2_32 " "Found entity 1: bu2_32" {  } { { "Bu2_32.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Bu2_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_multipler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_multipler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_Multipler " "Found entity 1: 16bit_Multipler" {  } { { "16bit_Multipler.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_Multipler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_32bit " "Found entity 1: Mux2_32bit" {  } { { "Mux2_32bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Mux2_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_16bit " "Found entity 1: Mux2_16bit" {  } { { "Mux2_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Mux2_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA16bit " "Found entity 1: FA16bit" {  } { { "FA16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/FA16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2 " "Found entity 1: 2" {  } { { "2.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1 " "Found entity 1: 1" {  } { { "1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "5.bdf " "Can't analyze file -- file 5.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1686881109583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 6 " "Found entity 1: 6" {  } { { "6.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8 " "Found entity 1: 8" {  } { { "8.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft16 " "Found entity 1: ShiftLeft16" {  } { { "ShiftLeft16.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/ShiftLeft16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lu_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LU_16bit " "Found entity 1: LU_16bit" {  } { { "LU_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/LU_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_16bit " "Found entity 1: ALU_16bit" {  } { { "ALU_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/ALU_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/ControlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nháp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nháp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nháp " "Found entity 1: nháp" {  } { { "nháp.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/nháp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main - copy.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main - copy.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main - Copy " "Found entity 1: main - Copy" {  } { { "main - Copy.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main - Copy.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686881109598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686881109636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:inst " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:inst\"" {  } { { "main.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 360 712 976 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881109636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_16bit RegFile:inst\|mux8_16bit:inst10 " "Elaborating entity \"mux8_16bit\" for hierarchy \"RegFile:inst\|mux8_16bit:inst10\"" {  } { { "RegFile.bdf" "inst10" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/RegFile.bdf" { { 520 1424 1568 712 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881109645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_16bit RegFile:inst\|mux8_16bit:inst10\|Mux2_16bit:inst2 " "Elaborating entity \"Mux2_16bit\" for hierarchy \"RegFile:inst\|mux8_16bit:inst10\|Mux2_16bit:inst2\"" {  } { { "mux8_16bit.bdf" "inst2" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux8_16bit.bdf" { { 328 1064 1208 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881109645 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_4bit.bdf 1 1 " "Using design file mux2_4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_4bit " "Found entity 1: Mux2_4bit" {  } { { "mux2_4bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux2_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109661 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881109661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_4bit RegFile:inst\|mux8_16bit:inst10\|Mux2_16bit:inst2\|Mux2_4bit:inst " "Elaborating entity \"Mux2_4bit\" for hierarchy \"RegFile:inst\|mux8_16bit:inst10\|Mux2_16bit:inst2\|Mux2_4bit:inst\"" {  } { { "Mux2_16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/Mux2_16bit.bdf" { { 136 512 640 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881109661 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1bit.bdf 1 1 " "Using design file mux2_1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1bit " "Found entity 1: Mux2_1bit" {  } { { "mux2_1bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux2_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109676 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881109676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1bit RegFile:inst\|mux8_16bit:inst10\|Mux2_16bit:inst2\|Mux2_4bit:inst\|Mux2_1bit:inst " "Elaborating entity \"Mux2_1bit\" for hierarchy \"RegFile:inst\|mux8_16bit:inst10\|Mux2_16bit:inst2\|Mux2_4bit:inst\|Mux2_1bit:inst\"" {  } { { "mux2_4bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux2_4bit.bdf" { { 192 624 720 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881109676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_16bit RegFile:inst\|mux8_16bit:inst10\|Mux4_16bit:inst " "Elaborating entity \"Mux4_16bit\" for hierarchy \"RegFile:inst\|mux8_16bit:inst10\|Mux4_16bit:inst\"" {  } { { "mux8_16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux8_16bit.bdf" { { 216 760 904 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881109708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16b RegFile:inst\|reg_16b:inst8 " "Elaborating entity \"reg_16b\" for hierarchy \"RegFile:inst\|reg_16b:inst8\"" {  } { { "RegFile.bdf" "inst8" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/RegFile.bdf" { { 720 1112 1248 816 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881109848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8b RegFile:inst\|reg_16b:inst8\|reg_8b:inst " "Elaborating entity \"reg_8b\" for hierarchy \"RegFile:inst\|reg_16b:inst8\|reg_8b:inst\"" {  } { { "reg_16b.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_16b.bdf" { { 472 912 1040 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881109848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1b RegFile:inst\|reg_16b:inst8\|reg_8b:inst\|reg_1b:inst " "Elaborating entity \"reg_1b\" for hierarchy \"RegFile:inst\|reg_16b:inst8\|reg_8b:inst\|reg_1b:inst\"" {  } { { "reg_8b.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_8b.bdf" { { 224 632 728 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881109848 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1.bdf 1 1 " "Using design file mux2_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/mux2_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881109864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881109864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 RegFile:inst\|reg_16b:inst8\|reg_8b:inst\|reg_1b:inst\|mux2_1:inst10 " "Elaborating entity \"mux2_1\" for hierarchy \"RegFile:inst\|reg_16b:inst8\|reg_8b:inst\|reg_1b:inst\|mux2_1:inst10\"" {  } { { "reg_1b.bdf" "inst10" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/reg_1b.bdf" { { 264 720 816 360 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881109864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 368 400 576 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_16bit ALU_16bit:inst2 " "Elaborating entity \"ALU_16bit\" for hierarchy \"ALU_16bit:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/main.bdf" { { 360 1184 1328 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110496 ""}
{ "Warning" "WSGN_SEARCH_FILE" "au_16bit.bdf 1 1 " "Using design file au_16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AU_16bit " "Found entity 1: AU_16bit" {  } { { "au_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881110543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881110543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AU_16bit ALU_16bit:inst2\|AU_16bit:inst " "Elaborating entity \"AU_16bit\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\"" {  } { { "ALU_16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/ALU_16bit.bdf" { { 152 624 768 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA16bit ALU_16bit:inst2\|AU_16bit:inst\|FA16bit:inst " "Elaborating entity \"FA16bit\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|FA16bit:inst\"" {  } { { "au_16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { { 184 536 680 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110621 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa4bit.bdf 1 1 " "Using design file fa4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA4bit " "Found entity 1: FA4bit" {  } { { "fa4bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/fa4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881110636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881110636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA4bit ALU_16bit:inst2\|AU_16bit:inst\|FA16bit:inst\|FA4bit:inst5 " "Elaborating entity \"FA4bit\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|FA16bit:inst\|FA4bit:inst5\"" {  } { { "FA16bit.bdf" "inst5" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/FA16bit.bdf" { { 184 1096 1224 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110636 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab3.bdf 1 1 " "Using design file lab3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "lab3.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881110652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881110652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab3 ALU_16bit:inst2\|AU_16bit:inst\|FA16bit:inst\|FA4bit:inst5\|Lab3:inst3 " "Elaborating entity \"Lab3\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|FA16bit:inst\|FA4bit:inst5\|Lab3:inst3\"" {  } { { "fa4bit.bdf" "inst3" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/fa4bit.bdf" { { 216 1104 1200 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110652 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fadder1.bdf 1 1 " "Using design file fadder1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FAdder1 " "Found entity 1: FAdder1" {  } { { "fadder1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/fadder1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881110683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881110683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAdder1 ALU_16bit:inst2\|AU_16bit:inst\|FAdder1:inst1 " "Elaborating entity \"FAdder1\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|FAdder1:inst1\"" {  } { { "au_16bit.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { { 288 536 680 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110683 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst9 " "Block or symbol \"GND\" of instance \"inst9\" overlaps another block or symbol" {  } { { "fadder1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/fadder1.bdf" { { 336 368 400 368 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1686881110683 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst14 " "Block or symbol \"GND\" of instance \"inst14\" overlaps another block or symbol" {  } { { "fadder1.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/fadder1.bdf" { { 384 376 408 416 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1686881110683 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sub16bit.bdf 1 1 " "Using design file sub16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sub16bit " "Found entity 1: Sub16bit" {  } { { "sub16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/sub16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881110730 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881110730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub16bit ALU_16bit:inst2\|AU_16bit:inst\|Sub16bit:inst2 " "Elaborating entity \"Sub16bit\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|Sub16bit:inst2\"" {  } { { "au_16bit.bdf" "inst2" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { { 392 536 680 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110730 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "sub16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/sub16bit.bdf" { { 168 856 904 200 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1686881110730 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bu2.bdf 1 1 " "Using design file bu2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Bu2 " "Found entity 1: Bu2" {  } { { "bu2.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/bu2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881110756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881110756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bu2 ALU_16bit:inst2\|AU_16bit:inst\|Sub16bit:inst2\|Bu2:inst1 " "Elaborating entity \"Bu2\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|Sub16bit:inst2\|Bu2:inst1\"" {  } { { "sub16bit.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/sub16bit.bdf" { { 152 520 672 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_Multipler ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5 " "Elaborating entity \"16bit_Multipler\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\"" {  } { { "au_16bit.bdf" "inst5" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/au_16bit.bdf" { { 496 536 680 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_32bit ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|Mux2_32bit:inst23 " "Elaborating entity \"Mux2_32bit\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|Mux2_32bit:inst23\"" {  } { { "16bit_Multipler.bdf" "inst23" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_Multipler.bdf" { { 392 1480 1624 488 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110817 ""}
{ "Warning" "WSGN_SEARCH_FILE" "32bit_fa.bdf 1 1 " "Using design file 32bit_fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 32bit_FA " "Found entity 1: 32bit_FA" {  } { { "32bit_fa.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/32bit_fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881110871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881110871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32bit_FA ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6 " "Elaborating entity \"32bit_FA\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\"" {  } { { "16bit_Multipler.bdf" "inst6" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_Multipler.bdf" { { 376 1088 1232 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110871 ""}
{ "Warning" "WSGN_SEARCH_FILE" "16bit_fa.bdf 1 1 " "Using design file 16bit_fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_FA " "Found entity 1: 16bit_FA" {  } { { "16bit_fa.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881110887 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881110887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_FA ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1 " "Elaborating entity \"16bit_FA\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\"" {  } { { "32bit_fa.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/32bit_fa.bdf" { { 256 464 608 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110887 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bit_fa.bdf 1 1 " "Using design file 8bit_fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_FA " "Found entity 1: 8bit_FA" {  } { { "8bit_fa.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/8bit_fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881110903 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881110903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bit_FA ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1 " "Elaborating entity \"8bit_FA\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1\"" {  } { { "16bit_fa.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_fa.bdf" { { 328 752 880 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_fa.bdf 1 1 " "Using design file 4bit_fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_FA " "Found entity 1: 4bit_FA" {  } { { "4bit_fa.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/4bit_fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881110918 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881110918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_FA ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1\|4bit_FA:inst1 " "Elaborating entity \"4bit_FA\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1\|4bit_FA:inst1\"" {  } { { "8bit_fa.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/8bit_fa.bdf" { { 200 656 784 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1\|4bit_FA:inst1\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|32bit_FA:inst6\|16bit_FA:inst1\|8bit_FA:inst1\|4bit_FA:inst1\|FA:inst3\"" {  } { { "4bit_fa.bdf" "inst3" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/4bit_fa.bdf" { { 240 936 1032 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881110918 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bit_multipler.bdf 1 1 " "Using design file 8bit_multipler.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bit_Multipler " "Found entity 1: 8bit_Multipler" {  } { { "8bit_multipler.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/8bit_multipler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881111028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881111028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bit_Multipler ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst " "Elaborating entity \"8bit_Multipler\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst\"" {  } { { "16bit_Multipler.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_Multipler.bdf" { { 152 424 560 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881111028 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_multipler.bdf 1 1 " "Using design file 4bit_multipler.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Multipler " "Found entity 1: 4bit_Multipler" {  } { { "4bit_multipler.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/4bit_multipler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881111090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881111090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_Multipler ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst\|4bit_Multipler:inst " "Elaborating entity \"4bit_Multipler\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst\|4bit_Multipler:inst\"" {  } { { "8bit_multipler.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/8bit_multipler.bdf" { { -32 472 600 64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881111090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2bit_multipler.bdf 1 1 " "Using design file 2bit_multipler.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2bit_Multipler " "Found entity 1: 2bit_Multipler" {  } { { "2bit_multipler.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/2bit_multipler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881111133 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881111133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2bit_Multipler ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst\|4bit_Multipler:inst\|2bit_Multipler:inst " "Elaborating entity \"2bit_Multipler\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|8bit_Multipler:inst\|4bit_Multipler:inst\|2bit_Multipler:inst\"" {  } { { "4bit_multipler.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/4bit_multipler.bdf" { { 112 448 544 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881111133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bu2_32 ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|bu2_32:inst22 " "Elaborating entity \"bu2_32\" for hierarchy \"ALU_16bit:inst2\|AU_16bit:inst\|16bit_Multipler:inst5\|bu2_32:inst22\"" {  } { { "16bit_Multipler.bdf" "inst22" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/16bit_Multipler.bdf" { { 424 1304 1456 520 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881112182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LU_16bit ALU_16bit:inst2\|LU_16bit:inst1 " "Elaborating entity \"LU_16bit\" for hierarchy \"ALU_16bit:inst2\|LU_16bit:inst1\"" {  } { { "ALU_16bit.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/ALU_16bit.bdf" { { 264 624 768 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881112265 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and16bit.bdf 1 1 " "Using design file and16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AND16BIT " "Found entity 1: AND16BIT" {  } { { "and16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/and16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881112343 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881112343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND16BIT ALU_16bit:inst2\|LU_16bit:inst1\|AND16BIT:inst " "Elaborating entity \"AND16BIT\" for hierarchy \"ALU_16bit:inst2\|LU_16bit:inst1\|AND16BIT:inst\"" {  } { { "LU_16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/LU_16bit.bdf" { { 240 696 856 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881112343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and4bit.bdf 1 1 " "Using design file and4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AND4BIT " "Found entity 1: AND4BIT" {  } { { "and4bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/and4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881112359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881112359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND4BIT ALU_16bit:inst2\|LU_16bit:inst1\|AND16BIT:inst\|AND4BIT:inst " "Elaborating entity \"AND4BIT\" for hierarchy \"ALU_16bit:inst2\|LU_16bit:inst1\|AND16BIT:inst\|AND4BIT:inst\"" {  } { { "and16bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/and16bit.bdf" { { 280 616 760 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881112359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and1bit.bdf 1 1 " "Using design file and1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 And1bit " "Found entity 1: And1bit" {  } { { "and1bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/and1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881112374 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881112374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And1bit ALU_16bit:inst2\|LU_16bit:inst1\|AND16BIT:inst\|AND4BIT:inst\|And1bit:inst " "Elaborating entity \"And1bit\" for hierarchy \"ALU_16bit:inst2\|LU_16bit:inst1\|AND16BIT:inst\|AND4BIT:inst\|And1bit:inst\"" {  } { { "and4bit.bdf" "inst" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/and4bit.bdf" { { 136 544 640 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881112374 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or16bit.bdf 1 1 " "Using design file or16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OR16bit " "Found entity 1: OR16bit" {  } { { "or16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/or16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881112406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881112406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR16bit ALU_16bit:inst2\|LU_16bit:inst1\|OR16bit:inst1 " "Elaborating entity \"OR16bit\" for hierarchy \"ALU_16bit:inst2\|LU_16bit:inst1\|OR16bit:inst1\"" {  } { { "LU_16bit.bdf" "inst1" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/LU_16bit.bdf" { { 344 688 840 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881112406 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nand_16bit.bdf 1 1 " "Using design file nand_16bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NAND_16bit " "Found entity 1: NAND_16bit" {  } { { "nand_16bit.bdf" "" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/nand_16bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686881112427 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1686881112427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_16bit ALU_16bit:inst2\|LU_16bit:inst1\|OR16bit:inst1\|NAND_16bit:inst2 " "Elaborating entity \"NAND_16bit\" for hierarchy \"ALU_16bit:inst2\|LU_16bit:inst1\|OR16bit:inst1\|NAND_16bit:inst2\"" {  } { { "or16bit.bdf" "inst2" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/or16bit.bdf" { { 256 704 872 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881112429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft16 ALU_16bit:inst2\|LU_16bit:inst1\|ShiftLeft16:inst3 " "Elaborating entity \"ShiftLeft16\" for hierarchy \"ALU_16bit:inst2\|LU_16bit:inst1\|ShiftLeft16:inst3\"" {  } { { "LU_16bit.bdf" "inst3" { Schematic "E:/altera/13.0sp1/lab4/lab4/TKLLS_LAB4-main/LU_16bit.bdf" { { 584 696 832 680 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686881112528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686881113108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 09:05:13 2023 " "Processing ended: Fri Jun 16 09:05:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686881113108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686881113108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686881113108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686881113108 ""}
