{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616187552170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616187552170 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616187552180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616187552228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616187552228 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616187552339 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616187552343 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616187552456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616187552456 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616187552456 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616187552456 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616187552458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616187552458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616187552458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616187552458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616187552458 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1616187552458 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616187552460 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616187552948 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616187552949 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~39\|combout " "Node \"inst\|out2\[3\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~38\|dataa " "Node \"inst\|out2\[3\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~38\|combout " "Node \"inst\|out2\[3\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~39\|dataa " "Node \"inst\|out2\[3\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552951 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~39\|combout " "Node \"inst\|out1\[3\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~38\|dataa " "Node \"inst\|out1\[3\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~38\|combout " "Node \"inst\|out1\[3\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~39\|dataa " "Node \"inst\|out1\[3\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552951 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~39\|combout " "Node \"inst\|out4\[3\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~38\|dataa " "Node \"inst\|out4\[3\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~38\|combout " "Node \"inst\|out4\[3\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~39\|dataa " "Node \"inst\|out4\[3\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552951 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~39\|combout " "Node \"inst\|out3\[3\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~38\|dataa " "Node \"inst\|out3\[3\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~38\|combout " "Node \"inst\|out3\[3\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~39\|dataa " "Node \"inst\|out3\[3\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552951 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552951 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~37\|combout " "Node \"inst\|out2\[2\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~36\|dataa " "Node \"inst\|out2\[2\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~36\|combout " "Node \"inst\|out2\[2\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~37\|dataa " "Node \"inst\|out2\[2\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552952 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~37\|combout " "Node \"inst\|out1\[2\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~36\|dataa " "Node \"inst\|out1\[2\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~36\|combout " "Node \"inst\|out1\[2\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~37\|dataa " "Node \"inst\|out1\[2\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552952 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~37\|combout " "Node \"inst\|out4\[2\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~36\|dataa " "Node \"inst\|out4\[2\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~36\|combout " "Node \"inst\|out4\[2\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~37\|dataa " "Node \"inst\|out4\[2\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552952 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~37\|combout " "Node \"inst\|out3\[2\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~36\|dataa " "Node \"inst\|out3\[2\]~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~36\|combout " "Node \"inst\|out3\[2\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~37\|dataa " "Node \"inst\|out3\[2\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552952 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~35\|combout " "Node \"inst\|out2\[1\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~34\|dataa " "Node \"inst\|out2\[1\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~34\|combout " "Node \"inst\|out2\[1\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~35\|dataa " "Node \"inst\|out2\[1\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552952 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~35\|combout " "Node \"inst\|out1\[1\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~34\|dataa " "Node \"inst\|out1\[1\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~34\|combout " "Node \"inst\|out1\[1\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~35\|dataa " "Node \"inst\|out1\[1\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552952 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~35\|combout " "Node \"inst\|out4\[1\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~34\|dataa " "Node \"inst\|out4\[1\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~34\|combout " "Node \"inst\|out4\[1\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~35\|dataa " "Node \"inst\|out4\[1\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552952 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~35\|combout " "Node \"inst\|out3\[1\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~34\|dataa " "Node \"inst\|out3\[1\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~34\|combout " "Node \"inst\|out3\[1\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~35\|dataa " "Node \"inst\|out3\[1\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552952 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552952 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~33\|combout " "Node \"inst\|out2\[0\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~32\|dataa " "Node \"inst\|out2\[0\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~32\|combout " "Node \"inst\|out2\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~33\|dataa " "Node \"inst\|out2\[0\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552953 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~33\|combout " "Node \"inst\|out1\[0\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~32\|dataa " "Node \"inst\|out1\[0\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~32\|combout " "Node \"inst\|out1\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~33\|dataa " "Node \"inst\|out1\[0\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552953 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~33\|combout " "Node \"inst\|out4\[0\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~32\|dataa " "Node \"inst\|out4\[0\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~32\|combout " "Node \"inst\|out4\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~33\|dataa " "Node \"inst\|out4\[0\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552953 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~33\|combout " "Node \"inst\|out3\[0\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~32\|dataa " "Node \"inst\|out3\[0\]~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~32\|combout " "Node \"inst\|out3\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~33\|dataa " "Node \"inst\|out3\[0\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616187552953 ""}  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 6 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616187552953 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1616187552956 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616187552956 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1616187552957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Placa~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock_Placa~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616187552997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_monitor:inst12\|aux " "Destination node debouncer_monitor:inst12\|aux" {  } { { "debouncers/debouncer_monitor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/debouncers/debouncer_monitor.tdf" 10 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616187552997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_monitor:inst13\|aux " "Destination node debouncer_monitor:inst13\|aux" {  } { { "debouncers/debouncer_monitor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/debouncers/debouncer_monitor.tdf" 10 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616187552997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst4\|fft " "Destination node divisor:inst4\|fft" {  } { { "divisor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisor.tdf" 9 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616187552997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616187552997 ""}  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 96 -32 136 112 "Clock_Placa" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616187552997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contsipoam:inst6\|_~5  " "Automatically promoted node contsipoam:inst6\|_~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616187552997 ""}  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 408 432 584 520 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616187552997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contsipoam:inst6\|_~6  " "Automatically promoted node contsipoam:inst6\|_~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616187552997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipoam:inst6\|sipo:cem\|count\[3\] " "Destination node contsipoam:inst6\|sipo:cem\|count\[3\]" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616187552997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipoam:inst6\|sipo:cem\|plusone " "Destination node contsipoam:inst6\|sipo:cem\|plusone" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 9 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616187552997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616187552997 ""}  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 408 432 584 520 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616187552997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contsipofm:inst7\|_~8  " "Automatically promoted node contsipofm:inst7\|_~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616187552998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst7\|sipo:uni\|count\[3\] " "Destination node contsipofm:inst7\|sipo:uni\|count\[3\]" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616187552998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst7\|sipo:uni\|plusone " "Destination node contsipofm:inst7\|sipo:uni\|plusone" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 9 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616187552998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616187552998 ""}  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 296 432 584 408 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616187552998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contsipofm:inst7\|_~7  " "Automatically promoted node contsipofm:inst7\|_~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616187552998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst7\|sipo:dez\|count\[3\] " "Destination node contsipofm:inst7\|sipo:dez\|count\[3\]" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616187552998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst7\|sipo:dez\|count\[0\] " "Destination node contsipofm:inst7\|sipo:dez\|count\[0\]" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616187552998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst7\|sipo:dez\|plusone " "Destination node contsipofm:inst7\|sipo:dez\|plusone" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 9 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616187552998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616187552998 ""}  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 296 432 584 408 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616187552998 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616187553225 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616187553225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616187553226 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616187553227 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616187553227 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616187553228 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616187553228 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616187553229 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616187553229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616187553229 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616187553229 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1 " "Node \"led1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616187553247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616187553247 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616187553247 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1616187553247 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616187553248 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1616187553256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616187553739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616187553867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616187553879 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616187554936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616187554936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616187555198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616187556086 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616187556086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616187557838 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616187557838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616187557842 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616187557964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616187557970 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616187558120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616187558120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616187558288 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616187558664 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616187558865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudo/Eletrônica Digital/P1/output_files/Projeto1.fit.smsg " "Generated suppressed messages file D:/Estudo/Eletrônica Digital/P1/output_files/Projeto1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616187558933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 89 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5503 " "Peak virtual memory: 5503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616187559458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 17:59:19 2021 " "Processing ended: Fri Mar 19 17:59:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616187559458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616187559458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616187559458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616187559458 ""}
