// Seed: 494045383
module module_0;
  wire id_1;
  always_latch @(id_1) $signed(70);
  ;
  wire id_2;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  ;
  parameter id_5 = 1;
  module_0 modCall_1 ();
  assign id_1 = id_4;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output logic id_3
);
  always_comb @(-1'b0 or 1) id_3 = 1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
