// Seed: 3777754615
`default_nettype wire
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = id_2;
  always
    if (1) id_2 <= 1;
    else SystemTFIdentifier(id_2, 1 - id_2, (id_2));
  assign id_2 = 1;
  reg id_2;
endmodule
`default_nettype id_2 `timescale 1ps / 1ps
`define pp_3 0
