<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter_006.vhd"
   type="VHDL"
   library="avalon_st_adapter_006" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="dma_DDR_M_descriptor_slave_cmd_width_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="dma_DDR_M_descriptor_slave_cmd_width_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="dma_DDR_M_descriptor_slave_cmd_width_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux_005.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_005" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux_005.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_005" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_005" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_debug_mem_slave_burst_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_debug_mem_slave_burst_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_debug_mem_slave_burst_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_debug_mem_slave_burst_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_debug_mem_slave_burst_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_debug_mem_slave_burst_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_debug_mem_slave_burst_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_debug_mem_slave_burst_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_debug_mem_slave_burst_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_debug_mem_slave_burst_adapter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_instruction_master_limiter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_instruction_master_limiter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_instruction_master_limiter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_instruction_master_limiter" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_agent" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_translator" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/write_master.v"
   type="VERILOG"
   library="write_mstr_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/byte_enable_generator.v"
   type="VERILOG"
   library="write_mstr_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/ST_to_MM_Adapter.v"
   type="VERILOG"
   library="write_mstr_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/write_burst_control.v"
   type="VERILOG"
   library="write_mstr_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/read_master.v"
   type="VERILOG"
   library="read_mstr_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MM_to_ST_Adapter.v"
   type="VERILOG"
   library="read_mstr_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/read_burst_control.v"
   type="VERILOG"
   library="read_mstr_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/dispatcher.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/descriptor_buffers.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/csr_block.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/response_block.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/fifo_with_byteenables.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/read_signal_breakout.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/write_signal_breakout.v"
   type="VERILOG"
   library="dispatcher_internal" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG"
   library="irq_synchronizer" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_timer_1us.v"
   type="VERILOG"
   library="timer_1us" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_timer_1ms.v"
   type="VERILOG"
   library="timer_1ms" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_sysid_qsys.v"
   type="VERILOG"
   library="sysid_qsys" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_onchip_memory.v"
   type="VERILOG"
   library="onchip_memory" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_dma_DDR_M.v"
   type="VERILOG"
   library="dma_DDR_M" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_descriptor_memory.hex"
   type="HEX"
   library="descriptor_memory" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst_descriptor_memory.v"
   type="VERILOG"
   library="descriptor_memory" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="clock_bridge_afi_50" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="clock_bridge_afi_50" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="clock_bridge_afi_50" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="clock_bridge_afi_50" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_AVALON_MM_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_MM_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_AVALON_BURST_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_BURST_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_PIPELINE_FIFO_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_PATTERN_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_DATA_FIFO_PKG.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_AVALON_MM_READ.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_AVALON_MM_WRITE.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/pipeline_sc_fifo.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_AVALON_BURST_READ.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/data_sc_fifo.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_CONTROLLER.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/PGEN_TOPFILE.vhd"
   type="VHDL"
   library="Pattern_Generator_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_MM_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_RX_DATA_DC_FIFO_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_TX_DATA_DC_FIFO_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwc_dc_data_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_DATA_DC_FIFO_INSTANTIATION.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_BUS_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_RX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_TX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwpkg.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwlink.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwram.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwrecv.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwrecvfront_fast.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwrecvfront_generic.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwxmit.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwxmit_fast.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/streamtest.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/syncdff.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwstream.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_CODEC_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_CODEC.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spw_backdoor_dc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_CODEC_LOOPBACK.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwc_clk100_codec_commands_dc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/spwc_clk200_codec_commands_dc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_CODEC_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/SPWC_TOPFILE.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_MM_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_BURST_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_AVS_DATA_SC_FIFO_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/tran_avs_sc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_AVS_DATA_SC_FIFO_INSTANTIATION.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/AVS_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/AVS_RX_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/AVS_TX_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_BUS_SC_FIFO_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/tran_bus_sc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_BUS_SC_FIFO_INSTANTIATION.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_BUS_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_RX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_TX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_RX_INTERFACE_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_TX_INTERFACE_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/TRAN_TOPFILE.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_MM_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_BURST_REGISTERS_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_AVS_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_AVALON_MM_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_AVALON_BURST_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_PIPELINE_FIFO_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/comm_pipeline_sc_fifo.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_AVALON_MM_READ.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_AVALON_MM_WRITE.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_AVALON_BURST_READ.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_AVALON_BURST_WRITE.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_BUS_CONTROLLER_PKG.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_RX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_TX_BUS_CONTROLLER.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/COMM_TOPFILE.vhd"
   type="VHDL"
   library="Communication_Module_A" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_conduit_bfm_0002_vhdl_pkg.vhd"
   type="VHDL"
   library="MebX_Qsys_Project_Burst_inst_timer_1ms_external_port_bfm" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_conduit_bfm_0002.vhd"
   type="VHDL"
   library="MebX_Qsys_Project_Burst_inst_timer_1ms_external_port_bfm" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_avalon_reset_source.vhd"
   type="VHDL"
   library="MebX_Qsys_Project_Burst_inst_rst_bfm" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_conduit_bfm_vhdl_pkg.vhd"
   type="VHDL"
   library="MebX_Qsys_Project_Burst_inst_comm_a_conduit_end_bfm" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_conduit_bfm.vhd"
   type="VHDL"
   library="MebX_Qsys_Project_Burst_inst_comm_a_conduit_end_bfm" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/altera_avalon_clock_source.vhd"
   type="VHDL"
   library="MebX_Qsys_Project_Burst_inst_clk100_bfm" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/MebX_Qsys_Project_Burst.vhd"
   type="VHDL"
   library="MebX_Qsys_Project_Burst_inst" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/mebx_qsys_project_burst_rst_controller.vhd"
   type="VHDL"
   library="MebX_Qsys_Project_Burst_inst" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/mebx_qsys_project_burst_rst_controller_001.vhd"
   type="VHDL"
   library="MebX_Qsys_Project_Burst_inst" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/submodules/mebx_qsys_project_burst_rst_controller_002.vhd"
   type="VHDL"
   library="MebX_Qsys_Project_Burst_inst" />
 <file
   path="MebX_Qsys_Project_Burst/testbench/MebX_Qsys_Project_Burst_tb/simulation/MebX_Qsys_Project_Burst_tb.vhd"
   type="VHDL" />
 <topLevel name="MebX_Qsys_Project_Burst_tb" />
 <deviceFamily name="stratixiv" />
 <modelMap
   controllerPath="MebX_Qsys_Project_Burst_tb.MebX_Qsys_Project_Burst_inst.descriptor_memory"
   modelPath="MebX_Qsys_Project_Burst_tb.MebX_Qsys_Project_Burst_inst.descriptor_memory" />
 <modelMap
   controllerPath="MebX_Qsys_Project_Burst_tb.MebX_Qsys_Project_Burst_inst.onchip_memory"
   modelPath="MebX_Qsys_Project_Burst_tb.MebX_Qsys_Project_Burst_inst.onchip_memory" />
</simPackage>
