

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Mon Jul 10 16:58:24 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.440 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  20328265|  20328265| 0.203 sec | 0.203 sec |  20328265|  20328265|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                         |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Row_Loop               |  20328264|  20328264|   1848024|          -|          -|    11|    no    |
        | + Col_Loop              |   1848022|   1848022|    168002|          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    168000|    168000|      2625|          -|          -|    64|    no    |
        |   +++ W_Row_Loop        |      2616|      2616|       872|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |       870|       870|       290|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |       288|       288|         9|          -|          -|    32|    no    |
        +-------------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      0|       0|     393|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     421|     418|    -|
|Memory           |       65|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     229|    -|
|Register         |        -|      -|     403|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       65|      5|     824|    1040|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        3|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U14  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  214|    0|
    |cnn_fcmp_32ns_32neOg_U16  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|   66|    0|
    |cnn_fmul_32ns_32ndEe_U15  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  421|  418|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_2_bias_U     |conv_2_conv_2_bias    |        1|  0|   0|    0|     64|   32|     1|         2048|
    |conv_2_weights_U  |conv_2_conv_2_weifYi  |       64|  0|   0|    0|  18432|   32|     1|       589824|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                      |       65|  0|   0|    0|  18496|   64|     2|       591872|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln25_fu_410_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln25_1_fu_453_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln25_2_fu_436_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln25_3_fu_463_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln25_4_fu_500_p2   |     +    |      0|  0|  17|          10|          10|
    |add_ln25_5_fu_513_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln25_6_fu_523_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln25_fu_400_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln33_1_fu_348_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln33_fu_306_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln7_fu_272_p2      |     +    |      0|  0|  15|           7|           4|
    |c_fu_296_p2            |     +    |      0|  0|  13|           4|           1|
    |ch_fu_486_p2           |     +    |      0|  0|  15|           6|           1|
    |f_fu_330_p2            |     +    |      0|  0|  15|           7|           1|
    |r_fu_284_p2            |     +    |      0|  0|  13|           4|           1|
    |wc_fu_426_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_368_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln25_fu_390_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln32_fu_568_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_290_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln13_fu_324_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln17_fu_362_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln20_fu_420_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln23_fu_480_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln32_1_fu_556_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln32_fu_550_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_fu_278_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln32_fu_562_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 393|         183|         166|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  109|         23|    1|         23|
    |c_0_reg_165      |    9|          2|    4|          8|
    |ch_0_reg_246     |    9|          2|    6|         12|
    |f_0_reg_177      |    9|          2|    7|         14|
    |grp_fu_257_p0    |   15|          3|   32|         96|
    |grp_fu_257_p1    |   15|          3|   32|         96|
    |phi_mul_reg_153  |    9|          2|    7|         14|
    |r_0_reg_141      |    9|          2|    4|          8|
    |w_sum_0_reg_199  |    9|          2|   32|         64|
    |w_sum_1_reg_211  |    9|          2|   32|         64|
    |w_sum_2_reg_234  |    9|          2|   32|         64|
    |wc_0_reg_223     |    9|          2|    2|          4|
    |wr_0_reg_188     |    9|          2|    2|          4|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  229|         49|  193|        471|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln7_reg_582              |   7|   0|    7|          0|
    |ap_CS_fsm                    |  22|   0|   22|          0|
    |c_0_reg_165                  |   4|   0|    4|          0|
    |c_reg_598                    |   4|   0|    4|          0|
    |ch_0_reg_246                 |   6|   0|    6|          0|
    |ch_reg_675                   |   6|   0|    6|          0|
    |conv_2_bias_load_reg_710     |  32|   0|   32|          0|
    |conv_2_weights_load_reg_690  |  32|   0|   32|          0|
    |conv_out_addr_reg_626        |  13|   0|   13|          0|
    |f_0_reg_177                  |   7|   0|    7|          0|
    |f_reg_611                    |   7|   0|    7|          0|
    |input_load_reg_695           |  32|   0|   32|          0|
    |mul_ln25_reg_644             |   8|   0|    8|          0|
    |phi_mul_reg_153              |   7|   0|    7|          0|
    |r_0_reg_141                  |   4|   0|    4|          0|
    |r_reg_590                    |   4|   0|    4|          0|
    |sext_ln25_reg_639            |   6|   0|    6|          0|
    |tmp_5_reg_700                |  32|   0|   32|          0|
    |tmp_9_reg_662                |   5|   0|   10|          5|
    |w_sum_0_reg_199              |  32|   0|   32|          0|
    |w_sum_1_reg_211              |  32|   0|   32|          0|
    |w_sum_2_reg_234              |  32|   0|   32|          0|
    |w_sum_reg_715                |  32|   0|   32|          0|
    |wc_0_reg_223                 |   2|   0|    2|          0|
    |wc_reg_657                   |   2|   0|    2|          0|
    |wr_0_reg_188                 |   2|   0|    2|          0|
    |wr_reg_634                   |   2|   0|    2|          0|
    |zext_ln13_reg_603            |   7|   0|   14|          7|
    |zext_ln23_reg_667            |   8|   0|   14|          6|
    |zext_ln25_reg_616            |   7|   0|   64|         57|
    |zext_ln33_1_reg_621          |   7|   0|   16|          9|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 403|   0|  487|         84|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   13|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

