

================================================================
== Synthesis Summary Report of 'SSMU'
================================================================
+ General Information: 
    * Date:           Tue Nov  4 22:59:31 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        ssmu
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LVI-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+--------------+---------------+-----+
    |                               Modules                              |  Issue  |       |       Latency       | Iteration|         | Trip |          |         |           |              |               |     |
    |                               & Loops                              |   Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |      FF      |      LUT      | URAM|
    +--------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+--------------+---------------+-----+
    |+ SSMU*                                                             |   Timing|  -0.77|      848|  2.544e+03|         -|      646|     -|  dataflow|  15 (5%)|  942 (75%)|  198697 (84%)|  135477 (115%)|    -|
    | + Loop_write_A_proc                                                |        -|   0.13|       68|    204.000|         -|       64|     -|    rewind|        -|          -|     544 (~0%)|      179 (~0%)|    -|
    |  o write_A_VITIS_LOOP_419_1                                        |        -|   2.19|       66|    198.000|         4|        1|    64|       yes|        -|          -|             -|              -|    -|
    | + Loop_load_kernel_proc                                            |        -|   0.42|        6|     18.000|         -|        4|     -|    rewind|        -|          -|       6 (~0%)|       69 (~0%)|    -|
    |  o load_kernel                                                     |        -|   2.19|        4|     12.000|         2|        1|     4|       yes|        -|          -|             -|              -|    -|
    | + Loop_write_X_proc                                                |        -|   0.53|        7|     21.000|         -|        4|     -|    rewind|        -|          -|     520 (~0%)|       71 (~0%)|    -|
    |  o write_X                                                         |        -|   2.19|        5|     15.000|         3|        1|     4|       yes|        -|          -|             -|              -|    -|
    | + Loop_write_H0_proc                                               |        -|   0.13|       68|    204.000|         -|       64|     -|    rewind|        -|          -|     544 (~0%)|      179 (~0%)|    -|
    |  o write_H0_VITIS_LOOP_435_2                                       |        -|   2.19|       66|    198.000|         4|        1|    64|       yes|        -|          -|             -|              -|    -|
    | + SSMU_stream_complete*                                            |   Timing|  -0.77|      847|  2.541e+03|         -|      646|     -|  dataflow|  15 (5%)|  942 (75%)|  195423 (83%)|  134244 (114%)|    -|
    |  + conv1d_silu_stream                                              |   Timing|  -0.05|      237|    711.000|         -|      237|     -|        no|        -|  512 (41%)|   75615 (32%)|    55234 (47%)|    -|
    |   + conv1d_silu_stream_Pipeline_read_kernel                        |        -|   0.66|        6|     18.000|         -|        5|     -|    rewind|        -|          -|     136 (~0%)|       71 (~0%)|    -|
    |    o read_kernel                                                   |        -|   2.19|        4|     12.000|         2|        1|     4|       yes|        -|          -|             -|              -|    -|
    |   + conv1d_silu_stream_Pipeline_read_X                             |   Timing|  -0.05|       85|    255.000|         -|        5|     -|    rewind|        -|          -|     6376 (2%)|      656 (~0%)|    -|
    |    o read_X                                                        |        -|   2.19|       83|    249.000|        81|        1|     4|       yes|        -|          -|             -|              -|    -|
    |   + conv1d_silu_stream_Pipeline_process_vectors                    |   Timing|  -0.05|      141|    423.000|         -|        5|     -|    rewind|        -|  320 (25%)|   48692 (20%)|    26914 (22%)|    -|
    |    o process_vectors                                               |        -|   2.19|      139|    417.000|       137|        1|     4|       yes|        -|          -|             -|              -|    -|
    |  + SSMU_stream_complete_Loop_duplicate_X_ssm_proc                  |        -|   0.00|        5|     15.000|         -|        4|     -|    rewind|        -|          -|       4 (~0%)|       65 (~0%)|    -|
    |   o duplicate_X_ssm                                                |        -|   2.19|        3|      9.000|         1|        1|     4|       yes|        -|          -|             -|              -|    -|
    |  + SSMU_stream_complete_Block_newFuncRoot_X_ssm_delta_i_rd_proc    |        -|   0.00|      546|  1.638e+03|         -|      546|     -|        no|        -|  392 (31%)|  105320 (44%)|    70038 (59%)|    -|
    |   + projection_streams                                             |        -|   0.00|      329|    987.000|         -|      329|     -|        no|        -|  152 (12%)|   54906 (23%)|    33279 (28%)|    -|
    |    + projection_streams_Pipeline_read_X_ssm                        |        -|   0.66|        6|     18.000|         -|        5|     -|    rewind|        -|          -|    2056 (~0%)|       71 (~0%)|    -|
    |     o read_X_ssm                                                   |        -|   2.19|        4|     12.000|         2|        1|     4|       yes|        -|          -|             -|              -|    -|
    |    + projection_streams_Pipeline_projection_B                      |        -|   0.09|       91|    273.000|         -|       34|     -|    rewind|        -|          -|     9287 (3%)|      6177 (5%)|    -|
    |     o projection_B                                                 |        -|   2.19|       89|    267.000|        60|        2|    16|       yes|        -|          -|             -|              -|    -|
    |    + projection_streams_Pipeline_projection_C                      |        -|   0.09|       91|    273.000|         -|       34|     -|    rewind|        -|          -|     9287 (3%)|      6177 (5%)|    -|
    |     o projection_C                                                 |        -|   2.19|       89|    267.000|        60|        2|    16|       yes|        -|          -|             -|              -|    -|
    |    + projection_streams_Pipeline_projection_delta_stream           |        -|   0.00|      134|    402.000|         -|       10|     -|    rewind|        -|   120 (9%)|    19768 (8%)|    13005 (11%)|    -|
    |     o projection_delta_stream                                      |        -|   2.19|      132|    396.000|       127|        2|     4|       yes|        -|          -|             -|              -|    -|
    |   + A_to_ddA_stream                                                |        -|   0.00|      112|    336.000|         -|      112|     -|        no|        -|    56 (4%)|    11203 (4%)|     10957 (9%)|    -|
    |    + A_to_ddA_stream_Pipeline_cache_delta                          |        -|   0.66|        6|     18.000|         -|        5|     -|    rewind|        -|          -|    2056 (~0%)|       71 (~0%)|    -|
    |     o cache_delta                                                  |        -|   2.19|        4|     12.000|         2|        1|     4|       yes|        -|          -|             -|              -|    -|
    |    + A_to_ddA_stream_Pipeline_process_A_delta                      |        -|   0.00|      103|    309.000|         -|       68|     -|    rewind|        -|    56 (4%)|     9141 (3%)|     10644 (9%)|    -|
    |     o process_A_delta                                              |       II|   2.19|      101|    303.000|        42|        4|    16|       yes|        -|          -|             -|              -|    -|
    |   + B_to_dB_stream                                                 |        -|   0.47|       84|    252.000|         -|       84|     -|        no|        -|          -|     3681 (1%)|     1094 (~0%)|    -|
    |    + B_to_dB_stream_Pipeline_read_delta_dB                         |        -|   0.66|        6|     18.000|         -|        5|     -|    rewind|        -|          -|    2056 (~0%)|       71 (~0%)|    -|
    |     o read_delta_dB                                                |        -|   2.19|        4|     12.000|         2|        1|     4|       yes|        -|          -|             -|              -|    -|
    |    + B_to_dB_stream_Pipeline_process_B_delta                       |        -|   0.47|       75|    225.000|         -|       68|     -|    rewind|        -|          -|    1619 (~0%)|      853 (~0%)|    -|
    |     o process_B_delta                                              |       II|   2.19|       73|    219.000|        14|        4|    16|       yes|        -|          -|             -|              -|    -|
    |   + update_H_stream                                                |        -|   0.09|       96|    288.000|         -|       96|     -|        no|        -|          -|     8601 (3%)|      3317 (2%)|    -|
    |    + update_H_stream_Pipeline_read_dX                              |        -|   0.66|        6|     18.000|         -|        5|     -|    rewind|        -|          -|    2056 (~0%)|       71 (~0%)|    -|
    |     o read_dX                                                      |        -|   2.19|        4|     12.000|         2|        1|     4|       yes|        -|          -|             -|              -|    -|
    |    + update_H_stream_Pipeline_update_H_loop                        |        -|   0.09|       87|    261.000|         -|       68|     -|    rewind|        -|          -|     6539 (2%)|      2788 (2%)|    -|
    |     o update_H_loop                                                |       II|   2.19|       85|    255.000|        26|        4|    16|       yes|        -|          -|             -|              -|    -|
    |   o duplicate_delta                                                |        -|   2.19|        3|      9.000|         1|        1|     4|       yes|        -|          -|             -|              -|    -|
    |  + SSMU_stream_complete_Loop_copy_H1_for_final_proc                |        -|   0.00|       65|    195.000|         -|       64|     -|    rewind|        -|          -|       8 (~0%)|       82 (~0%)|    -|
    |   o copy_H1_for_final                                              |        -|   2.19|       63|    189.000|         1|        1|    64|       yes|        -|          -|             -|              -|    -|
    |  + final_output_stream                                             |   Timing|  -0.77|      645|  1.935e+03|         -|      645|     -|        no|  15 (5%)|    38 (3%)|    13879 (5%)|      8378 (7%)|    -|
    |   + final_output_stream_Pipeline_read_X_gate                       |        -|   0.42|        6|     18.000|         -|        5|     -|    rewind|        -|          -|       9 (~0%)|       71 (~0%)|    -|
    |    o read_X_gate                                                   |        -|   2.19|        4|     12.000|         2|        1|     4|       yes|        -|          -|             -|              -|    -|
    |   + final_output_stream_Pipeline_read_C                            |        -|   0.55|       19|     57.000|         -|       17|     -|    rewind|        -|          -|     533 (~0%)|       74 (~0%)|    -|
    |    o read_C                                                        |        -|   2.19|       17|     51.000|         3|        1|    16|       yes|        -|          -|             -|              -|    -|
    |   + final_output_stream_Pipeline_accumulate_H1_C_VITIS_LOOP_295_2  |   Timing|  -0.77|      594|  1.782e+03|         -|      585|     -|    rewind|        -|    6 (~0%)|     4938 (2%)|      3233 (2%)|    -|
    |    o accumulate_H1_C_VITIS_LOOP_295_2                              |       II|   2.19|      592|  1.776e+03|        26|        9|    64|       yes|        -|          -|             -|              -|    -|
    |   + final_output_stream_Pipeline_final_output                      |        -|   0.09|       19|     57.000|         -|        5|     -|    rewind|        -|    32 (2%)|     7874 (3%)|      4279 (3%)|    -|
    |    o final_output                                                  |        -|   2.19|       17|     51.000|        15|        1|     4|       yes|        -|          -|             -|              -|    -|
    | + Loop_read_H1_proc                                                |        -|   0.13|       66|    198.000|         -|       64|     -|    rewind|        -|          -|     540 (~0%)|      185 (~0%)|    -|
    |  o read_H1_VITIS_LOOP_446_3                                        |        -|   2.19|       64|    192.000|         2|        1|    64|       yes|        -|          -|             -|              -|    -|
    | + Loop_read_out_proc                                               |        -|   0.79|        6|     18.000|         -|        4|     -|    rewind|        -|          -|     521 (~0%)|       75 (~0%)|    -|
    |  o read_out                                                        |        -|   2.19|        4|     12.000|         2|        1|     4|       yes|        -|          -|             -|              -|    -|
    +--------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+------+----------+---------+-----------+--------------+---------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+-----------+----------+
| Port             | Direction | Bitwidth |
+------------------+-----------+----------+
| A_address0       | out       | 6        |
| A_address1       | out       | 6        |
| A_d0             | out       | 512      |
| A_d1             | out       | 512      |
| A_q0             | in        | 512      |
| A_q1             | in        | 512      |
| H0_address0      | out       | 6        |
| H0_address1      | out       | 6        |
| H0_d0            | out       | 512      |
| H0_d1            | out       | 512      |
| H0_q0            | in        | 512      |
| H0_q1            | in        | 512      |
| H1_address0      | out       | 6        |
| H1_address1      | out       | 6        |
| H1_d0            | out       | 512      |
| H1_d1            | out       | 512      |
| H1_q0            | in        | 512      |
| H1_q1            | in        | 512      |
| W_B_0_0_address0 | out       | 1        |
| W_B_0_0_address1 | out       | 1        |
| W_B_0_0_d0       | out       | 512      |
| W_B_0_0_d1       | out       | 512      |
| W_B_0_0_q0       | in        | 512      |
| W_B_0_0_q1       | in        | 512      |
| W_B_0_1_address0 | out       | 1        |
| W_B_0_1_address1 | out       | 1        |
| W_B_0_1_d0       | out       | 512      |
| W_B_0_1_d1       | out       | 512      |
| W_B_0_1_q0       | in        | 512      |
| W_B_0_1_q1       | in        | 512      |
| W_B_0_2_address0 | out       | 1        |
| W_B_0_2_address1 | out       | 1        |
| W_B_0_2_d0       | out       | 512      |
| W_B_0_2_d1       | out       | 512      |
| W_B_0_2_q0       | in        | 512      |
| W_B_0_2_q1       | in        | 512      |
| W_B_0_3_address0 | out       | 1        |
| W_B_0_3_address1 | out       | 1        |
| W_B_0_3_d0       | out       | 512      |
| W_B_0_3_d1       | out       | 512      |
| W_B_0_3_q0       | in        | 512      |
| W_B_0_3_q1       | in        | 512      |
| W_B_1_0_address0 | out       | 1        |
| W_B_1_0_address1 | out       | 1        |
| W_B_1_0_d0       | out       | 512      |
| W_B_1_0_d1       | out       | 512      |
| W_B_1_0_q0       | in        | 512      |
| W_B_1_0_q1       | in        | 512      |
| W_B_1_1_address0 | out       | 1        |
| W_B_1_1_address1 | out       | 1        |
| W_B_1_1_d0       | out       | 512      |
| W_B_1_1_d1       | out       | 512      |
| W_B_1_1_q0       | in        | 512      |
| W_B_1_1_q1       | in        | 512      |
| W_B_1_2_address0 | out       | 1        |
| W_B_1_2_address1 | out       | 1        |
| W_B_1_2_d0       | out       | 512      |
| W_B_1_2_d1       | out       | 512      |
| W_B_1_2_q0       | in        | 512      |
| W_B_1_2_q1       | in        | 512      |
| W_B_1_3_address0 | out       | 1        |
| W_B_1_3_address1 | out       | 1        |
| W_B_1_3_d0       | out       | 512      |
| W_B_1_3_d1       | out       | 512      |
| W_B_1_3_q0       | in        | 512      |
| W_B_1_3_q1       | in        | 512      |
| W_B_2_0_address0 | out       | 1        |
| W_B_2_0_address1 | out       | 1        |
| W_B_2_0_d0       | out       | 512      |
| W_B_2_0_d1       | out       | 512      |
| W_B_2_0_q0       | in        | 512      |
| W_B_2_0_q1       | in        | 512      |
| W_B_2_1_address0 | out       | 1        |
| W_B_2_1_address1 | out       | 1        |
| W_B_2_1_d0       | out       | 512      |
| W_B_2_1_d1       | out       | 512      |
| W_B_2_1_q0       | in        | 512      |
| W_B_2_1_q1       | in        | 512      |
| W_B_2_2_address0 | out       | 1        |
| W_B_2_2_address1 | out       | 1        |
| W_B_2_2_d0       | out       | 512      |
| W_B_2_2_d1       | out       | 512      |
| W_B_2_2_q0       | in        | 512      |
| W_B_2_2_q1       | in        | 512      |
| W_B_2_3_address0 | out       | 1        |
| W_B_2_3_address1 | out       | 1        |
| W_B_2_3_d0       | out       | 512      |
| W_B_2_3_d1       | out       | 512      |
| W_B_2_3_q0       | in        | 512      |
| W_B_2_3_q1       | in        | 512      |
| W_B_3_0_address0 | out       | 1        |
| W_B_3_0_address1 | out       | 1        |
| W_B_3_0_d0       | out       | 512      |
| W_B_3_0_d1       | out       | 512      |
| W_B_3_0_q0       | in        | 512      |
| W_B_3_0_q1       | in        | 512      |
| W_B_3_1_address0 | out       | 1        |
| W_B_3_1_address1 | out       | 1        |
| W_B_3_1_d0       | out       | 512      |
| W_B_3_1_d1       | out       | 512      |
| W_B_3_1_q0       | in        | 512      |
| W_B_3_1_q1       | in        | 512      |
| W_B_3_2_address0 | out       | 1        |
| W_B_3_2_address1 | out       | 1        |
| W_B_3_2_d0       | out       | 512      |
| W_B_3_2_d1       | out       | 512      |
| W_B_3_2_q0       | in        | 512      |
| W_B_3_2_q1       | in        | 512      |
| W_B_3_3_address0 | out       | 1        |
| W_B_3_3_address1 | out       | 1        |
| W_B_3_3_d0       | out       | 512      |
| W_B_3_3_d1       | out       | 512      |
| W_B_3_3_q0       | in        | 512      |
| W_B_3_3_q1       | in        | 512      |
| W_B_4_0_address0 | out       | 1        |
| W_B_4_0_address1 | out       | 1        |
| W_B_4_0_d0       | out       | 512      |
| W_B_4_0_d1       | out       | 512      |
| W_B_4_0_q0       | in        | 512      |
| W_B_4_0_q1       | in        | 512      |
| W_B_4_1_address0 | out       | 1        |
| W_B_4_1_address1 | out       | 1        |
| W_B_4_1_d0       | out       | 512      |
| W_B_4_1_d1       | out       | 512      |
| W_B_4_1_q0       | in        | 512      |
| W_B_4_1_q1       | in        | 512      |
| W_B_4_2_address0 | out       | 1        |
| W_B_4_2_address1 | out       | 1        |
| W_B_4_2_d0       | out       | 512      |
| W_B_4_2_d1       | out       | 512      |
| W_B_4_2_q0       | in        | 512      |
| W_B_4_2_q1       | in        | 512      |
| W_B_4_3_address0 | out       | 1        |
| W_B_4_3_address1 | out       | 1        |
| W_B_4_3_d0       | out       | 512      |
| W_B_4_3_d1       | out       | 512      |
| W_B_4_3_q0       | in        | 512      |
| W_B_4_3_q1       | in        | 512      |
| W_B_5_0_address0 | out       | 1        |
| W_B_5_0_address1 | out       | 1        |
| W_B_5_0_d0       | out       | 512      |
| W_B_5_0_d1       | out       | 512      |
| W_B_5_0_q0       | in        | 512      |
| W_B_5_0_q1       | in        | 512      |
| W_B_5_1_address0 | out       | 1        |
| W_B_5_1_address1 | out       | 1        |
| W_B_5_1_d0       | out       | 512      |
| W_B_5_1_d1       | out       | 512      |
| W_B_5_1_q0       | in        | 512      |
| W_B_5_1_q1       | in        | 512      |
| W_B_5_2_address0 | out       | 1        |
| W_B_5_2_address1 | out       | 1        |
| W_B_5_2_d0       | out       | 512      |
| W_B_5_2_d1       | out       | 512      |
| W_B_5_2_q0       | in        | 512      |
| W_B_5_2_q1       | in        | 512      |
| W_B_5_3_address0 | out       | 1        |
| W_B_5_3_address1 | out       | 1        |
| W_B_5_3_d0       | out       | 512      |
| W_B_5_3_d1       | out       | 512      |
| W_B_5_3_q0       | in        | 512      |
| W_B_5_3_q1       | in        | 512      |
| W_B_6_0_address0 | out       | 1        |
| W_B_6_0_address1 | out       | 1        |
| W_B_6_0_d0       | out       | 512      |
| W_B_6_0_d1       | out       | 512      |
| W_B_6_0_q0       | in        | 512      |
| W_B_6_0_q1       | in        | 512      |
| W_B_6_1_address0 | out       | 1        |
| W_B_6_1_address1 | out       | 1        |
| W_B_6_1_d0       | out       | 512      |
| W_B_6_1_d1       | out       | 512      |
| W_B_6_1_q0       | in        | 512      |
| W_B_6_1_q1       | in        | 512      |
| W_B_6_2_address0 | out       | 1        |
| W_B_6_2_address1 | out       | 1        |
| W_B_6_2_d0       | out       | 512      |
| W_B_6_2_d1       | out       | 512      |
| W_B_6_2_q0       | in        | 512      |
| W_B_6_2_q1       | in        | 512      |
| W_B_6_3_address0 | out       | 1        |
| W_B_6_3_address1 | out       | 1        |
| W_B_6_3_d0       | out       | 512      |
| W_B_6_3_d1       | out       | 512      |
| W_B_6_3_q0       | in        | 512      |
| W_B_6_3_q1       | in        | 512      |
| W_B_7_0_address0 | out       | 1        |
| W_B_7_0_address1 | out       | 1        |
| W_B_7_0_d0       | out       | 512      |
| W_B_7_0_d1       | out       | 512      |
| W_B_7_0_q0       | in        | 512      |
| W_B_7_0_q1       | in        | 512      |
| W_B_7_1_address0 | out       | 1        |
| W_B_7_1_address1 | out       | 1        |
| W_B_7_1_d0       | out       | 512      |
| W_B_7_1_d1       | out       | 512      |
| W_B_7_1_q0       | in        | 512      |
| W_B_7_1_q1       | in        | 512      |
| W_B_7_2_address0 | out       | 1        |
| W_B_7_2_address1 | out       | 1        |
| W_B_7_2_d0       | out       | 512      |
| W_B_7_2_d1       | out       | 512      |
| W_B_7_2_q0       | in        | 512      |
| W_B_7_2_q1       | in        | 512      |
| W_B_7_3_address0 | out       | 1        |
| W_B_7_3_address1 | out       | 1        |
| W_B_7_3_d0       | out       | 512      |
| W_B_7_3_d1       | out       | 512      |
| W_B_7_3_q0       | in        | 512      |
| W_B_7_3_q1       | in        | 512      |
| W_C_0_0_address0 | out       | 1        |
| W_C_0_0_address1 | out       | 1        |
| W_C_0_0_d0       | out       | 512      |
| W_C_0_0_d1       | out       | 512      |
| W_C_0_0_q0       | in        | 512      |
| W_C_0_0_q1       | in        | 512      |
| W_C_0_1_address0 | out       | 1        |
| W_C_0_1_address1 | out       | 1        |
| W_C_0_1_d0       | out       | 512      |
| W_C_0_1_d1       | out       | 512      |
| W_C_0_1_q0       | in        | 512      |
| W_C_0_1_q1       | in        | 512      |
| W_C_0_2_address0 | out       | 1        |
| W_C_0_2_address1 | out       | 1        |
| W_C_0_2_d0       | out       | 512      |
| W_C_0_2_d1       | out       | 512      |
| W_C_0_2_q0       | in        | 512      |
| W_C_0_2_q1       | in        | 512      |
| W_C_0_3_address0 | out       | 1        |
| W_C_0_3_address1 | out       | 1        |
| W_C_0_3_d0       | out       | 512      |
| W_C_0_3_d1       | out       | 512      |
| W_C_0_3_q0       | in        | 512      |
| W_C_0_3_q1       | in        | 512      |
| W_C_1_0_address0 | out       | 1        |
| W_C_1_0_address1 | out       | 1        |
| W_C_1_0_d0       | out       | 512      |
| W_C_1_0_d1       | out       | 512      |
| W_C_1_0_q0       | in        | 512      |
| W_C_1_0_q1       | in        | 512      |
| W_C_1_1_address0 | out       | 1        |
| W_C_1_1_address1 | out       | 1        |
| W_C_1_1_d0       | out       | 512      |
| W_C_1_1_d1       | out       | 512      |
| W_C_1_1_q0       | in        | 512      |
| W_C_1_1_q1       | in        | 512      |
| W_C_1_2_address0 | out       | 1        |
| W_C_1_2_address1 | out       | 1        |
| W_C_1_2_d0       | out       | 512      |
| W_C_1_2_d1       | out       | 512      |
| W_C_1_2_q0       | in        | 512      |
| W_C_1_2_q1       | in        | 512      |
| W_C_1_3_address0 | out       | 1        |
| W_C_1_3_address1 | out       | 1        |
| W_C_1_3_d0       | out       | 512      |
| W_C_1_3_d1       | out       | 512      |
| W_C_1_3_q0       | in        | 512      |
| W_C_1_3_q1       | in        | 512      |
| W_C_2_0_address0 | out       | 1        |
| W_C_2_0_address1 | out       | 1        |
| W_C_2_0_d0       | out       | 512      |
| W_C_2_0_d1       | out       | 512      |
| W_C_2_0_q0       | in        | 512      |
| W_C_2_0_q1       | in        | 512      |
| W_C_2_1_address0 | out       | 1        |
| W_C_2_1_address1 | out       | 1        |
| W_C_2_1_d0       | out       | 512      |
| W_C_2_1_d1       | out       | 512      |
| W_C_2_1_q0       | in        | 512      |
| W_C_2_1_q1       | in        | 512      |
| W_C_2_2_address0 | out       | 1        |
| W_C_2_2_address1 | out       | 1        |
| W_C_2_2_d0       | out       | 512      |
| W_C_2_2_d1       | out       | 512      |
| W_C_2_2_q0       | in        | 512      |
| W_C_2_2_q1       | in        | 512      |
| W_C_2_3_address0 | out       | 1        |
| W_C_2_3_address1 | out       | 1        |
| W_C_2_3_d0       | out       | 512      |
| W_C_2_3_d1       | out       | 512      |
| W_C_2_3_q0       | in        | 512      |
| W_C_2_3_q1       | in        | 512      |
| W_C_3_0_address0 | out       | 1        |
| W_C_3_0_address1 | out       | 1        |
| W_C_3_0_d0       | out       | 512      |
| W_C_3_0_d1       | out       | 512      |
| W_C_3_0_q0       | in        | 512      |
| W_C_3_0_q1       | in        | 512      |
| W_C_3_1_address0 | out       | 1        |
| W_C_3_1_address1 | out       | 1        |
| W_C_3_1_d0       | out       | 512      |
| W_C_3_1_d1       | out       | 512      |
| W_C_3_1_q0       | in        | 512      |
| W_C_3_1_q1       | in        | 512      |
| W_C_3_2_address0 | out       | 1        |
| W_C_3_2_address1 | out       | 1        |
| W_C_3_2_d0       | out       | 512      |
| W_C_3_2_d1       | out       | 512      |
| W_C_3_2_q0       | in        | 512      |
| W_C_3_2_q1       | in        | 512      |
| W_C_3_3_address0 | out       | 1        |
| W_C_3_3_address1 | out       | 1        |
| W_C_3_3_d0       | out       | 512      |
| W_C_3_3_d1       | out       | 512      |
| W_C_3_3_q0       | in        | 512      |
| W_C_3_3_q1       | in        | 512      |
| W_C_4_0_address0 | out       | 1        |
| W_C_4_0_address1 | out       | 1        |
| W_C_4_0_d0       | out       | 512      |
| W_C_4_0_d1       | out       | 512      |
| W_C_4_0_q0       | in        | 512      |
| W_C_4_0_q1       | in        | 512      |
| W_C_4_1_address0 | out       | 1        |
| W_C_4_1_address1 | out       | 1        |
| W_C_4_1_d0       | out       | 512      |
| W_C_4_1_d1       | out       | 512      |
| W_C_4_1_q0       | in        | 512      |
| W_C_4_1_q1       | in        | 512      |
| W_C_4_2_address0 | out       | 1        |
| W_C_4_2_address1 | out       | 1        |
| W_C_4_2_d0       | out       | 512      |
| W_C_4_2_d1       | out       | 512      |
| W_C_4_2_q0       | in        | 512      |
| W_C_4_2_q1       | in        | 512      |
| W_C_4_3_address0 | out       | 1        |
| W_C_4_3_address1 | out       | 1        |
| W_C_4_3_d0       | out       | 512      |
| W_C_4_3_d1       | out       | 512      |
| W_C_4_3_q0       | in        | 512      |
| W_C_4_3_q1       | in        | 512      |
| W_C_5_0_address0 | out       | 1        |
| W_C_5_0_address1 | out       | 1        |
| W_C_5_0_d0       | out       | 512      |
| W_C_5_0_d1       | out       | 512      |
| W_C_5_0_q0       | in        | 512      |
| W_C_5_0_q1       | in        | 512      |
| W_C_5_1_address0 | out       | 1        |
| W_C_5_1_address1 | out       | 1        |
| W_C_5_1_d0       | out       | 512      |
| W_C_5_1_d1       | out       | 512      |
| W_C_5_1_q0       | in        | 512      |
| W_C_5_1_q1       | in        | 512      |
| W_C_5_2_address0 | out       | 1        |
| W_C_5_2_address1 | out       | 1        |
| W_C_5_2_d0       | out       | 512      |
| W_C_5_2_d1       | out       | 512      |
| W_C_5_2_q0       | in        | 512      |
| W_C_5_2_q1       | in        | 512      |
| W_C_5_3_address0 | out       | 1        |
| W_C_5_3_address1 | out       | 1        |
| W_C_5_3_d0       | out       | 512      |
| W_C_5_3_d1       | out       | 512      |
| W_C_5_3_q0       | in        | 512      |
| W_C_5_3_q1       | in        | 512      |
| W_C_6_0_address0 | out       | 1        |
| W_C_6_0_address1 | out       | 1        |
| W_C_6_0_d0       | out       | 512      |
| W_C_6_0_d1       | out       | 512      |
| W_C_6_0_q0       | in        | 512      |
| W_C_6_0_q1       | in        | 512      |
| W_C_6_1_address0 | out       | 1        |
| W_C_6_1_address1 | out       | 1        |
| W_C_6_1_d0       | out       | 512      |
| W_C_6_1_d1       | out       | 512      |
| W_C_6_1_q0       | in        | 512      |
| W_C_6_1_q1       | in        | 512      |
| W_C_6_2_address0 | out       | 1        |
| W_C_6_2_address1 | out       | 1        |
| W_C_6_2_d0       | out       | 512      |
| W_C_6_2_d1       | out       | 512      |
| W_C_6_2_q0       | in        | 512      |
| W_C_6_2_q1       | in        | 512      |
| W_C_6_3_address0 | out       | 1        |
| W_C_6_3_address1 | out       | 1        |
| W_C_6_3_d0       | out       | 512      |
| W_C_6_3_d1       | out       | 512      |
| W_C_6_3_q0       | in        | 512      |
| W_C_6_3_q1       | in        | 512      |
| W_C_7_0_address0 | out       | 1        |
| W_C_7_0_address1 | out       | 1        |
| W_C_7_0_d0       | out       | 512      |
| W_C_7_0_d1       | out       | 512      |
| W_C_7_0_q0       | in        | 512      |
| W_C_7_0_q1       | in        | 512      |
| W_C_7_1_address0 | out       | 1        |
| W_C_7_1_address1 | out       | 1        |
| W_C_7_1_d0       | out       | 512      |
| W_C_7_1_d1       | out       | 512      |
| W_C_7_1_q0       | in        | 512      |
| W_C_7_1_q1       | in        | 512      |
| W_C_7_2_address0 | out       | 1        |
| W_C_7_2_address1 | out       | 1        |
| W_C_7_2_d0       | out       | 512      |
| W_C_7_2_d1       | out       | 512      |
| W_C_7_2_q0       | in        | 512      |
| W_C_7_2_q1       | in        | 512      |
| W_C_7_3_address0 | out       | 1        |
| W_C_7_3_address1 | out       | 1        |
| W_C_7_3_d0       | out       | 512      |
| W_C_7_3_d1       | out       | 512      |
| W_C_7_3_q0       | in        | 512      |
| W_C_7_3_q1       | in        | 512      |
| X_address0       | out       | 2        |
| X_address1       | out       | 2        |
| X_d0             | out       | 512      |
| X_d1             | out       | 512      |
| X_q0             | in        | 512      |
| X_q1             | in        | 512      |
| kernel_address0  | out       | 2        |
| kernel_address1  | out       | 2        |
| kernel_d0        | out       | 32       |
| kernel_d1        | out       | 32       |
| kernel_q0        | in        | 32       |
| kernel_q1        | in        | 32       |
| out_r_address0   | out       | 2        |
| out_r_address1   | out       | 2        |
| out_r_d0         | out       | 512      |
| out_r_d1         | out       | 512      |
| out_r_q0         | in        | 512      |
| out_r_q1         | in        | 512      |
+------------------+-----------+----------+

* Other Ports
+-------------+---------+-----------+----------+
| Port        | Mode    | Direction | Bitwidth |
+-------------+---------+-----------+----------+
| W_delta_0_0 | ap_none | in        | 512      |
| W_delta_0_1 | ap_none | in        | 512      |
| W_delta_0_2 | ap_none | in        | 512      |
| W_delta_0_3 | ap_none | in        | 512      |
| W_delta_1_0 | ap_none | in        | 512      |
| W_delta_1_1 | ap_none | in        | 512      |
| W_delta_1_2 | ap_none | in        | 512      |
| W_delta_1_3 | ap_none | in        | 512      |
| W_delta_2_0 | ap_none | in        | 512      |
| W_delta_2_1 | ap_none | in        | 512      |
| W_delta_2_2 | ap_none | in        | 512      |
| W_delta_2_3 | ap_none | in        | 512      |
| W_delta_3_0 | ap_none | in        | 512      |
| W_delta_3_1 | ap_none | in        | 512      |
| W_delta_3_2 | ap_none | in        | 512      |
| W_delta_3_3 | ap_none | in        | 512      |
+-------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| kernel   | in        | float*             |
| A        | in        | vector<float, 16>* |
| W_B      | in        | vector<float, 16>* |
| W_C      | in        | vector<float, 16>* |
| X        | in        | vector<float, 16>* |
| H0       | in        | vector<float, 16>* |
| H1       | out       | vector<float, 16>* |
| W_delta  | in        | vector<float, 16>* |
| out      | out       | vector<float, 16>* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| kernel   | kernel_address0  | port    | offset   |
| kernel   | kernel_ce0       | port    |          |
| kernel   | kernel_d0        | port    |          |
| kernel   | kernel_q0        | port    |          |
| kernel   | kernel_we0       | port    |          |
| kernel   | kernel_address1  | port    | offset   |
| kernel   | kernel_ce1       | port    |          |
| kernel   | kernel_d1        | port    |          |
| kernel   | kernel_q1        | port    |          |
| kernel   | kernel_we1       | port    |          |
| A        | A_address0       | port    | offset   |
| A        | A_ce0            | port    |          |
| A        | A_d0             | port    |          |
| A        | A_q0             | port    |          |
| A        | A_we0            | port    |          |
| A        | A_address1       | port    | offset   |
| A        | A_ce1            | port    |          |
| A        | A_d1             | port    |          |
| A        | A_q1             | port    |          |
| A        | A_we1            | port    |          |
| W_B      | W_B_0_0_address0 | port    | offset   |
| W_B      | W_B_0_0_ce0      | port    |          |
| W_B      | W_B_0_0_d0       | port    |          |
| W_B      | W_B_0_0_q0       | port    |          |
| W_B      | W_B_0_0_we0      | port    |          |
| W_B      | W_B_0_0_address1 | port    | offset   |
| W_B      | W_B_0_0_ce1      | port    |          |
| W_B      | W_B_0_0_d1       | port    |          |
| W_B      | W_B_0_0_q1       | port    |          |
| W_B      | W_B_0_0_we1      | port    |          |
| W_B      | W_B_0_1_address0 | port    | offset   |
| W_B      | W_B_0_1_ce0      | port    |          |
| W_B      | W_B_0_1_d0       | port    |          |
| W_B      | W_B_0_1_q0       | port    |          |
| W_B      | W_B_0_1_we0      | port    |          |
| W_B      | W_B_0_1_address1 | port    | offset   |
| W_B      | W_B_0_1_ce1      | port    |          |
| W_B      | W_B_0_1_d1       | port    |          |
| W_B      | W_B_0_1_q1       | port    |          |
| W_B      | W_B_0_1_we1      | port    |          |
| W_B      | W_B_0_2_address0 | port    | offset   |
| W_B      | W_B_0_2_ce0      | port    |          |
| W_B      | W_B_0_2_d0       | port    |          |
| W_B      | W_B_0_2_q0       | port    |          |
| W_B      | W_B_0_2_we0      | port    |          |
| W_B      | W_B_0_2_address1 | port    | offset   |
| W_B      | W_B_0_2_ce1      | port    |          |
| W_B      | W_B_0_2_d1       | port    |          |
| W_B      | W_B_0_2_q1       | port    |          |
| W_B      | W_B_0_2_we1      | port    |          |
| W_B      | W_B_0_3_address0 | port    | offset   |
| W_B      | W_B_0_3_ce0      | port    |          |
| W_B      | W_B_0_3_d0       | port    |          |
| W_B      | W_B_0_3_q0       | port    |          |
| W_B      | W_B_0_3_we0      | port    |          |
| W_B      | W_B_0_3_address1 | port    | offset   |
| W_B      | W_B_0_3_ce1      | port    |          |
| W_B      | W_B_0_3_d1       | port    |          |
| W_B      | W_B_0_3_q1       | port    |          |
| W_B      | W_B_0_3_we1      | port    |          |
| W_B      | W_B_1_0_address0 | port    | offset   |
| W_B      | W_B_1_0_ce0      | port    |          |
| W_B      | W_B_1_0_d0       | port    |          |
| W_B      | W_B_1_0_q0       | port    |          |
| W_B      | W_B_1_0_we0      | port    |          |
| W_B      | W_B_1_0_address1 | port    | offset   |
| W_B      | W_B_1_0_ce1      | port    |          |
| W_B      | W_B_1_0_d1       | port    |          |
| W_B      | W_B_1_0_q1       | port    |          |
| W_B      | W_B_1_0_we1      | port    |          |
| W_B      | W_B_1_1_address0 | port    | offset   |
| W_B      | W_B_1_1_ce0      | port    |          |
| W_B      | W_B_1_1_d0       | port    |          |
| W_B      | W_B_1_1_q0       | port    |          |
| W_B      | W_B_1_1_we0      | port    |          |
| W_B      | W_B_1_1_address1 | port    | offset   |
| W_B      | W_B_1_1_ce1      | port    |          |
| W_B      | W_B_1_1_d1       | port    |          |
| W_B      | W_B_1_1_q1       | port    |          |
| W_B      | W_B_1_1_we1      | port    |          |
| W_B      | W_B_1_2_address0 | port    | offset   |
| W_B      | W_B_1_2_ce0      | port    |          |
| W_B      | W_B_1_2_d0       | port    |          |
| W_B      | W_B_1_2_q0       | port    |          |
| W_B      | W_B_1_2_we0      | port    |          |
| W_B      | W_B_1_2_address1 | port    | offset   |
| W_B      | W_B_1_2_ce1      | port    |          |
| W_B      | W_B_1_2_d1       | port    |          |
| W_B      | W_B_1_2_q1       | port    |          |
| W_B      | W_B_1_2_we1      | port    |          |
| W_B      | W_B_1_3_address0 | port    | offset   |
| W_B      | W_B_1_3_ce0      | port    |          |
| W_B      | W_B_1_3_d0       | port    |          |
| W_B      | W_B_1_3_q0       | port    |          |
| W_B      | W_B_1_3_we0      | port    |          |
| W_B      | W_B_1_3_address1 | port    | offset   |
| W_B      | W_B_1_3_ce1      | port    |          |
| W_B      | W_B_1_3_d1       | port    |          |
| W_B      | W_B_1_3_q1       | port    |          |
| W_B      | W_B_1_3_we1      | port    |          |
| W_B      | W_B_2_0_address0 | port    | offset   |
| W_B      | W_B_2_0_ce0      | port    |          |
| W_B      | W_B_2_0_d0       | port    |          |
| W_B      | W_B_2_0_q0       | port    |          |
| W_B      | W_B_2_0_we0      | port    |          |
| W_B      | W_B_2_0_address1 | port    | offset   |
| W_B      | W_B_2_0_ce1      | port    |          |
| W_B      | W_B_2_0_d1       | port    |          |
| W_B      | W_B_2_0_q1       | port    |          |
| W_B      | W_B_2_0_we1      | port    |          |
| W_B      | W_B_2_1_address0 | port    | offset   |
| W_B      | W_B_2_1_ce0      | port    |          |
| W_B      | W_B_2_1_d0       | port    |          |
| W_B      | W_B_2_1_q0       | port    |          |
| W_B      | W_B_2_1_we0      | port    |          |
| W_B      | W_B_2_1_address1 | port    | offset   |
| W_B      | W_B_2_1_ce1      | port    |          |
| W_B      | W_B_2_1_d1       | port    |          |
| W_B      | W_B_2_1_q1       | port    |          |
| W_B      | W_B_2_1_we1      | port    |          |
| W_B      | W_B_2_2_address0 | port    | offset   |
| W_B      | W_B_2_2_ce0      | port    |          |
| W_B      | W_B_2_2_d0       | port    |          |
| W_B      | W_B_2_2_q0       | port    |          |
| W_B      | W_B_2_2_we0      | port    |          |
| W_B      | W_B_2_2_address1 | port    | offset   |
| W_B      | W_B_2_2_ce1      | port    |          |
| W_B      | W_B_2_2_d1       | port    |          |
| W_B      | W_B_2_2_q1       | port    |          |
| W_B      | W_B_2_2_we1      | port    |          |
| W_B      | W_B_2_3_address0 | port    | offset   |
| W_B      | W_B_2_3_ce0      | port    |          |
| W_B      | W_B_2_3_d0       | port    |          |
| W_B      | W_B_2_3_q0       | port    |          |
| W_B      | W_B_2_3_we0      | port    |          |
| W_B      | W_B_2_3_address1 | port    | offset   |
| W_B      | W_B_2_3_ce1      | port    |          |
| W_B      | W_B_2_3_d1       | port    |          |
| W_B      | W_B_2_3_q1       | port    |          |
| W_B      | W_B_2_3_we1      | port    |          |
| W_B      | W_B_3_0_address0 | port    | offset   |
| W_B      | W_B_3_0_ce0      | port    |          |
| W_B      | W_B_3_0_d0       | port    |          |
| W_B      | W_B_3_0_q0       | port    |          |
| W_B      | W_B_3_0_we0      | port    |          |
| W_B      | W_B_3_0_address1 | port    | offset   |
| W_B      | W_B_3_0_ce1      | port    |          |
| W_B      | W_B_3_0_d1       | port    |          |
| W_B      | W_B_3_0_q1       | port    |          |
| W_B      | W_B_3_0_we1      | port    |          |
| W_B      | W_B_3_1_address0 | port    | offset   |
| W_B      | W_B_3_1_ce0      | port    |          |
| W_B      | W_B_3_1_d0       | port    |          |
| W_B      | W_B_3_1_q0       | port    |          |
| W_B      | W_B_3_1_we0      | port    |          |
| W_B      | W_B_3_1_address1 | port    | offset   |
| W_B      | W_B_3_1_ce1      | port    |          |
| W_B      | W_B_3_1_d1       | port    |          |
| W_B      | W_B_3_1_q1       | port    |          |
| W_B      | W_B_3_1_we1      | port    |          |
| W_B      | W_B_3_2_address0 | port    | offset   |
| W_B      | W_B_3_2_ce0      | port    |          |
| W_B      | W_B_3_2_d0       | port    |          |
| W_B      | W_B_3_2_q0       | port    |          |
| W_B      | W_B_3_2_we0      | port    |          |
| W_B      | W_B_3_2_address1 | port    | offset   |
| W_B      | W_B_3_2_ce1      | port    |          |
| W_B      | W_B_3_2_d1       | port    |          |
| W_B      | W_B_3_2_q1       | port    |          |
| W_B      | W_B_3_2_we1      | port    |          |
| W_B      | W_B_3_3_address0 | port    | offset   |
| W_B      | W_B_3_3_ce0      | port    |          |
| W_B      | W_B_3_3_d0       | port    |          |
| W_B      | W_B_3_3_q0       | port    |          |
| W_B      | W_B_3_3_we0      | port    |          |
| W_B      | W_B_3_3_address1 | port    | offset   |
| W_B      | W_B_3_3_ce1      | port    |          |
| W_B      | W_B_3_3_d1       | port    |          |
| W_B      | W_B_3_3_q1       | port    |          |
| W_B      | W_B_3_3_we1      | port    |          |
| W_B      | W_B_4_0_address0 | port    | offset   |
| W_B      | W_B_4_0_ce0      | port    |          |
| W_B      | W_B_4_0_d0       | port    |          |
| W_B      | W_B_4_0_q0       | port    |          |
| W_B      | W_B_4_0_we0      | port    |          |
| W_B      | W_B_4_0_address1 | port    | offset   |
| W_B      | W_B_4_0_ce1      | port    |          |
| W_B      | W_B_4_0_d1       | port    |          |
| W_B      | W_B_4_0_q1       | port    |          |
| W_B      | W_B_4_0_we1      | port    |          |
| W_B      | W_B_4_1_address0 | port    | offset   |
| W_B      | W_B_4_1_ce0      | port    |          |
| W_B      | W_B_4_1_d0       | port    |          |
| W_B      | W_B_4_1_q0       | port    |          |
| W_B      | W_B_4_1_we0      | port    |          |
| W_B      | W_B_4_1_address1 | port    | offset   |
| W_B      | W_B_4_1_ce1      | port    |          |
| W_B      | W_B_4_1_d1       | port    |          |
| W_B      | W_B_4_1_q1       | port    |          |
| W_B      | W_B_4_1_we1      | port    |          |
| W_B      | W_B_4_2_address0 | port    | offset   |
| W_B      | W_B_4_2_ce0      | port    |          |
| W_B      | W_B_4_2_d0       | port    |          |
| W_B      | W_B_4_2_q0       | port    |          |
| W_B      | W_B_4_2_we0      | port    |          |
| W_B      | W_B_4_2_address1 | port    | offset   |
| W_B      | W_B_4_2_ce1      | port    |          |
| W_B      | W_B_4_2_d1       | port    |          |
| W_B      | W_B_4_2_q1       | port    |          |
| W_B      | W_B_4_2_we1      | port    |          |
| W_B      | W_B_4_3_address0 | port    | offset   |
| W_B      | W_B_4_3_ce0      | port    |          |
| W_B      | W_B_4_3_d0       | port    |          |
| W_B      | W_B_4_3_q0       | port    |          |
| W_B      | W_B_4_3_we0      | port    |          |
| W_B      | W_B_4_3_address1 | port    | offset   |
| W_B      | W_B_4_3_ce1      | port    |          |
| W_B      | W_B_4_3_d1       | port    |          |
| W_B      | W_B_4_3_q1       | port    |          |
| W_B      | W_B_4_3_we1      | port    |          |
| W_B      | W_B_5_0_address0 | port    | offset   |
| W_B      | W_B_5_0_ce0      | port    |          |
| W_B      | W_B_5_0_d0       | port    |          |
| W_B      | W_B_5_0_q0       | port    |          |
| W_B      | W_B_5_0_we0      | port    |          |
| W_B      | W_B_5_0_address1 | port    | offset   |
| W_B      | W_B_5_0_ce1      | port    |          |
| W_B      | W_B_5_0_d1       | port    |          |
| W_B      | W_B_5_0_q1       | port    |          |
| W_B      | W_B_5_0_we1      | port    |          |
| W_B      | W_B_5_1_address0 | port    | offset   |
| W_B      | W_B_5_1_ce0      | port    |          |
| W_B      | W_B_5_1_d0       | port    |          |
| W_B      | W_B_5_1_q0       | port    |          |
| W_B      | W_B_5_1_we0      | port    |          |
| W_B      | W_B_5_1_address1 | port    | offset   |
| W_B      | W_B_5_1_ce1      | port    |          |
| W_B      | W_B_5_1_d1       | port    |          |
| W_B      | W_B_5_1_q1       | port    |          |
| W_B      | W_B_5_1_we1      | port    |          |
| W_B      | W_B_5_2_address0 | port    | offset   |
| W_B      | W_B_5_2_ce0      | port    |          |
| W_B      | W_B_5_2_d0       | port    |          |
| W_B      | W_B_5_2_q0       | port    |          |
| W_B      | W_B_5_2_we0      | port    |          |
| W_B      | W_B_5_2_address1 | port    | offset   |
| W_B      | W_B_5_2_ce1      | port    |          |
| W_B      | W_B_5_2_d1       | port    |          |
| W_B      | W_B_5_2_q1       | port    |          |
| W_B      | W_B_5_2_we1      | port    |          |
| W_B      | W_B_5_3_address0 | port    | offset   |
| W_B      | W_B_5_3_ce0      | port    |          |
| W_B      | W_B_5_3_d0       | port    |          |
| W_B      | W_B_5_3_q0       | port    |          |
| W_B      | W_B_5_3_we0      | port    |          |
| W_B      | W_B_5_3_address1 | port    | offset   |
| W_B      | W_B_5_3_ce1      | port    |          |
| W_B      | W_B_5_3_d1       | port    |          |
| W_B      | W_B_5_3_q1       | port    |          |
| W_B      | W_B_5_3_we1      | port    |          |
| W_B      | W_B_6_0_address0 | port    | offset   |
| W_B      | W_B_6_0_ce0      | port    |          |
| W_B      | W_B_6_0_d0       | port    |          |
| W_B      | W_B_6_0_q0       | port    |          |
| W_B      | W_B_6_0_we0      | port    |          |
| W_B      | W_B_6_0_address1 | port    | offset   |
| W_B      | W_B_6_0_ce1      | port    |          |
| W_B      | W_B_6_0_d1       | port    |          |
| W_B      | W_B_6_0_q1       | port    |          |
| W_B      | W_B_6_0_we1      | port    |          |
| W_B      | W_B_6_1_address0 | port    | offset   |
| W_B      | W_B_6_1_ce0      | port    |          |
| W_B      | W_B_6_1_d0       | port    |          |
| W_B      | W_B_6_1_q0       | port    |          |
| W_B      | W_B_6_1_we0      | port    |          |
| W_B      | W_B_6_1_address1 | port    | offset   |
| W_B      | W_B_6_1_ce1      | port    |          |
| W_B      | W_B_6_1_d1       | port    |          |
| W_B      | W_B_6_1_q1       | port    |          |
| W_B      | W_B_6_1_we1      | port    |          |
| W_B      | W_B_6_2_address0 | port    | offset   |
| W_B      | W_B_6_2_ce0      | port    |          |
| W_B      | W_B_6_2_d0       | port    |          |
| W_B      | W_B_6_2_q0       | port    |          |
| W_B      | W_B_6_2_we0      | port    |          |
| W_B      | W_B_6_2_address1 | port    | offset   |
| W_B      | W_B_6_2_ce1      | port    |          |
| W_B      | W_B_6_2_d1       | port    |          |
| W_B      | W_B_6_2_q1       | port    |          |
| W_B      | W_B_6_2_we1      | port    |          |
| W_B      | W_B_6_3_address0 | port    | offset   |
| W_B      | W_B_6_3_ce0      | port    |          |
| W_B      | W_B_6_3_d0       | port    |          |
| W_B      | W_B_6_3_q0       | port    |          |
| W_B      | W_B_6_3_we0      | port    |          |
| W_B      | W_B_6_3_address1 | port    | offset   |
| W_B      | W_B_6_3_ce1      | port    |          |
| W_B      | W_B_6_3_d1       | port    |          |
| W_B      | W_B_6_3_q1       | port    |          |
| W_B      | W_B_6_3_we1      | port    |          |
| W_B      | W_B_7_0_address0 | port    | offset   |
| W_B      | W_B_7_0_ce0      | port    |          |
| W_B      | W_B_7_0_d0       | port    |          |
| W_B      | W_B_7_0_q0       | port    |          |
| W_B      | W_B_7_0_we0      | port    |          |
| W_B      | W_B_7_0_address1 | port    | offset   |
| W_B      | W_B_7_0_ce1      | port    |          |
| W_B      | W_B_7_0_d1       | port    |          |
| W_B      | W_B_7_0_q1       | port    |          |
| W_B      | W_B_7_0_we1      | port    |          |
| W_B      | W_B_7_1_address0 | port    | offset   |
| W_B      | W_B_7_1_ce0      | port    |          |
| W_B      | W_B_7_1_d0       | port    |          |
| W_B      | W_B_7_1_q0       | port    |          |
| W_B      | W_B_7_1_we0      | port    |          |
| W_B      | W_B_7_1_address1 | port    | offset   |
| W_B      | W_B_7_1_ce1      | port    |          |
| W_B      | W_B_7_1_d1       | port    |          |
| W_B      | W_B_7_1_q1       | port    |          |
| W_B      | W_B_7_1_we1      | port    |          |
| W_B      | W_B_7_2_address0 | port    | offset   |
| W_B      | W_B_7_2_ce0      | port    |          |
| W_B      | W_B_7_2_d0       | port    |          |
| W_B      | W_B_7_2_q0       | port    |          |
| W_B      | W_B_7_2_we0      | port    |          |
| W_B      | W_B_7_2_address1 | port    | offset   |
| W_B      | W_B_7_2_ce1      | port    |          |
| W_B      | W_B_7_2_d1       | port    |          |
| W_B      | W_B_7_2_q1       | port    |          |
| W_B      | W_B_7_2_we1      | port    |          |
| W_B      | W_B_7_3_address0 | port    | offset   |
| W_B      | W_B_7_3_ce0      | port    |          |
| W_B      | W_B_7_3_d0       | port    |          |
| W_B      | W_B_7_3_q0       | port    |          |
| W_B      | W_B_7_3_we0      | port    |          |
| W_B      | W_B_7_3_address1 | port    | offset   |
| W_B      | W_B_7_3_ce1      | port    |          |
| W_B      | W_B_7_3_d1       | port    |          |
| W_B      | W_B_7_3_q1       | port    |          |
| W_B      | W_B_7_3_we1      | port    |          |
| W_C      | W_C_0_0_address0 | port    | offset   |
| W_C      | W_C_0_0_ce0      | port    |          |
| W_C      | W_C_0_0_d0       | port    |          |
| W_C      | W_C_0_0_q0       | port    |          |
| W_C      | W_C_0_0_we0      | port    |          |
| W_C      | W_C_0_0_address1 | port    | offset   |
| W_C      | W_C_0_0_ce1      | port    |          |
| W_C      | W_C_0_0_d1       | port    |          |
| W_C      | W_C_0_0_q1       | port    |          |
| W_C      | W_C_0_0_we1      | port    |          |
| W_C      | W_C_0_1_address0 | port    | offset   |
| W_C      | W_C_0_1_ce0      | port    |          |
| W_C      | W_C_0_1_d0       | port    |          |
| W_C      | W_C_0_1_q0       | port    |          |
| W_C      | W_C_0_1_we0      | port    |          |
| W_C      | W_C_0_1_address1 | port    | offset   |
| W_C      | W_C_0_1_ce1      | port    |          |
| W_C      | W_C_0_1_d1       | port    |          |
| W_C      | W_C_0_1_q1       | port    |          |
| W_C      | W_C_0_1_we1      | port    |          |
| W_C      | W_C_0_2_address0 | port    | offset   |
| W_C      | W_C_0_2_ce0      | port    |          |
| W_C      | W_C_0_2_d0       | port    |          |
| W_C      | W_C_0_2_q0       | port    |          |
| W_C      | W_C_0_2_we0      | port    |          |
| W_C      | W_C_0_2_address1 | port    | offset   |
| W_C      | W_C_0_2_ce1      | port    |          |
| W_C      | W_C_0_2_d1       | port    |          |
| W_C      | W_C_0_2_q1       | port    |          |
| W_C      | W_C_0_2_we1      | port    |          |
| W_C      | W_C_0_3_address0 | port    | offset   |
| W_C      | W_C_0_3_ce0      | port    |          |
| W_C      | W_C_0_3_d0       | port    |          |
| W_C      | W_C_0_3_q0       | port    |          |
| W_C      | W_C_0_3_we0      | port    |          |
| W_C      | W_C_0_3_address1 | port    | offset   |
| W_C      | W_C_0_3_ce1      | port    |          |
| W_C      | W_C_0_3_d1       | port    |          |
| W_C      | W_C_0_3_q1       | port    |          |
| W_C      | W_C_0_3_we1      | port    |          |
| W_C      | W_C_1_0_address0 | port    | offset   |
| W_C      | W_C_1_0_ce0      | port    |          |
| W_C      | W_C_1_0_d0       | port    |          |
| W_C      | W_C_1_0_q0       | port    |          |
| W_C      | W_C_1_0_we0      | port    |          |
| W_C      | W_C_1_0_address1 | port    | offset   |
| W_C      | W_C_1_0_ce1      | port    |          |
| W_C      | W_C_1_0_d1       | port    |          |
| W_C      | W_C_1_0_q1       | port    |          |
| W_C      | W_C_1_0_we1      | port    |          |
| W_C      | W_C_1_1_address0 | port    | offset   |
| W_C      | W_C_1_1_ce0      | port    |          |
| W_C      | W_C_1_1_d0       | port    |          |
| W_C      | W_C_1_1_q0       | port    |          |
| W_C      | W_C_1_1_we0      | port    |          |
| W_C      | W_C_1_1_address1 | port    | offset   |
| W_C      | W_C_1_1_ce1      | port    |          |
| W_C      | W_C_1_1_d1       | port    |          |
| W_C      | W_C_1_1_q1       | port    |          |
| W_C      | W_C_1_1_we1      | port    |          |
| W_C      | W_C_1_2_address0 | port    | offset   |
| W_C      | W_C_1_2_ce0      | port    |          |
| W_C      | W_C_1_2_d0       | port    |          |
| W_C      | W_C_1_2_q0       | port    |          |
| W_C      | W_C_1_2_we0      | port    |          |
| W_C      | W_C_1_2_address1 | port    | offset   |
| W_C      | W_C_1_2_ce1      | port    |          |
| W_C      | W_C_1_2_d1       | port    |          |
| W_C      | W_C_1_2_q1       | port    |          |
| W_C      | W_C_1_2_we1      | port    |          |
| W_C      | W_C_1_3_address0 | port    | offset   |
| W_C      | W_C_1_3_ce0      | port    |          |
| W_C      | W_C_1_3_d0       | port    |          |
| W_C      | W_C_1_3_q0       | port    |          |
| W_C      | W_C_1_3_we0      | port    |          |
| W_C      | W_C_1_3_address1 | port    | offset   |
| W_C      | W_C_1_3_ce1      | port    |          |
| W_C      | W_C_1_3_d1       | port    |          |
| W_C      | W_C_1_3_q1       | port    |          |
| W_C      | W_C_1_3_we1      | port    |          |
| W_C      | W_C_2_0_address0 | port    | offset   |
| W_C      | W_C_2_0_ce0      | port    |          |
| W_C      | W_C_2_0_d0       | port    |          |
| W_C      | W_C_2_0_q0       | port    |          |
| W_C      | W_C_2_0_we0      | port    |          |
| W_C      | W_C_2_0_address1 | port    | offset   |
| W_C      | W_C_2_0_ce1      | port    |          |
| W_C      | W_C_2_0_d1       | port    |          |
| W_C      | W_C_2_0_q1       | port    |          |
| W_C      | W_C_2_0_we1      | port    |          |
| W_C      | W_C_2_1_address0 | port    | offset   |
| W_C      | W_C_2_1_ce0      | port    |          |
| W_C      | W_C_2_1_d0       | port    |          |
| W_C      | W_C_2_1_q0       | port    |          |
| W_C      | W_C_2_1_we0      | port    |          |
| W_C      | W_C_2_1_address1 | port    | offset   |
| W_C      | W_C_2_1_ce1      | port    |          |
| W_C      | W_C_2_1_d1       | port    |          |
| W_C      | W_C_2_1_q1       | port    |          |
| W_C      | W_C_2_1_we1      | port    |          |
| W_C      | W_C_2_2_address0 | port    | offset   |
| W_C      | W_C_2_2_ce0      | port    |          |
| W_C      | W_C_2_2_d0       | port    |          |
| W_C      | W_C_2_2_q0       | port    |          |
| W_C      | W_C_2_2_we0      | port    |          |
| W_C      | W_C_2_2_address1 | port    | offset   |
| W_C      | W_C_2_2_ce1      | port    |          |
| W_C      | W_C_2_2_d1       | port    |          |
| W_C      | W_C_2_2_q1       | port    |          |
| W_C      | W_C_2_2_we1      | port    |          |
| W_C      | W_C_2_3_address0 | port    | offset   |
| W_C      | W_C_2_3_ce0      | port    |          |
| W_C      | W_C_2_3_d0       | port    |          |
| W_C      | W_C_2_3_q0       | port    |          |
| W_C      | W_C_2_3_we0      | port    |          |
| W_C      | W_C_2_3_address1 | port    | offset   |
| W_C      | W_C_2_3_ce1      | port    |          |
| W_C      | W_C_2_3_d1       | port    |          |
| W_C      | W_C_2_3_q1       | port    |          |
| W_C      | W_C_2_3_we1      | port    |          |
| W_C      | W_C_3_0_address0 | port    | offset   |
| W_C      | W_C_3_0_ce0      | port    |          |
| W_C      | W_C_3_0_d0       | port    |          |
| W_C      | W_C_3_0_q0       | port    |          |
| W_C      | W_C_3_0_we0      | port    |          |
| W_C      | W_C_3_0_address1 | port    | offset   |
| W_C      | W_C_3_0_ce1      | port    |          |
| W_C      | W_C_3_0_d1       | port    |          |
| W_C      | W_C_3_0_q1       | port    |          |
| W_C      | W_C_3_0_we1      | port    |          |
| W_C      | W_C_3_1_address0 | port    | offset   |
| W_C      | W_C_3_1_ce0      | port    |          |
| W_C      | W_C_3_1_d0       | port    |          |
| W_C      | W_C_3_1_q0       | port    |          |
| W_C      | W_C_3_1_we0      | port    |          |
| W_C      | W_C_3_1_address1 | port    | offset   |
| W_C      | W_C_3_1_ce1      | port    |          |
| W_C      | W_C_3_1_d1       | port    |          |
| W_C      | W_C_3_1_q1       | port    |          |
| W_C      | W_C_3_1_we1      | port    |          |
| W_C      | W_C_3_2_address0 | port    | offset   |
| W_C      | W_C_3_2_ce0      | port    |          |
| W_C      | W_C_3_2_d0       | port    |          |
| W_C      | W_C_3_2_q0       | port    |          |
| W_C      | W_C_3_2_we0      | port    |          |
| W_C      | W_C_3_2_address1 | port    | offset   |
| W_C      | W_C_3_2_ce1      | port    |          |
| W_C      | W_C_3_2_d1       | port    |          |
| W_C      | W_C_3_2_q1       | port    |          |
| W_C      | W_C_3_2_we1      | port    |          |
| W_C      | W_C_3_3_address0 | port    | offset   |
| W_C      | W_C_3_3_ce0      | port    |          |
| W_C      | W_C_3_3_d0       | port    |          |
| W_C      | W_C_3_3_q0       | port    |          |
| W_C      | W_C_3_3_we0      | port    |          |
| W_C      | W_C_3_3_address1 | port    | offset   |
| W_C      | W_C_3_3_ce1      | port    |          |
| W_C      | W_C_3_3_d1       | port    |          |
| W_C      | W_C_3_3_q1       | port    |          |
| W_C      | W_C_3_3_we1      | port    |          |
| W_C      | W_C_4_0_address0 | port    | offset   |
| W_C      | W_C_4_0_ce0      | port    |          |
| W_C      | W_C_4_0_d0       | port    |          |
| W_C      | W_C_4_0_q0       | port    |          |
| W_C      | W_C_4_0_we0      | port    |          |
| W_C      | W_C_4_0_address1 | port    | offset   |
| W_C      | W_C_4_0_ce1      | port    |          |
| W_C      | W_C_4_0_d1       | port    |          |
| W_C      | W_C_4_0_q1       | port    |          |
| W_C      | W_C_4_0_we1      | port    |          |
| W_C      | W_C_4_1_address0 | port    | offset   |
| W_C      | W_C_4_1_ce0      | port    |          |
| W_C      | W_C_4_1_d0       | port    |          |
| W_C      | W_C_4_1_q0       | port    |          |
| W_C      | W_C_4_1_we0      | port    |          |
| W_C      | W_C_4_1_address1 | port    | offset   |
| W_C      | W_C_4_1_ce1      | port    |          |
| W_C      | W_C_4_1_d1       | port    |          |
| W_C      | W_C_4_1_q1       | port    |          |
| W_C      | W_C_4_1_we1      | port    |          |
| W_C      | W_C_4_2_address0 | port    | offset   |
| W_C      | W_C_4_2_ce0      | port    |          |
| W_C      | W_C_4_2_d0       | port    |          |
| W_C      | W_C_4_2_q0       | port    |          |
| W_C      | W_C_4_2_we0      | port    |          |
| W_C      | W_C_4_2_address1 | port    | offset   |
| W_C      | W_C_4_2_ce1      | port    |          |
| W_C      | W_C_4_2_d1       | port    |          |
| W_C      | W_C_4_2_q1       | port    |          |
| W_C      | W_C_4_2_we1      | port    |          |
| W_C      | W_C_4_3_address0 | port    | offset   |
| W_C      | W_C_4_3_ce0      | port    |          |
| W_C      | W_C_4_3_d0       | port    |          |
| W_C      | W_C_4_3_q0       | port    |          |
| W_C      | W_C_4_3_we0      | port    |          |
| W_C      | W_C_4_3_address1 | port    | offset   |
| W_C      | W_C_4_3_ce1      | port    |          |
| W_C      | W_C_4_3_d1       | port    |          |
| W_C      | W_C_4_3_q1       | port    |          |
| W_C      | W_C_4_3_we1      | port    |          |
| W_C      | W_C_5_0_address0 | port    | offset   |
| W_C      | W_C_5_0_ce0      | port    |          |
| W_C      | W_C_5_0_d0       | port    |          |
| W_C      | W_C_5_0_q0       | port    |          |
| W_C      | W_C_5_0_we0      | port    |          |
| W_C      | W_C_5_0_address1 | port    | offset   |
| W_C      | W_C_5_0_ce1      | port    |          |
| W_C      | W_C_5_0_d1       | port    |          |
| W_C      | W_C_5_0_q1       | port    |          |
| W_C      | W_C_5_0_we1      | port    |          |
| W_C      | W_C_5_1_address0 | port    | offset   |
| W_C      | W_C_5_1_ce0      | port    |          |
| W_C      | W_C_5_1_d0       | port    |          |
| W_C      | W_C_5_1_q0       | port    |          |
| W_C      | W_C_5_1_we0      | port    |          |
| W_C      | W_C_5_1_address1 | port    | offset   |
| W_C      | W_C_5_1_ce1      | port    |          |
| W_C      | W_C_5_1_d1       | port    |          |
| W_C      | W_C_5_1_q1       | port    |          |
| W_C      | W_C_5_1_we1      | port    |          |
| W_C      | W_C_5_2_address0 | port    | offset   |
| W_C      | W_C_5_2_ce0      | port    |          |
| W_C      | W_C_5_2_d0       | port    |          |
| W_C      | W_C_5_2_q0       | port    |          |
| W_C      | W_C_5_2_we0      | port    |          |
| W_C      | W_C_5_2_address1 | port    | offset   |
| W_C      | W_C_5_2_ce1      | port    |          |
| W_C      | W_C_5_2_d1       | port    |          |
| W_C      | W_C_5_2_q1       | port    |          |
| W_C      | W_C_5_2_we1      | port    |          |
| W_C      | W_C_5_3_address0 | port    | offset   |
| W_C      | W_C_5_3_ce0      | port    |          |
| W_C      | W_C_5_3_d0       | port    |          |
| W_C      | W_C_5_3_q0       | port    |          |
| W_C      | W_C_5_3_we0      | port    |          |
| W_C      | W_C_5_3_address1 | port    | offset   |
| W_C      | W_C_5_3_ce1      | port    |          |
| W_C      | W_C_5_3_d1       | port    |          |
| W_C      | W_C_5_3_q1       | port    |          |
| W_C      | W_C_5_3_we1      | port    |          |
| W_C      | W_C_6_0_address0 | port    | offset   |
| W_C      | W_C_6_0_ce0      | port    |          |
| W_C      | W_C_6_0_d0       | port    |          |
| W_C      | W_C_6_0_q0       | port    |          |
| W_C      | W_C_6_0_we0      | port    |          |
| W_C      | W_C_6_0_address1 | port    | offset   |
| W_C      | W_C_6_0_ce1      | port    |          |
| W_C      | W_C_6_0_d1       | port    |          |
| W_C      | W_C_6_0_q1       | port    |          |
| W_C      | W_C_6_0_we1      | port    |          |
| W_C      | W_C_6_1_address0 | port    | offset   |
| W_C      | W_C_6_1_ce0      | port    |          |
| W_C      | W_C_6_1_d0       | port    |          |
| W_C      | W_C_6_1_q0       | port    |          |
| W_C      | W_C_6_1_we0      | port    |          |
| W_C      | W_C_6_1_address1 | port    | offset   |
| W_C      | W_C_6_1_ce1      | port    |          |
| W_C      | W_C_6_1_d1       | port    |          |
| W_C      | W_C_6_1_q1       | port    |          |
| W_C      | W_C_6_1_we1      | port    |          |
| W_C      | W_C_6_2_address0 | port    | offset   |
| W_C      | W_C_6_2_ce0      | port    |          |
| W_C      | W_C_6_2_d0       | port    |          |
| W_C      | W_C_6_2_q0       | port    |          |
| W_C      | W_C_6_2_we0      | port    |          |
| W_C      | W_C_6_2_address1 | port    | offset   |
| W_C      | W_C_6_2_ce1      | port    |          |
| W_C      | W_C_6_2_d1       | port    |          |
| W_C      | W_C_6_2_q1       | port    |          |
| W_C      | W_C_6_2_we1      | port    |          |
| W_C      | W_C_6_3_address0 | port    | offset   |
| W_C      | W_C_6_3_ce0      | port    |          |
| W_C      | W_C_6_3_d0       | port    |          |
| W_C      | W_C_6_3_q0       | port    |          |
| W_C      | W_C_6_3_we0      | port    |          |
| W_C      | W_C_6_3_address1 | port    | offset   |
| W_C      | W_C_6_3_ce1      | port    |          |
| W_C      | W_C_6_3_d1       | port    |          |
| W_C      | W_C_6_3_q1       | port    |          |
| W_C      | W_C_6_3_we1      | port    |          |
| W_C      | W_C_7_0_address0 | port    | offset   |
| W_C      | W_C_7_0_ce0      | port    |          |
| W_C      | W_C_7_0_d0       | port    |          |
| W_C      | W_C_7_0_q0       | port    |          |
| W_C      | W_C_7_0_we0      | port    |          |
| W_C      | W_C_7_0_address1 | port    | offset   |
| W_C      | W_C_7_0_ce1      | port    |          |
| W_C      | W_C_7_0_d1       | port    |          |
| W_C      | W_C_7_0_q1       | port    |          |
| W_C      | W_C_7_0_we1      | port    |          |
| W_C      | W_C_7_1_address0 | port    | offset   |
| W_C      | W_C_7_1_ce0      | port    |          |
| W_C      | W_C_7_1_d0       | port    |          |
| W_C      | W_C_7_1_q0       | port    |          |
| W_C      | W_C_7_1_we0      | port    |          |
| W_C      | W_C_7_1_address1 | port    | offset   |
| W_C      | W_C_7_1_ce1      | port    |          |
| W_C      | W_C_7_1_d1       | port    |          |
| W_C      | W_C_7_1_q1       | port    |          |
| W_C      | W_C_7_1_we1      | port    |          |
| W_C      | W_C_7_2_address0 | port    | offset   |
| W_C      | W_C_7_2_ce0      | port    |          |
| W_C      | W_C_7_2_d0       | port    |          |
| W_C      | W_C_7_2_q0       | port    |          |
| W_C      | W_C_7_2_we0      | port    |          |
| W_C      | W_C_7_2_address1 | port    | offset   |
| W_C      | W_C_7_2_ce1      | port    |          |
| W_C      | W_C_7_2_d1       | port    |          |
| W_C      | W_C_7_2_q1       | port    |          |
| W_C      | W_C_7_2_we1      | port    |          |
| W_C      | W_C_7_3_address0 | port    | offset   |
| W_C      | W_C_7_3_ce0      | port    |          |
| W_C      | W_C_7_3_d0       | port    |          |
| W_C      | W_C_7_3_q0       | port    |          |
| W_C      | W_C_7_3_we0      | port    |          |
| W_C      | W_C_7_3_address1 | port    | offset   |
| W_C      | W_C_7_3_ce1      | port    |          |
| W_C      | W_C_7_3_d1       | port    |          |
| W_C      | W_C_7_3_q1       | port    |          |
| W_C      | W_C_7_3_we1      | port    |          |
| X        | X_address0       | port    | offset   |
| X        | X_ce0            | port    |          |
| X        | X_d0             | port    |          |
| X        | X_q0             | port    |          |
| X        | X_we0            | port    |          |
| X        | X_address1       | port    | offset   |
| X        | X_ce1            | port    |          |
| X        | X_d1             | port    |          |
| X        | X_q1             | port    |          |
| X        | X_we1            | port    |          |
| H0       | H0_address0      | port    | offset   |
| H0       | H0_ce0           | port    |          |
| H0       | H0_d0            | port    |          |
| H0       | H0_q0            | port    |          |
| H0       | H0_we0           | port    |          |
| H0       | H0_address1      | port    | offset   |
| H0       | H0_ce1           | port    |          |
| H0       | H0_d1            | port    |          |
| H0       | H0_q1            | port    |          |
| H0       | H0_we1           | port    |          |
| H1       | H1_address0      | port    | offset   |
| H1       | H1_ce0           | port    |          |
| H1       | H1_d0            | port    |          |
| H1       | H1_q0            | port    |          |
| H1       | H1_we0           | port    |          |
| H1       | H1_address1      | port    | offset   |
| H1       | H1_ce1           | port    |          |
| H1       | H1_d1            | port    |          |
| H1       | H1_q1            | port    |          |
| H1       | H1_we1           | port    |          |
| W_delta  | W_delta_0_0      | port    |          |
| W_delta  | W_delta_0_1      | port    |          |
| W_delta  | W_delta_0_2      | port    |          |
| W_delta  | W_delta_0_3      | port    |          |
| W_delta  | W_delta_1_0      | port    |          |
| W_delta  | W_delta_1_1      | port    |          |
| W_delta  | W_delta_1_2      | port    |          |
| W_delta  | W_delta_1_3      | port    |          |
| W_delta  | W_delta_2_0      | port    |          |
| W_delta  | W_delta_2_1      | port    |          |
| W_delta  | W_delta_2_2      | port    |          |
| W_delta  | W_delta_2_3      | port    |          |
| W_delta  | W_delta_3_0      | port    |          |
| W_delta  | W_delta_3_1      | port    |          |
| W_delta  | W_delta_3_2      | port    |          |
| W_delta  | W_delta_3_3      | port    |          |
| out      | out_r_address0   | port    | offset   |
| out      | out_r_ce0        | port    |          |
| out      | out_r_d0         | port    |          |
| out      | out_r_q0         | port    |          |
| out      | out_r_we0        | port    |          |
| out      | out_r_address1   | port    | offset   |
| out      | out_r_ce1        | port    |          |
| out      | out_r_d1         | port    |          |
| out      | out_r_q1         | port    |          |
| out      | out_r_we1        | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------+-----+--------+-----------------------------+-----------+--------------------------+---------+
| Name                                                               | DSP | Pragma | Variable                    | Op        | Impl                     | Latency |
+--------------------------------------------------------------------+-----+--------+-----------------------------+-----------+--------------------------+---------+
| + SSMU                                                             | 942 |        |                             |           |                          |         |
|  + Loop_write_A_proc                                               | 0   |        |                             |           |                          |         |
|    add_ln418_fu_120_p2                                             |     |        | add_ln418                   | add       | fabric                   | 0       |
|    select_ln418_fu_126_p3                                          |     |        | select_ln418                | select    | auto_sel                 | 0       |
|    i_fu_134_p3                                                     |     |        | i                           | select    | auto_sel                 | 0       |
|    add_ln421_fu_195_p2                                             |     |        | add_ln421                   | add       | fabric                   | 0       |
|    j_fu_146_p2                                                     |     |        | j                           | add       | fabric                   | 0       |
|    add_ln418_1_fu_152_p2                                           |     |        | add_ln418_1                 | add       | fabric                   | 0       |
|    icmp_ln419_fu_158_p2                                            |     |        | icmp_ln419                  | seteq     | auto                     | 0       |
|    icmp_ln418_fu_164_p2                                            |     |        | icmp_ln418                  | seteq     | auto                     | 0       |
|  + Loop_load_kernel_proc                                           | 0   |        |                             |           |                          |         |
|    i_fu_76_p2                                                      |     |        | i                           | add       | fabric                   | 0       |
|    icmp_ln424_fu_82_p2                                             |     |        | icmp_ln424                  | seteq     | auto                     | 0       |
|  + Loop_write_X_proc                                               | 0   |        |                             |           |                          |         |
|    i_fu_75_p2                                                      |     |        | i                           | add       | fabric                   | 0       |
|    icmp_ln429_fu_81_p2                                             |     |        | icmp_ln429                  | seteq     | auto                     | 0       |
|  + Loop_write_H0_proc                                              | 0   |        |                             |           |                          |         |
|    add_ln434_fu_120_p2                                             |     |        | add_ln434                   | add       | fabric                   | 0       |
|    select_ln434_fu_126_p3                                          |     |        | select_ln434                | select    | auto_sel                 | 0       |
|    i_fu_134_p3                                                     |     |        | i                           | select    | auto_sel                 | 0       |
|    add_ln437_fu_195_p2                                             |     |        | add_ln437                   | add       | fabric                   | 0       |
|    j_fu_146_p2                                                     |     |        | j                           | add       | fabric                   | 0       |
|    add_ln434_1_fu_152_p2                                           |     |        | add_ln434_1                 | add       | fabric                   | 0       |
|    icmp_ln435_fu_158_p2                                            |     |        | icmp_ln435                  | seteq     | auto                     | 0       |
|    icmp_ln434_fu_164_p2                                            |     |        | icmp_ln434                  | seteq     | auto                     | 0       |
|  + SSMU_stream_complete                                            | 942 |        |                             |           |                          |         |
|   + conv1d_silu_stream                                             | 512 |        |                             |           |                          |         |
|    + conv1d_silu_stream_Pipeline_read_kernel                       | 0   |        |                             |           |                          |         |
|      icmp_ln15_fu_110_p2                                           |     |        | icmp_ln15                   | seteq     | auto                     | 0       |
|      add_ln15_fu_116_p2                                            |     |        | add_ln15                    | add       | fabric                   | 0       |
|    + conv1d_silu_stream_Pipeline_read_X                            | 0   |        |                             |           |                          |         |
|      icmp_ln23_fu_1313_p2                                          |     |        | icmp_ln23                   | seteq     | auto                     | 0       |
|      add_ln23_fu_1319_p2                                           |     |        | add_ln23                    | add       | fabric                   | 0       |
|      xor_ln33_15_fu_1890_p2                                        |     |        | xor_ln33_15                 | xor       | auto                     | 0       |
|      xor_ln33_fu_1908_p2                                           |     |        | xor_ln33                    | xor       | auto                     | 0       |
|      xor_ln33_16_fu_1932_p2                                        |     |        | xor_ln33_16                 | xor       | auto                     | 0       |
|      xor_ln33_17_fu_1956_p2                                        |     |        | xor_ln33_17                 | xor       | auto                     | 0       |
|      xor_ln33_18_fu_1980_p2                                        |     |        | xor_ln33_18                 | xor       | auto                     | 0       |
|      xor_ln33_19_fu_2004_p2                                        |     |        | xor_ln33_19                 | xor       | auto                     | 0       |
|      xor_ln33_20_fu_2028_p2                                        |     |        | xor_ln33_20                 | xor       | auto                     | 0       |
|      xor_ln33_21_fu_2052_p2                                        |     |        | xor_ln33_21                 | xor       | auto                     | 0       |
|      xor_ln33_22_fu_2076_p2                                        |     |        | xor_ln33_22                 | xor       | auto                     | 0       |
|      xor_ln33_23_fu_2100_p2                                        |     |        | xor_ln33_23                 | xor       | auto                     | 0       |
|      xor_ln33_24_fu_2124_p2                                        |     |        | xor_ln33_24                 | xor       | auto                     | 0       |
|      xor_ln33_25_fu_2148_p2                                        |     |        | xor_ln33_25                 | xor       | auto                     | 0       |
|      xor_ln33_26_fu_2172_p2                                        |     |        | xor_ln33_26                 | xor       | auto                     | 0       |
|      xor_ln33_27_fu_2196_p2                                        |     |        | xor_ln33_27                 | xor       | auto                     | 0       |
|      xor_ln33_28_fu_2220_p2                                        |     |        | xor_ln33_28                 | xor       | auto                     | 0       |
|      xor_ln33_29_fu_2244_p2                                        |     |        | xor_ln33_29                 | xor       | auto                     | 0       |
|    + conv1d_silu_stream_Pipeline_process_vectors                   | 320 |        |                             |           |                          |         |
|      icmp_ln47_fu_1484_p2                                          |     |        | icmp_ln47                   | seteq     | auto                     | 0       |
|      add_ln47_fu_1490_p2                                           |     |        | add_ln47                    | add       | fabric                   | 0       |
|      sparsemux_9_2_32_1_1_U336                                     |     |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U337                                     |     |        | tmp_157                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U338                                     |     |        | tmp_158                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U339                                     |     |        | tmp_159                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U340                                     |     |        | tmp_160                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U341                                     |     |        | tmp_161                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U342                                     |     |        | tmp_162                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U343                                     |     |        | tmp_163                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U344                                     |     |        | tmp_164                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U345                                     |     |        | tmp_165                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U346                                     |     |        | tmp_166                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U347                                     |     |        | tmp_167                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U348                                     |     |        | tmp_168                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U349                                     |     |        | tmp_169                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U350                                     |     |        | tmp_170                     | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_9_2_32_1_1_U351                                     |     |        | tmp_171                     | sparsemux | compactencoding_dontcare | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U224                            | 3   |        | mul3                        | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U160                          | 2   |        | sum_1                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U256                            | 3   |        | mul77_16                    | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U176                          | 2   |        | sum_2                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U257                            | 3   |        | mul77_17                    | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U192                          | 2   |        | sum_64                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U225                            | 3   |        | mul77_1                     | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U161                          | 2   |        | sum_5                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U258                            | 3   |        | mul77_1_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U177                          | 2   |        | sum_6                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U259                            | 3   |        | mul77_1_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U193                          | 2   |        | sum_65                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U226                            | 3   |        | mul77_2                     | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U162                          | 2   |        | sum_9                       | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U260                            | 3   |        | mul77_2_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U178                          | 2   |        | sum_10                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U261                            | 3   |        | mul77_2_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U194                          | 2   |        | sum_66                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U227                            | 3   |        | mul77_3                     | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U163                          | 2   |        | sum_13                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U262                            | 3   |        | mul77_3_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U179                          | 2   |        | sum_14                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U263                            | 3   |        | mul77_3_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U195                          | 2   |        | sum_67                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U228                            | 3   |        | mul77_4                     | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U164                          | 2   |        | sum_17                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U264                            | 3   |        | mul77_4_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U180                          | 2   |        | sum_18                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U265                            | 3   |        | mul77_4_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U196                          | 2   |        | sum_68                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U245                            | 3   |        | mul77_5_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U165                          | 2   |        | sum_21                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U266                            | 3   |        | mul77_5_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U181                          | 2   |        | sum_22                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U267                            | 3   |        | mul77_5_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U197                          | 2   |        | sum_69                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U246                            | 3   |        | mul77_6_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U166                          | 2   |        | sum_25                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U268                            | 3   |        | mul77_6_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U182                          | 2   |        | sum_26                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U269                            | 3   |        | mul77_6_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U198                          | 2   |        | sum_70                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U247                            | 3   |        | mul77_7_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U167                          | 2   |        | sum_29                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U270                            | 3   |        | mul77_7_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U183                          | 2   |        | sum_30                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U271                            | 3   |        | mul77_7_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U199                          | 2   |        | sum_71                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U248                            | 3   |        | mul77_8_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U168                          | 2   |        | sum_33                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U272                            | 3   |        | mul77_8_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U184                          | 2   |        | sum_34                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U273                            | 3   |        | mul77_8_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U200                          | 2   |        | sum_72                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U249                            | 3   |        | mul77_9_1                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U169                          | 2   |        | sum_37                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U274                            | 3   |        | mul77_9_2                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U185                          | 2   |        | sum_38                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U275                            | 3   |        | mul77_9_3                   | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U201                          | 2   |        | sum_73                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U250                            | 3   |        | mul77_10_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U170                          | 2   |        | sum_41                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U276                            | 3   |        | mul77_10_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U186                          | 2   |        | sum_42                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U277                            | 3   |        | mul77_10_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U202                          | 2   |        | sum_74                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U251                            | 3   |        | mul77_11_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U171                          | 2   |        | sum_45                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U278                            | 3   |        | mul77_11_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U187                          | 2   |        | sum_46                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U279                            | 3   |        | mul77_11_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U203                          | 2   |        | sum_75                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U252                            | 3   |        | mul77_12_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U172                          | 2   |        | sum_49                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U280                            | 3   |        | mul77_12_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U188                          | 2   |        | sum_50                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U281                            | 3   |        | mul77_12_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U204                          | 2   |        | sum_76                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U253                            | 3   |        | mul77_13_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U173                          | 2   |        | sum_53                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U282                            | 3   |        | mul77_13_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U189                          | 2   |        | sum_54                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U283                            | 3   |        | mul77_13_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U205                          | 2   |        | sum_77                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U254                            | 3   |        | mul77_14_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U174                          | 2   |        | sum_57                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U284                            | 3   |        | mul77_14_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U190                          | 2   |        | sum_58                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U285                            | 3   |        | mul77_14_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U206                          | 2   |        | sum_78                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U255                            | 3   |        | mul77_15_1                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U175                          | 2   |        | sum_61                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U286                            | 3   |        | mul77_15_2                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U191                          | 2   |        | sum_62                      | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U287                            | 3   |        | mul77_15_3                  | fmul      | maxdsp                   | 7       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U207                          | 2   |        | sum_79                      | fadd      | fulldsp                  | 11      |
|      xor_ln80_15_fu_1922_p2                                        |     |        | xor_ln80_15                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U208                          | 2   |        | add5                        | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U288                            | 3   |        | mul4                        | fmul      | maxdsp                   | 7       |
|      xor_ln80_fu_1943_p2                                           |     |        | xor_ln80                    | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U209                          | 2   |        | add99_1                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U289                            | 3   |        | mul101_1                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_16_fu_1964_p2                                        |     |        | xor_ln80_16                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U210                          | 2   |        | add99_2                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U290                            | 3   |        | mul101_2                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_17_fu_1985_p2                                        |     |        | xor_ln80_17                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U211                          | 2   |        | add99_3                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U291                            | 3   |        | mul101_3                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_18_fu_2006_p2                                        |     |        | xor_ln80_18                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U212                          | 2   |        | add99_4                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U292                            | 3   |        | mul101_4                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_19_fu_2027_p2                                        |     |        | xor_ln80_19                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U213                          | 2   |        | add99_5                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U293                            | 3   |        | mul101_5                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_20_fu_2048_p2                                        |     |        | xor_ln80_20                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U214                          | 2   |        | add99_6                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U294                            | 3   |        | mul101_6                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_21_fu_2069_p2                                        |     |        | xor_ln80_21                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U215                          | 2   |        | add99_7                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U295                            | 3   |        | mul101_7                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_22_fu_2090_p2                                        |     |        | xor_ln80_22                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U216                          | 2   |        | add99_8                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U296                            | 3   |        | mul101_8                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_23_fu_2111_p2                                        |     |        | xor_ln80_23                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U217                          | 2   |        | add99_9                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U297                            | 3   |        | mul101_9                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_24_fu_2132_p2                                        |     |        | xor_ln80_24                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U218                          | 2   |        | add99_s                     | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U298                            | 3   |        | mul101_s                    | fmul      | maxdsp                   | 7       |
|      xor_ln80_25_fu_2153_p2                                        |     |        | xor_ln80_25                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U219                          | 2   |        | add99_10                    | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U299                            | 3   |        | mul101_10                   | fmul      | maxdsp                   | 7       |
|      xor_ln80_26_fu_2174_p2                                        |     |        | xor_ln80_26                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U220                          | 2   |        | add99_11                    | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U300                            | 3   |        | mul101_11                   | fmul      | maxdsp                   | 7       |
|      xor_ln80_27_fu_2195_p2                                        |     |        | xor_ln80_27                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U221                          | 2   |        | add99_12                    | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U301                            | 3   |        | mul101_12                   | fmul      | maxdsp                   | 7       |
|      xor_ln80_28_fu_2216_p2                                        |     |        | xor_ln80_28                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U222                          | 2   |        | add99_13                    | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U302                            | 3   |        | mul101_13                   | fmul      | maxdsp                   | 7       |
|      xor_ln80_29_fu_2237_p2                                        |     |        | xor_ln80_29                 | xor       | auto                     | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U223                          | 2   |        | add99_14                    | fadd      | fulldsp                  | 11      |
|      fmul_32ns_32ns_32_8_max_dsp_1_U303                            | 3   |        | mul101_14                   | fmul      | maxdsp                   | 7       |
|   + SSMU_stream_complete_Loop_duplicate_X_ssm_proc                 | 0   |        |                             |           |                          |         |
|     i_fu_62_p2                                                     |     |        | i                           | add       | fabric                   | 0       |
|     icmp_ln354_fu_68_p2                                            |     |        | icmp_ln354                  | seteq     | auto                     | 0       |
|   + SSMU_stream_complete_Block_newFuncRoot_X_ssm_delta_i_rd_proc   | 392 |        |                             |           |                          |         |
|     fexp_32ns_32ns_32_28_full_dsp_1_U2344                          |     |        | delta_stream_i_read         | fifo      | srl                      | 0       |
|     fexp_32ns_32ns_32_28_full_dsp_1_U2345                          |     |        | delta_stream2_i_write_ln365 | fifo      | srl                      | 0       |
|     fexp_32ns_32ns_32_28_full_dsp_1_U2346                          |     |        | delta_stream3_i_write_ln366 | fifo      | srl                      | 0       |
|     fexp_32ns_32ns_32_28_full_dsp_1_U2347                          |     |        | i                           | add       | fabric                   | 0       |
|     icmp_ln362_fu_588_p2                                           |     |        | icmp_ln362                  | seteq     | auto                     | 0       |
|    + projection_streams                                            | 152 |        |                             |           |                          |         |
|     + projection_streams_Pipeline_read_X_ssm                       | 0   |        |                             |           |                          |         |
|       icmp_ln104_fu_952_p2                                         |     |        | icmp_ln104                  | seteq     | auto                     | 0       |
|       add_ln104_fu_958_p2                                          |     |        | add_ln104                   | add       | fabric                   | 0       |
|     + projection_streams_Pipeline_projection_B                     | 0   |        |                             |           |                          |         |
|       icmp_ln109_fu_1413_p2                                        |     |        | icmp_ln109                  | seteq     | auto                     | 0       |
|       add_ln109_fu_1419_p2                                         |     |        | add_ln109                   | add       | fabric                   | 0       |
|       sparsemux_17_3_32_1_1_U685                                   |     |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U686                                   |     |        | tmp_1                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U687                                   |     |        | tmp_2                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U688                                   |     |        | tmp_3                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U689                                   |     |        | tmp_4                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U690                                   |     |        | tmp_5                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U691                                   |     |        | tmp_6                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U692                                   |     |        | tmp_7                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U693                                   |     |        | tmp_8                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U694                                   |     |        | tmp_9                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U695                                   |     |        | tmp_10                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U696                                   |     |        | tmp_11                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U697                                   |     |        | tmp_12                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U698                                   |     |        | tmp_13                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U699                                   |     |        | tmp_14                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U700                                   |     |        | tmp_15                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U701                                   |     |        | tmp_16                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U702                                   |     |        | tmp_17                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U703                                   |     |        | tmp_18                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U704                                   |     |        | tmp_19                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U705                                   |     |        | tmp_20                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U706                                   |     |        | tmp_21                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U707                                   |     |        | tmp_22                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U708                                   |     |        | tmp_23                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U709                                   |     |        | tmp_24                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U710                                   |     |        | tmp_25                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U711                                   |     |        | tmp_26                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U712                                   |     |        | tmp_27                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U713                                   |     |        | tmp_28                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U714                                   |     |        | tmp_29                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U715                                   |     |        | tmp_30                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U716                                   |     |        | tmp_31                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U717                                   |     |        | tmp_32                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U718                                   |     |        | tmp_33                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U719                                   |     |        | tmp_34                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U720                                   |     |        | tmp_35                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U721                                   |     |        | tmp_36                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U722                                   |     |        | tmp_37                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U723                                   |     |        | tmp_38                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U724                                   |     |        | tmp_39                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U725                                   |     |        | tmp_40                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U726                                   |     |        | tmp_41                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U727                                   |     |        | tmp_42                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U728                                   |     |        | tmp_43                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U729                                   |     |        | tmp_44                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U730                                   |     |        | tmp_45                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U731                                   |     |        | tmp_46                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U732                                   |     |        | tmp_47                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U733                                   |     |        | tmp_48                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U734                                   |     |        | tmp_49                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U735                                   |     |        | tmp_50                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U736                                   |     |        | tmp_51                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U737                                   |     |        | tmp_52                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U738                                   |     |        | tmp_53                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U739                                   |     |        | tmp_54                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U740                                   |     |        | tmp_55                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U741                                   |     |        | tmp_56                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U742                                   |     |        | tmp_57                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U743                                   |     |        | tmp_58                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U744                                   |     |        | tmp_59                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U745                                   |     |        | tmp_60                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U746                                   |     |        | tmp_61                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U747                                   |     |        | tmp_62                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U748                                   |     |        | tmp_63                      | sparsemux | compactencoding_dontcare | 0       |
|     + projection_streams_Pipeline_projection_C                     | 0   |        |                             |           |                          |         |
|       icmp_ln124_fu_1413_p2                                        |     |        | icmp_ln124                  | seteq     | auto                     | 0       |
|       add_ln124_fu_1419_p2                                         |     |        | add_ln124                   | add       | fabric                   | 0       |
|       sparsemux_17_3_32_1_1_U911                                   |     |        | tmp_64                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U912                                   |     |        | tmp_65                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U913                                   |     |        | tmp_66                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U914                                   |     |        | tmp_67                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U915                                   |     |        | tmp_68                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U916                                   |     |        | tmp_69                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U917                                   |     |        | tmp_70                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U918                                   |     |        | tmp_71                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U919                                   |     |        | tmp_72                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U920                                   |     |        | tmp_73                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U921                                   |     |        | tmp_74                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U922                                   |     |        | tmp_75                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U923                                   |     |        | tmp_76                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U924                                   |     |        | tmp_77                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U925                                   |     |        | tmp_78                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U926                                   |     |        | tmp_79                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U927                                   |     |        | tmp_80                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U928                                   |     |        | tmp_81                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U929                                   |     |        | tmp_82                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U930                                   |     |        | tmp_83                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U931                                   |     |        | tmp_84                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U932                                   |     |        | tmp_85                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U933                                   |     |        | tmp_86                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U934                                   |     |        | tmp_87                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U935                                   |     |        | tmp_88                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U936                                   |     |        | tmp_89                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U937                                   |     |        | tmp_90                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U938                                   |     |        | tmp_91                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U939                                   |     |        | tmp_92                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U940                                   |     |        | tmp_93                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U941                                   |     |        | tmp_94                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U942                                   |     |        | tmp_95                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U943                                   |     |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U944                                   |     |        | tmp_96                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U945                                   |     |        | tmp_97                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U946                                   |     |        | tmp_98                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U947                                   |     |        | tmp_99                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U948                                   |     |        | tmp_100                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U949                                   |     |        | tmp_101                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U950                                   |     |        | tmp_102                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U951                                   |     |        | tmp_103                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U952                                   |     |        | tmp_104                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U953                                   |     |        | tmp_105                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U954                                   |     |        | tmp_106                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U955                                   |     |        | tmp_107                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U956                                   |     |        | tmp_108                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U957                                   |     |        | tmp_109                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U958                                   |     |        | tmp_110                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U959                                   |     |        | tmp_111                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U960                                   |     |        | tmp_112                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U961                                   |     |        | tmp_113                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U962                                   |     |        | tmp_114                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U963                                   |     |        | tmp_115                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U964                                   |     |        | tmp_116                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U965                                   |     |        | tmp_117                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U966                                   |     |        | tmp_118                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U967                                   |     |        | tmp_119                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U968                                   |     |        | tmp_120                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U969                                   |     |        | tmp_121                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U970                                   |     |        | tmp_122                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U971                                   |     |        | tmp_123                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U972                                   |     |        | tmp_124                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U973                                   |     |        | tmp_125                     | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_17_3_32_1_1_U974                                   |     |        | tmp_126                     | sparsemux | compactencoding_dontcare | 0       |
|     + projection_streams_Pipeline_projection_delta_stream          | 120 |        |                             |           |                          |         |
|       icmp_ln143_fu_3037_p2                                        |     |        | icmp_ln143                  | seteq     | auto                     | 0       |
|       add_ln143_fu_3043_p2                                         |     |        | add_ln143                   | add       | fabric                   | 0       |
|       sparsemux_9_2_32_1_1_U1160                                   |     |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1161                                   |     |        | tmp_1                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1162                                   |     |        | tmp_2                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1163                                   |     |        | tmp_3                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1164                                   |     |        | tmp_4                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1165                                   |     |        | tmp_5                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1166                                   |     |        | tmp_6                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1167                                   |     |        | tmp_7                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1168                                   |     |        | tmp_8                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1169                                   |     |        | tmp_9                       | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1170                                   |     |        | tmp_10                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1171                                   |     |        | tmp_11                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1172                                   |     |        | tmp_12                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1173                                   |     |        | tmp_13                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1174                                   |     |        | tmp_14                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1175                                   |     |        | tmp_15                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1176                                   |     |        | tmp_16                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1177                                   |     |        | tmp_17                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1178                                   |     |        | tmp_18                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1179                                   |     |        | tmp_19                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1180                                   |     |        | tmp_20                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1181                                   |     |        | tmp_21                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1182                                   |     |        | tmp_22                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1183                                   |     |        | tmp_23                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1184                                   |     |        | tmp_24                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1185                                   |     |        | tmp_25                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1186                                   |     |        | tmp_26                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1187                                   |     |        | tmp_27                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1188                                   |     |        | tmp_28                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1189                                   |     |        | tmp_29                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1190                                   |     |        | tmp_30                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1191                                   |     |        | tmp_31                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1192                                   |     |        | tmp_32                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1104                        | 2   |        | add112_2                    | fadd      | fulldsp                  | 11      |
|       sparsemux_9_2_32_1_1_U1193                                   |     |        | tmp_33                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1105                        | 2   |        | add112_2_1                  | fadd      | fulldsp                  | 11      |
|       sparsemux_9_2_32_1_1_U1194                                   |     |        | tmp_34                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1106                        | 2   |        | add112_2_2                  | fadd      | fulldsp                  | 11      |
|       sparsemux_9_2_32_1_1_U1195                                   |     |        | tmp_35                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1107                        | 2   |        | add112_2_3                  | fadd      | fulldsp                  | 11      |
|       sparsemux_9_2_32_1_1_U1196                                   |     |        | tmp_36                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1108                        | 2   |        | add112_2_4                  | fadd      | fulldsp                  | 11      |
|       sparsemux_9_2_32_1_1_U1197                                   |     |        | tmp_37                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1109                        | 2   |        | add112_2_5                  | fadd      | fulldsp                  | 11      |
|       sparsemux_9_2_32_1_1_U1198                                   |     |        | tmp_38                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1110                        | 2   |        | add112_2_6                  | fadd      | fulldsp                  | 11      |
|       sparsemux_9_2_32_1_1_U1199                                   |     |        | tmp_39                      | sparsemux | compactencoding_dontcare | 0       |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1111                        | 2   |        | add112_2_7                  | fadd      | fulldsp                  | 11      |
|       sparsemux_9_2_32_1_1_U1200                                   |     |        | tmp_40                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1201                                   |     |        | tmp_41                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1202                                   |     |        | tmp_42                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1203                                   |     |        | tmp_43                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1204                                   |     |        | tmp_44                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1205                                   |     |        | tmp_45                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1206                                   |     |        | tmp_46                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1207                                   |     |        | tmp_47                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1208                                   |     |        | tmp_48                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1209                                   |     |        | tmp_49                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1210                                   |     |        | tmp_50                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1211                                   |     |        | tmp_51                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1212                                   |     |        | tmp_52                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1213                                   |     |        | tmp_53                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1214                                   |     |        | tmp_54                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1215                                   |     |        | tmp_55                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1216                                   |     |        | tmp_56                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1217                                   |     |        | tmp_57                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1218                                   |     |        | tmp_58                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1219                                   |     |        | tmp_59                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1220                                   |     |        | tmp_60                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1221                                   |     |        | tmp_61                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1222                                   |     |        | tmp_62                      | sparsemux | compactencoding_dontcare | 0       |
|       sparsemux_9_2_32_1_1_U1223                                   |     |        | tmp_63                      | sparsemux | compactencoding_dontcare | 0       |
|       flog_32ns_32ns_32_25_full_dsp_1_U1144                        | 13  |        | tmp_65                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1145                        | 13  |        | tmp_67                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1146                        | 13  |        | tmp_69                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1147                        | 13  |        | tmp_71                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1148                        | 13  |        | tmp_73                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1149                        | 13  |        | tmp_75                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1150                        | 13  |        | tmp_77                      | flog      | fulldsp                  | 24      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1151                        | 13  |        | tmp_79                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1104                        | 2   |        | x_assign_6                  | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1144                        | 13  |        | tmp_81                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1105                        | 2   |        | x_assign_8                  | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1145                        | 13  |        | tmp_83                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1106                        | 2   |        | x_assign_10                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1146                        | 13  |        | tmp_85                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1107                        | 2   |        | x_assign_11                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1147                        | 13  |        | tmp_87                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1108                        | 2   |        | x_assign_12                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1148                        | 13  |        | tmp_89                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1109                        | 2   |        | x_assign_13                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1149                        | 13  |        | tmp_91                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1110                        | 2   |        | x_assign_14                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1150                        | 13  |        | tmp_93                      | flog      | fulldsp                  | 24      |
|       fadd_32ns_32ns_32_12_full_dsp_1_U1111                        | 2   |        | x_assign_15                 | fadd      | fulldsp                  | 11      |
|       flog_32ns_32ns_32_25_full_dsp_1_U1151                        | 13  |        | tmp_95                      | flog      | fulldsp                  | 24      |
|    + A_to_ddA_stream                                               | 56  |        |                             |           |                          |         |
|     + A_to_ddA_stream_Pipeline_cache_delta                         | 0   |        |                             |           |                          |         |
|       icmp_ln175_fu_952_p2                                         |     |        | icmp_ln175                  | seteq     | auto                     | 0       |
|       add_ln175_fu_958_p2                                          |     |        | add_ln175                   | add       | fabric                   | 0       |
|     + A_to_ddA_stream_Pipeline_process_A_delta                     | 56  |        |                             |           |                          |         |
|       icmp_ln180_fu_849_p2                                         |     |        | icmp_ln180                  | seteq     | auto                     | 0       |
|       i_10_fu_855_p2                                               |     |        | i_10                        | add       | fabric                   | 0       |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1791                        | 7   |        | tmp_179                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1792                        | 7   |        | tmp_180                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1793                        | 7   |        | tmp_181                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1794                        | 7   |        | tmp_182                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1795                        | 7   |        | tmp_183                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1796                        | 7   |        | tmp_184                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1797                        | 7   |        | tmp_185                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1798                        | 7   |        | tmp_186                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1791                        | 7   |        | tmp_195                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1792                        | 7   |        | tmp_196                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1793                        | 7   |        | tmp_197                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1794                        | 7   |        | tmp_198                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1795                        | 7   |        | tmp_199                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1796                        | 7   |        | tmp_200                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1797                        | 7   |        | tmp_201                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1798                        | 7   |        | tmp_202                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1791                        | 7   |        | tmp_211                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1792                        | 7   |        | tmp_212                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1793                        | 7   |        | tmp_213                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1794                        | 7   |        | tmp_214                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1795                        | 7   |        | tmp_215                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1796                        | 7   |        | tmp_216                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1797                        | 7   |        | tmp_217                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1798                        | 7   |        | tmp_218                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1791                        | 7   |        | tmp_227                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1792                        | 7   |        | tmp_228                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1793                        | 7   |        | tmp_229                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1794                        | 7   |        | tmp_230                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1795                        | 7   |        | tmp_231                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1796                        | 7   |        | tmp_232                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1797                        | 7   |        | tmp_233                     | fexp      | fulldsp                  | 27      |
|       fexp_32ns_32ns_32_28_full_dsp_1_U1798                        | 7   |        | tmp_234                     | fexp      | fulldsp                  | 27      |
|    + B_to_dB_stream                                                | 0   |        |                             |           |                          |         |
|     + B_to_dB_stream_Pipeline_read_delta_dB                        | 0   |        |                             |           |                          |         |
|       icmp_ln213_fu_952_p2                                         |     |        | icmp_ln213                  | seteq     | auto                     | 0       |
|       add_ln213_fu_958_p2                                          |     |        | add_ln213                   | add       | fabric                   | 0       |
|     + B_to_dB_stream_Pipeline_process_B_delta                      | 0   |        |                             |           |                          |         |
|       icmp_ln218_fu_767_p2                                         |     |        | icmp_ln218                  | seteq     | auto                     | 0       |
|       i_8_fu_773_p2                                                |     |        | i_8                         | add       | fabric                   | 0       |
|    + update_H_stream                                               | 0   |        |                             |           |                          |         |
|     + update_H_stream_Pipeline_read_dX                             | 0   |        |                             |           |                          |         |
|       icmp_ln242_fu_952_p2                                         |     |        | icmp_ln242                  | seteq     | auto                     | 0       |
|       add_ln242_fu_958_p2                                          |     |        | add_ln242                   | add       | fabric                   | 0       |
|     + update_H_stream_Pipeline_update_H_loop                       | 0   |        |                             |           |                          |         |
|       icmp_ln247_fu_1541_p2                                        |     |        | icmp_ln247                  | seteq     | auto                     | 0       |
|       i_2_fu_1547_p2                                               |     |        | i_2                         | add       | fabric                   | 0       |
|   + SSMU_stream_complete_Loop_copy_H1_for_final_proc               | 0   |        |                             |           |                          |         |
|     i_fu_72_p2                                                     |     |        | i                           | add       | fabric                   | 0       |
|     icmp_ln384_fu_78_p2                                            |     |        | icmp_ln384                  | seteq     | auto                     | 0       |
|   + final_output_stream                                            | 38  |        |                             |           |                          |         |
|    + final_output_stream_Pipeline_read_X_gate                      | 0   |        |                             |           |                          |         |
|      icmp_ln270_fu_354_p2                                          |     |        | icmp_ln270                  | seteq     | auto                     | 0       |
|      add_ln270_fu_360_p2                                           |     |        | add_ln270                   | add       | fabric                   | 0       |
|    + final_output_stream_Pipeline_read_C                           | 0   |        |                             |           |                          |         |
|      icmp_ln276_fu_67_p2                                           |     |        | icmp_ln276                  | seteq     | auto                     | 0       |
|      add_ln276_fu_73_p2                                            |     |        | add_ln276                   | add       | fabric                   | 0       |
|    + final_output_stream_Pipeline_accumulate_H1_C_VITIS_LOOP_295_2 | 6   |        |                             |           |                          |         |
|      icmp_ln294_fu_1341_p2                                         |     |        | icmp_ln294                  | seteq     | auto                     | 0       |
|      add_ln294_1_fu_1347_p2                                        |     |        | add_ln294_1                 | add       | fabric                   | 0       |
|      add_ln294_fu_1359_p2                                          |     |        | add_ln294                   | add       | fabric                   | 0       |
|      icmp_ln295_fu_1365_p2                                         |     |        | icmp_ln295                  | seteq     | auto                     | 0       |
|      select_ln294_fu_1394_p3                                       |     |        | select_ln294                | select    | auto_sel                 | 0       |
|      select_ln294_1_fu_1371_p3                                     |     |        | select_ln294_1              | select    | auto_sel                 | 0       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2463                           | 3   |        | mul_i_i                     | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2464                           | 3   |        | mul_i_i_1                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2463                           | 3   |        | mul_i_i_2                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2464                           | 3   |        | mul_i_i_3                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2463                           | 3   |        | mul_i_i_4                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2464                           | 3   |        | mul_i_i_5                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2463                           | 3   |        | mul_i_i_6                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2464                           | 3   |        | mul_i_i_7                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2463                           | 3   |        | mul_i_i_8                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2464                           | 3   |        | mul_i_i_9                   | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2463                           | 3   |        | mul_i_i_10                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2464                           | 3   |        | mul_i_i_11                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2463                           | 3   |        | mul_i_i_12                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2464                           | 3   |        | mul_i_i_13                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2463                           | 3   |        | mul_i_i_14                  | fmul      | maxdsp                   | 7       |
|      fmul_32ns_32ns_32_8_max_dsp_1_U2464                           | 3   |        | mul_i_i_15                  | fmul      | maxdsp                   | 7       |
|      sparsemux_9_2_32_1_1_U2465                                    |     |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2461                           |     |        | add_i                       | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2466                                    |     |        | tmp_142                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2462                           |     |        | add_i_1                     | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2467                                    |     |        | tmp_143                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2461                           |     |        | add_i_2                     | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2468                                    |     |        | tmp_144                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2462                           |     |        | add_i_3                     | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2469                                    |     |        | tmp_145                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2461                           |     |        | add_i_4                     | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2470                                    |     |        | tmp_146                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2462                           |     |        | add_i_5                     | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2471                                    |     |        | tmp_147                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2461                           |     |        | add_i_6                     | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2472                                    |     |        | tmp_148                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2462                           |     |        | add_i_7                     | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2473                                    |     |        | tmp_149                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2461                           |     |        | add_i_8                     | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2474                                    |     |        | tmp_150                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2462                           |     |        | add_i_9                     | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2475                                    |     |        | tmp_151                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2461                           |     |        | add_i_s                     | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2476                                    |     |        | tmp_152                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2462                           |     |        | add_i_10                    | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2477                                    |     |        | tmp_153                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2461                           |     |        | add_i_11                    | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2478                                    |     |        | tmp_154                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2462                           |     |        | add_i_12                    | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2479                                    |     |        | tmp_155                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2461                           |     |        | add_i_13                    | fadd      | fabric                   | 9       |
|      sparsemux_9_2_32_1_1_U2480                                    |     |        | tmp_156                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_10_no_dsp_1_U2462                           |     |        | add_i_14                    | fadd      | fabric                   | 9       |
|      add_ln295_fu_1742_p2                                          |     |        | add_ln295                   | add       | fabric                   | 0       |
|    + final_output_stream_Pipeline_final_output                     | 32  |        |                             |           |                          |         |
|      icmp_ln303_fu_885_p2                                          |     |        | icmp_ln303                  | seteq     | auto                     | 0       |
|      add_ln303_fu_891_p2                                           |     |        | add_ln303                   | add       | fabric                   | 0       |
|      sparsemux_9_2_32_1_1_U2564                                    |     |        | tmp_s                       | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2548                         | 2   |        | add_i_i                     | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2565                                    |     |        | tmp_127                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2549                         | 2   |        | add_i_i_1                   | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2566                                    |     |        | tmp_128                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2550                         | 2   |        | add_i_i_2                   | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2567                                    |     |        | tmp_129                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2551                         | 2   |        | add_i_i_3                   | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2568                                    |     |        | tmp_130                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2552                         | 2   |        | add_i_i_4                   | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2569                                    |     |        | tmp_131                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2553                         | 2   |        | add_i_i_5                   | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2570                                    |     |        | tmp_132                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2554                         | 2   |        | add_i_i_6                   | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2571                                    |     |        | tmp_133                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2555                         | 2   |        | add_i_i_7                   | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2572                                    |     |        | tmp_134                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2556                         | 2   |        | add_i_i_8                   | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2573                                    |     |        | tmp_135                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2557                         | 2   |        | add_i_i_9                   | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2574                                    |     |        | tmp_136                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2558                         | 2   |        | add_i_i_10                  | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2575                                    |     |        | tmp_137                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2559                         | 2   |        | add_i_i_11                  | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2576                                    |     |        | tmp_138                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2560                         | 2   |        | add_i_i_12                  | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2577                                    |     |        | tmp_139                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2561                         | 2   |        | add_i_i_13                  | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2578                                    |     |        | tmp_140                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2562                         | 2   |        | add_i_i_14                  | fadd      | fulldsp                  | 11      |
|      sparsemux_9_2_32_1_1_U2579                                    |     |        | tmp_141                     | sparsemux | compactencoding_dontcare | 0       |
|      fadd_32ns_32ns_32_12_full_dsp_1_U2563                         | 2   |        | add_i_i_15                  | fadd      | fulldsp                  | 11      |
|  + Loop_read_H1_proc                                               | 0   |        |                             |           |                          |         |
|    add_ln445_fu_119_p2                                             |     |        | add_ln445                   | add       | fabric                   | 0       |
|    select_ln445_fu_125_p3                                          |     |        | select_ln445                | select    | auto_sel                 | 0       |
|    i_fu_133_p3                                                     |     |        | i                           | select    | auto_sel                 | 0       |
|    add_ln448_fu_194_p2                                             |     |        | add_ln448                   | add       | fabric                   | 0       |
|    j_fu_145_p2                                                     |     |        | j                           | add       | fabric                   | 0       |
|    add_ln445_1_fu_151_p2                                           |     |        | add_ln445_1                 | add       | fabric                   | 0       |
|    icmp_ln446_fu_157_p2                                            |     |        | icmp_ln446                  | seteq     | auto                     | 0       |
|    icmp_ln445_fu_163_p2                                            |     |        | icmp_ln445                  | seteq     | auto                     | 0       |
|  + Loop_read_out_proc                                              | 0   |        |                             |           |                          |         |
|    i_fu_69_p2                                                      |     |        | i                           | add       | fabric                   | 0       |
|    icmp_ln452_fu_75_p2                                             |     |        | icmp_ln452                  | seteq     | auto                     | 0       |
+--------------------------------------------------------------------+-----+--------+-----------------------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+------------------------------------------------------------------+--------------+--------+------+------+--------+------------------+------+---------+------------------+
| Name                                                             | Usage        | Type   | BRAM | URAM | Pragma | Variable         | Impl | Latency | Bitwidth, Depth, |
|                                                                  |              |        |      |      |        |                  |      |         | Banks            |
+------------------------------------------------------------------+--------------+--------+------+------+--------+------------------+------+---------+------------------+
| + SSMU                                                           |              |        | 15   | 0    |        |                  |      |         |                  |
|   A_stream_U                                                     | fifo channel | stream |      |      |        | A_stream         | srl  | 0       | 512, 2, 1        |
|   kernel_stream_U                                                | fifo channel | stream |      |      |        | kernel_stream    | srl  | 0       | 32, 2, 1         |
|   X_stream_U                                                     | fifo channel | stream |      |      |        | X_stream         | srl  | 0       | 512, 2, 1        |
|   H0_stream_U                                                    | fifo channel | stream |      |      |        | H0_stream        | srl  | 0       | 512, 2, 1        |
|   H1_stream_U                                                    | fifo channel | stream |      |      |        | H1_stream        | srl  | 0       | 512, 2, 1        |
|   out_stream_U                                                   | fifo channel | stream |      |      |        | out_stream       | srl  | 0       | 512, 2, 1        |
|  + SSMU_stream_complete                                          |              |        | 15   | 0    |        |                  |      |         |                  |
|    X_gate_stream_i_U                                             | fifo channel | stream |      |      |        | X_gate_stream_i  | srl  | 0       | 512, 2, 1        |
|    X_ssm_stream_i_U                                              | fifo channel | stream |      |      |        | X_ssm_stream_i   | srl  | 0       | 512, 2, 1        |
|    X_ssm_delta_i_U                                               | fifo channel | stream |      |      |        | X_ssm_delta_i    | srl  | 0       | 512, 2, 1        |
|    C_stream_i_U                                                  | fifo channel | stream |      |      |        | C_stream_i       | srl  | 0       | 512, 2, 1        |
|    H1_temp_stream_i_U                                            | fifo channel | stream |      |      |        | H1_temp_stream_i | srl  | 0       | 512, 2, 1        |
|    H1_for_final_i_U                                              | fifo channel | stream |      |      |        | H1_for_final_i   | srl  | 0       | 512, 2, 1        |
|   + SSMU_stream_complete_Block_newFuncRoot_X_ssm_delta_i_rd_proc |              |        | 0    | 0    |        |                  |      |         |                  |
|     dB_stream_i_fifo_U                                           | fifo array   |        |      |      |        | dB_stream_i      | srl  | 0       | 512, 2, 1        |
|     ddA_stream_i_fifo_U                                          | fifo array   |        |      |      |        | ddA_stream_i     | srl  | 0       | 512, 2, 1        |
|     delta_stream3_i_fifo_U                                       | fifo array   |        |      |      |        | delta_stream3_i  | srl  | 0       | 512, 2, 1        |
|     delta_stream2_i_fifo_U                                       | fifo array   |        |      |      |        | delta_stream2_i  | srl  | 0       | 512, 2, 1        |
|     delta_stream_i_fifo_U                                        | fifo array   |        |      |      |        | delta_stream_i   | srl  | 0       | 512, 2, 1        |
|     B_stream_i_fifo_U                                            | fifo array   |        |      |      |        | B_stream_i       | srl  | 0       | 512, 2, 1        |
|   + final_output_stream                                          |              |        | 15   | 0    |        |                  |      |         |                  |
|     X_gate_buffer_U                                              | ram_1p array |        |      |      |        | X_gate_buffer    | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_1_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_1  | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_2_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_2  | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_3_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_3  | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_4_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_4  | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_5_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_5  | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_6_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_6  | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_7_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_7  | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_8_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_8  | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_9_U                                            | ram_1p array |        |      |      |        | X_gate_buffer_9  | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_10_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_10 | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_11_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_11 | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_12_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_12 | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_13_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_13 | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_14_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_14 | auto | 1       | 32, 4, 1         |
|     X_gate_buffer_15_U                                           | ram_1p array |        |      |      |        | X_gate_buffer_15 | auto | 1       | 32, 4, 1         |
|     C_buffer_U                                                   | ram_1p array |        | 29   |      |        | C_buffer         | auto | 1       | 512, 16, 1       |
+------------------------------------------------------------------+--------------+--------+------+------+--------+------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options | Location                             | Messages                                                                                                                                                                           |
+----------+---------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DATAFLOW |         | ssmu.cpp:321 in ssmu_stream_complete | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
| DATAFLOW |         | ssmu.cpp:405 in ssmu                 | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
|          |         |                                      | There are a total of 6 such instances of non-canonical statements in the dataflow region                                                                                           |
+----------+---------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Inferred Pragmas
+-----------------+--------------------------------------------+------------------------------------------------------------+-----------------------+
| Type            | Options                                    | Location                                                   | Inferred From         |
+-----------------+--------------------------------------------+------------------------------------------------------------+-----------------------+
| ARRAY_PARTITION | dim=2 type=complete variable=X_gate_buffer | variable X_gate_buffer in final_output_stream ssmu.cpp:266 | pipeline ssmu.cpp:304 |
+-----------------+--------------------------------------------+------------------------------------------------------------+-----------------------+

* Valid Pragma Syntax
+-----------------+----------------------------------------+------------------------------------------------------+
| Type            | Options                                | Location                                             |
+-----------------+----------------------------------------+------------------------------------------------------+
| INLINE          | OFF                                    | ssmu.cpp:8 in conv1d_silu_stream                     |
| ARRAY_PARTITION | variable=shift_reg complete            | ssmu.cpp:11 in conv1d_silu_stream, shift_reg         |
| ARRAY_PARTITION | variable=kernel_buffer complete        | ssmu.cpp:14 in conv1d_silu_stream, kernel_buffer     |
| PIPELINE        | ii=1                                   | ssmu.cpp:16 in conv1d_silu_stream                    |
| ARRAY_PARTITION | variable=X_buffer complete             | ssmu.cpp:20 in conv1d_silu_stream, X_buffer          |
| PIPELINE        | ii=1                                   | ssmu.cpp:24 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:31 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:42 in conv1d_silu_stream                    |
| PIPELINE        | ii=1                                   | ssmu.cpp:48 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:55 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:60 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:66 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:69 in conv1d_silu_stream                    |
| UNROLL          |                                        | ssmu.cpp:78 in conv1d_silu_stream                    |
| INLINE          | OFF                                    | ssmu.cpp:93 in projection_streams                    |
| ARRAY_PARTITION | variable=W_B cyclic factor=8 dim=1     | ssmu.cpp:94 in projection_streams, W_B               |
| ARRAY_PARTITION | variable=W_B complete dim=2            | ssmu.cpp:95 in projection_streams, W_B               |
| ARRAY_PARTITION | variable=W_C cyclic factor=8 dim=1     | ssmu.cpp:96 in projection_streams, W_C               |
| ARRAY_PARTITION | variable=W_C complete dim=2            | ssmu.cpp:97 in projection_streams, W_C               |
| ARRAY_PARTITION | variable=W_delta cyclic factor=8 dim=1 | ssmu.cpp:98 in projection_streams, W_delta           |
| ARRAY_PARTITION | variable=W_delta cyclic factor=8 dim=2 | ssmu.cpp:99 in projection_streams, W_delta           |
| ARRAY_PARTITION | variable=X_ssm_buffer complete         | ssmu.cpp:102 in projection_streams, X_ssm_buffer     |
| PIPELINE        | ii=1                                   | ssmu.cpp:105 in projection_streams                   |
| PIPELINE        | ii=2                                   | ssmu.cpp:110 in projection_streams                   |
| UNROLL          | factor=4                               | ssmu.cpp:114 in projection_streams                   |
| UNROLL          |                                        | ssmu.cpp:116 in projection_streams                   |
| PIPELINE        | ii=1                                   | ssmu.cpp:125 in projection_streams                   |
| PIPELINE        | ii=2                                   | ssmu.cpp:127 in projection_streams                   |
| UNROLL          | factor=4                               | ssmu.cpp:132 in projection_streams                   |
| UNROLL          |                                        | ssmu.cpp:134 in projection_streams                   |
| PIPELINE        | ii=2                                   | ssmu.cpp:144 in projection_streams                   |
| UNROLL          | factor=4                               | ssmu.cpp:149 in projection_streams                   |
| UNROLL          |                                        | ssmu.cpp:151 in projection_streams                   |
| UNROLL          |                                        | ssmu.cpp:158 in projection_streams                   |
| INLINE          | OFF                                    | ssmu.cpp:171 in a_to_dda_stream                      |
| ARRAY_PARTITION | variable=delta_buffer complete         | ssmu.cpp:173 in a_to_dda_stream, delta_buffer        |
| PIPELINE        | ii=1                                   | ssmu.cpp:176 in a_to_dda_stream                      |
| PIPELINE        | ii=1                                   | ssmu.cpp:181 in a_to_dda_stream                      |
| UNROLL          |                                        | ssmu.cpp:186 in a_to_dda_stream                      |
| UNROLL          |                                        | ssmu.cpp:194 in a_to_dda_stream                      |
| INLINE          | OFF                                    | ssmu.cpp:208 in b_to_db_stream                       |
| ARRAY_PARTITION | variable=delta_buffer complete         | ssmu.cpp:211 in b_to_db_stream, delta_buffer         |
| PIPELINE        | ii=1                                   | ssmu.cpp:214 in b_to_db_stream                       |
| PIPELINE        | ii=1                                   | ssmu.cpp:219 in b_to_db_stream                       |
| UNROLL          |                                        | ssmu.cpp:224 in b_to_db_stream                       |
| INLINE          | OFF                                    | ssmu.cpp:237 in update_h_stream                      |
| ARRAY_PARTITION | variable=dX_buffer complete            | ssmu.cpp:240 in update_h_stream, dX_buffer           |
| PIPELINE        | ii=1                                   | ssmu.cpp:243 in update_h_stream                      |
| PIPELINE        | ii=1                                   | ssmu.cpp:248 in update_h_stream                      |
| PIPELINE        | ii=1                                   | ssmu.cpp:271 in final_output_stream                  |
| PIPELINE        | ii=1                                   | ssmu.cpp:277 in final_output_stream                  |
| ARRAY_PARTITION | variable=temp_acc complete             | ssmu.cpp:283 in final_output_stream, temp_acc        |
| UNROLL          |                                        | ssmu.cpp:286 in final_output_stream                  |
| UNROLL          |                                        | ssmu.cpp:288 in final_output_stream                  |
| PIPELINE        | ii=1                                   | ssmu.cpp:296 in final_output_stream                  |
| PIPELINE        | ii=1                                   | ssmu.cpp:304 in final_output_stream                  |
| STREAM          | variable=X_gate_stream depth=2         | ssmu.cpp:336 in ssmu_stream_complete, X_gate_stream  |
| STREAM          | variable=X_ssm_stream depth=2          | ssmu.cpp:337 in ssmu_stream_complete, X_ssm_stream   |
| STREAM          | variable=B_stream depth=2              | ssmu.cpp:338 in ssmu_stream_complete, B_stream       |
| STREAM          | variable=C_stream depth=2              | ssmu.cpp:339 in ssmu_stream_complete, C_stream       |
| STREAM          | variable=delta_stream depth=2          | ssmu.cpp:340 in ssmu_stream_complete, delta_stream   |
| STREAM          | variable=delta_stream2 depth=2         | ssmu.cpp:341 in ssmu_stream_complete, delta_stream2  |
| STREAM          | variable=delta_stream3 depth=2         | ssmu.cpp:342 in ssmu_stream_complete, delta_stream3  |
| STREAM          | variable=ddA_stream depth=2            | ssmu.cpp:343 in ssmu_stream_complete, ddA_stream     |
| STREAM          | variable=dB_stream depth=2             | ssmu.cpp:344 in ssmu_stream_complete, dB_stream      |
| STREAM          | variable=H1_temp_stream depth=2        | ssmu.cpp:345 in ssmu_stream_complete, H1_temp_stream |
| STREAM          | variable=X_ssm_delta depth=2           | ssmu.cpp:352 in ssmu_stream_complete, X_ssm_delta    |
| PIPELINE        | ii=1                                   | ssmu.cpp:355 in ssmu_stream_complete                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:363 in ssmu_stream_complete                 |
| STREAM          | variable=H1_for_final depth=2          | ssmu.cpp:383 in ssmu_stream_complete, H1_for_final   |
| PIPELINE        | ii=1                                   | ssmu.cpp:385 in ssmu_stream_complete                 |
| AGGREGATE       | variable = X                           | ssmu.cpp:404 in ssmu                                 |
| AGGREGATE       | variable = out                         | ssmu.cpp:406 in ssmu                                 |
| STREAM          | variable=kernel_stream depth=2         | ssmu.cpp:410 in ssmu, kernel_stream                  |
| STREAM          | variable=A_stream depth=2              | ssmu.cpp:411 in ssmu, A_stream                       |
| STREAM          | variable=X_stream depth=2              | ssmu.cpp:412 in ssmu, X_stream                       |
| STREAM          | variable=H0_stream depth=2             | ssmu.cpp:413 in ssmu, H0_stream                      |
| STREAM          | variable=H1_stream depth=2             | ssmu.cpp:414 in ssmu, H1_stream                      |
| STREAM          | variable=out_stream depth=2            | ssmu.cpp:415 in ssmu, out_stream                     |
| PIPELINE        | ii=1                                   | ssmu.cpp:420 in ssmu                                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:425 in ssmu                                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:430 in ssmu                                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:436 in ssmu                                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:447 in ssmu                                 |
| PIPELINE        | ii=1                                   | ssmu.cpp:453 in ssmu                                 |
+-----------------+----------------------------------------+------------------------------------------------------+


