// Seed: 690185843
module module_0 (
    output tri1 id_0,
    output tri1 id_1
);
  localparam id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1
);
  wire id_3;
  ;
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_5;
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4,
    output tri0 id_5,
    output logic id_6,
    output wand id_7,
    output tri id_8,
    input uwire id_9,
    output supply0 id_10,
    input supply0 id_11,
    output supply1 id_12,
    output wor id_13
);
  always_latch @(-1'h0 or posedge id_11) if (1) id_6 <= -1;
  id_15 :
  assert property (@(posedge 1'd0) 1'b0)
  else $clog2(10);
  ;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign modCall_1.id_1 = 0;
  wire id_16;
endmodule
