Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Mon Jun 29 19:42:32 2020
| Host         : DESKTOP-J378N4I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ip_design_wrapper_control_sets_placed.rpt
| Design       : ip_design_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    66 |
| Minimum Number of register sites lost to control set restrictions |   173 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             243 |           93 |
| No           | No                    | Yes                    |              26 |           13 |
| No           | Yes                   | No                     |             362 |          141 |
| Yes          | No                    | No                     |             541 |          143 |
| Yes          | No                    | Yes                    |             103 |           37 |
| Yes          | Yes                   | No                     |             248 |          103 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                          Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                1 |              1 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg_n_0_[0]                                                               |                1 |              1 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                          |                1 |              2 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                          |                3 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                               |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                          |                2 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                          |                2 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                          |                2 |              4 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr_reg[0]_0[0]                                                                                | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/bit_cntr[4]_i_1_n_0                                                                            |                2 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset                                                  |                3 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_2_n_0                                                                                 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_cntr[4]_i_1__0_n_0                                                                       |                1 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                              | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                2 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                   | ip_design_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                   |                1 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state[4]_i_1_n_0                                                                       |                                                                                                                                                          |                1 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                3 |              5 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | ip_design_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                4 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                           | ip_design_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                   |                4 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                  | ip_design_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                   |                2 |              8 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/cp_controller_cpstate_reg[1][0]                                  | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AR[0]                                                  |                2 |              9 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                          |                3 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                          |                4 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                          |                5 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                          |                6 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                          |                3 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                          |                3 |             12 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                      |                5 |             13 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             13 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                          |                4 |             13 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/aw_transfer                                                   | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset                                                  |                4 |             14 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                          |                3 |             14 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                          |                3 |             14 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/write_reg_Fin_reg[15][0]                                      | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AR[0]                                                  |                6 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/E[0]                                                             | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AR[0]                                                  |                4 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/w_transfer                                                    | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset                                                  |                7 |             16 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_1/U0/bus2ip_reset                                                                                                                   |                9 |             20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                7 |             20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                          |                4 |             20 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AR[0]                                                  |               10 |             21 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                                          | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg[23]_i_1_n_0                                                                        |                6 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                                          | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg[23]_i_1_n_0                                                                        |                8 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg_reg[23]_0[0]                                                                              | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg_n_0_[0]                                                               |               10 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg_reg[23]_0[0]                                                                              | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg_n_0_[0]                                                               |                9 |             24 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |               14 |             30 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/rd_enb                                                        | ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset                                                  |               14 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                          | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                     |               22 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                    | ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |               17 |             32 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                          |                9 |             34 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                          |                8 |             35 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                          |                9 |             35 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                          |                9 |             47 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                          |                9 |             47 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                                |                                                                                                                                                          |               14 |             48 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                          |               14 |             52 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                          |               13 |             52 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                          |               14 |             52 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                          |               13 |             52 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_R_reg[0]_0                                                                                           |               23 |             65 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               22 |             69 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                     |               59 |            135 |
|  ip_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 |                                                                                                                                                          |               94 |            244 |
+--------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


