Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Sep  9 23:40:35 2018
| Host         : andrew-vm running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file basic_i_o_timing_summary_routed.rpt -rpx basic_i_o_timing_summary_routed.rpx
| Design       : basic_i_o
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.442        0.000                      0                   16        0.104        0.000                      0                   16        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 8.442        0.000                      0                   16        0.104        0.000                      0                   16        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        8.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 buffer2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.478ns (36.832%)  route 0.820ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.478     6.106 r  buffer2_reg[3]/Q
                         net (fo=1, routed)           0.820     6.926    buffer2[3]
    SLICE_X112Y54        FDRE                                         r  buffer3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  buffer3_reg[3]/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X112Y54        FDRE (Setup_fdre_C_D)       -0.202    15.368    buffer3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 buffer2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.478ns (38.215%)  route 0.773ns (61.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.478     6.106 r  buffer2_reg[6]/Q
                         net (fo=1, routed)           0.773     6.879    buffer2[6]
    SLICE_X112Y54        FDRE                                         r  buffer3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  buffer3_reg[6]/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X112Y54        FDRE (Setup_fdre_C_D)       -0.202    15.368    buffer3_reg[6]
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  8.489    

Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 buffer2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.478ns (41.216%)  route 0.682ns (58.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.478     6.106 r  buffer2_reg[5]/Q
                         net (fo=1, routed)           0.682     6.788    buffer2[5]
    SLICE_X112Y54        FDRE                                         r  buffer3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  buffer3_reg[5]/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X112Y54        FDRE (Setup_fdre_C_D)       -0.200    15.370    buffer3_reg[5]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 buffer2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.518ns (42.785%)  route 0.693ns (57.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  buffer2_reg[1]/Q
                         net (fo=1, routed)           0.693     6.839    buffer2[1]
    SLICE_X113Y54        FDRE                                         r  buffer3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y54        FDRE                                         r  buffer3_reg[1]/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X113Y54        FDRE (Setup_fdre_C_D)       -0.081    15.489    buffer3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.489    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.667ns  (required time - arrival time)
  Source:                 buffer2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.518ns (42.891%)  route 0.690ns (57.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  buffer2_reg[0]/Q
                         net (fo=1, routed)           0.690     6.836    buffer2[0]
    SLICE_X113Y54        FDRE                                         r  buffer3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y54        FDRE                                         r  buffer3_reg[0]/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X113Y54        FDRE (Setup_fdre_C_D)       -0.067    15.503    buffer3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                  8.667    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 buffer2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.518ns (42.785%)  route 0.693ns (57.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  buffer2_reg[2]/Q
                         net (fo=1, routed)           0.693     6.839    buffer2[2]
    SLICE_X113Y54        FDRE                                         r  buffer3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X113Y54        FDRE                                         r  buffer3_reg[2]/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X113Y54        FDRE (Setup_fdre_C_D)       -0.061    15.509    buffer3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 buffer2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.889%)  route 0.541ns (53.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.478     6.106 r  buffer2_reg[4]/Q
                         net (fo=1, routed)           0.541     6.648    buffer2[4]
    SLICE_X112Y54        FDRE                                         r  buffer3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  buffer3_reg[4]/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X112Y54        FDRE (Setup_fdre_C_D)       -0.222    15.348    buffer3_reg[4]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  8.700    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 buffer1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.456ns (42.281%)  route 0.622ns (57.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 15.171 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  buffer1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.456     6.084 r  buffer1_reg[7]/Q
                         net (fo=1, routed)           0.622     6.707    buffer1[7]
    SLICE_X111Y54        FDRE                                         r  buffer2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.689    15.171    clk_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  buffer2_reg[7]/C
                         clock pessimism              0.434    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X111Y54        FDRE (Setup_fdre_C_D)       -0.067    15.503    buffer2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.833ns  (required time - arrival time)
  Source:                 buffer1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.518ns (47.657%)  route 0.569ns (52.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.518     6.146 r  buffer1_reg[1]/Q
                         net (fo=1, routed)           0.569     6.715    buffer1[1]
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.687    15.169    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[1]/C
                         clock pessimism              0.459    15.628    
                         clock uncertainty           -0.035    15.593    
    SLICE_X112Y60        FDRE (Setup_fdre_C_D)       -0.045    15.548    buffer2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  8.833    

Slack (MET) :             8.858ns  (required time - arrival time)
  Source:                 buffer1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.796%)  route 0.585ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 15.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.866     5.628    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  buffer1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.456     6.084 r  buffer1_reg[0]/Q
                         net (fo=1, routed)           0.585     6.670    buffer1[0]
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.687    15.169    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[0]/C
                         clock pessimism              0.437    15.606    
                         clock uncertainty           -0.035    15.571    
    SLICE_X112Y60        FDRE (Setup_fdre_C_D)       -0.043    15.528    buffer2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  8.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 buffer1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.583    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  buffer1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  buffer1_reg[2]/Q
                         net (fo=1, routed)           0.052     1.776    buffer1[2]
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.102    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[2]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.076     1.672    buffer2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 buffer1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.583    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  buffer1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.128     1.711 r  buffer1_reg[6]/Q
                         net (fo=1, routed)           0.059     1.770    buffer1[6]
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.102    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[6]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.011     1.607    buffer2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 buffer1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.583    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  buffer1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.128     1.711 r  buffer1_reg[5]/Q
                         net (fo=1, routed)           0.059     1.770    buffer1[5]
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.102    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[5]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.010     1.606    buffer2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 buffer1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.583    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  buffer1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  buffer1_reg[4]/Q
                         net (fo=1, routed)           0.112     1.836    buffer1[4]
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.102    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[4]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.053     1.649    buffer2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 buffer2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.638     1.585    clk_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  buffer2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  buffer2_reg[7]/Q
                         net (fo=1, routed)           0.153     1.879    buffer2[7]
    SLICE_X112Y52        FDRE                                         r  buffer3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  buffer3_reg[7]/C
                         clock pessimism             -0.503     1.602    
    SLICE_X112Y52        FDRE (Hold_fdre_C_D)         0.059     1.661    buffer3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 buffer1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.448%)  route 0.199ns (58.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.583    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  buffer1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  buffer1_reg[0]/Q
                         net (fo=1, routed)           0.199     1.923    buffer1[0]
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.102    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[0]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.076     1.672    buffer2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 buffer1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.439%)  route 0.197ns (54.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.583    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     1.747 r  buffer1_reg[1]/Q
                         net (fo=1, routed)           0.197     1.944    buffer1[1]
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.102    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[1]/C
                         clock pessimism             -0.519     1.583    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.076     1.659    buffer2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 buffer1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.352%)  route 0.236ns (62.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.583    clk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  buffer1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  buffer1_reg[7]/Q
                         net (fo=1, routed)           0.236     1.960    buffer1[7]
    SLICE_X111Y54        FDRE                                         r  buffer2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  buffer2_reg[7]/C
                         clock pessimism             -0.503     1.601    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.070     1.671    buffer2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 buffer1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.523%)  route 0.225ns (61.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.583    clk_IBUF_BUFG
    SLICE_X113Y60        FDRE                                         r  buffer1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  buffer1_reg[3]/Q
                         net (fo=1, routed)           0.225     1.949    buffer1[3]
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.908     2.102    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[3]/C
                         clock pessimism             -0.506     1.596    
    SLICE_X112Y60        FDRE (Hold_fdre_C_D)         0.060     1.656    buffer2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 buffer2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.869%)  route 0.228ns (58.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.636     1.583    clk_IBUF_BUFG
    SLICE_X112Y60        FDRE                                         r  buffer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     1.747 r  buffer2_reg[0]/Q
                         net (fo=1, routed)           0.228     1.975    buffer2[0]
    SLICE_X113Y54        FDRE                                         r  buffer3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.910     2.104    clk_IBUF_BUFG
    SLICE_X113Y54        FDRE                                         r  buffer3_reg[0]/C
                         clock pessimism             -0.503     1.601    
    SLICE_X113Y54        FDRE (Hold_fdre_C_D)         0.070     1.671    buffer3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y60  buffer1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y60  buffer1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y60  buffer1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y60  buffer1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y60  buffer1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y60  buffer1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y60  buffer1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y60  buffer1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y60  buffer2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y52  buffer3_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60  buffer1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60  buffer1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60  buffer1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y60  buffer1_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y60  buffer1_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60  buffer2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60  buffer2_reg[1]/C



