verilog work "signext.v"
verilog work "register.v"
verilog work "ipcore_dir/Clk_gen/example_design/Clk_gen_exdes.v"
verilog work "ipcore_dir/Clk_gen.v"
verilog work "Instruction_memory.v"
verilog work "Data_memory.v"
verilog work "Ctr.v"
verilog work "ALU.v"
verilog work "Top.v"
