Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jun 14 11:44:55 2025
| Host         : DESKTOP-JOMNG4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_show_timing_summary_routed.rpt -pb TOP_show_timing_summary_routed.pb -rpx TOP_show_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_show
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1271)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3654)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1271)
---------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 1242 register/latch pins with no clock driven by root clock pin: clk_im (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu1/uu12/FSM_sequential_ST_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu1/uu12/FSM_sequential_ST_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu1/uu12/FSM_sequential_ST_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu1/uu12/FSM_sequential_ST_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: uu3/count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3654)
---------------------------------------------------
 There are 3654 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3668          inf        0.000                      0                 3668           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3668 Endpoints
Min Delay          3668 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uu1/uu6/inst_out_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu10/uu5/outdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.969ns  (logic 1.224ns (7.665%)  route 14.745ns (92.335%))
  Logic Levels:           9  (FDCE=1 LUT4=3 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDCE                         0.000     0.000 r  uu1/uu6/inst_out_reg[20]/C
    SLICE_X82Y96         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  uu1/uu6/inst_out_reg[20]/Q
                         net (fo=266, routed)         6.594     6.978    uu1/uu6/inst_out_reg[31]_0[20]
    SLICE_X75Y106        LUT6 (Prop_lut6_I0_O)        0.105     7.083 r  uu1/uu6/ALU_F2_carry__1_i_11/O
                         net (fo=3, routed)           0.725     7.808    uu1/uu6/inst_out_reg[20]_0
    SLICE_X76Y108        LUT4 (Prop_lut4_I3_O)        0.105     7.913 r  uu1/uu6/outdata[30]_i_20/O
                         net (fo=1, routed)           0.551     8.464    uu1/uu6/outdata[30]_i_20_n_0
    SLICE_X76Y108        LUT6 (Prop_lut6_I5_O)        0.105     8.569 r  uu1/uu6/outdata[30]_i_9/O
                         net (fo=45, routed)          2.422    10.990    uu1/uu12/outdata_reg[2]_2
    SLICE_X86Y100        LUT4 (Prop_lut4_I1_O)        0.105    11.095 r  uu1/uu12/outdata[30]_i_6__1/O
                         net (fo=10, routed)          1.415    12.510    uu1/uu12/ALU_OP_o_reg[2]_0
    SLICE_X77Y107        LUT6 (Prop_lut6_I4_O)        0.105    12.615 f  uu1/uu12/outdata[29]_i_1/O
                         net (fo=2, routed)           1.160    13.776    uu1/uu12/ALU_F[24]
    SLICE_X78Y105        LUT4 (Prop_lut4_I0_O)        0.105    13.881 f  uu1/uu12/outdata[3]_i_6/O
                         net (fo=1, routed)           0.785    14.665    uu1/uu12/outdata[3]_i_6_n_0
    SLICE_X78Y103        LUT6 (Prop_lut6_I2_O)        0.105    14.770 f  uu1/uu12/outdata[3]_i_3/O
                         net (fo=1, routed)           0.224    14.995    uu1/uu12/outdata[3]_i_3_n_0
    SLICE_X79Y102        LUT5 (Prop_lut5_I1_O)        0.105    15.100 r  uu1/uu12/outdata[3]_i_1/O
                         net (fo=2, routed)           0.870    15.969    uu1/uu10/uu5/D[2]
    SLICE_X80Y102        FDCE                                         r  uu1/uu10/uu5/outdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu6/inst_out_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu10/uu5/outdata_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.752ns  (logic 1.224ns (7.770%)  route 14.528ns (92.230%))
  Logic Levels:           9  (FDCE=1 LUT4=3 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDCE                         0.000     0.000 r  uu1/uu6/inst_out_reg[20]/C
    SLICE_X82Y96         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  uu1/uu6/inst_out_reg[20]/Q
                         net (fo=266, routed)         6.594     6.978    uu1/uu6/inst_out_reg[31]_0[20]
    SLICE_X75Y106        LUT6 (Prop_lut6_I0_O)        0.105     7.083 r  uu1/uu6/ALU_F2_carry__1_i_11/O
                         net (fo=3, routed)           0.725     7.808    uu1/uu6/inst_out_reg[20]_0
    SLICE_X76Y108        LUT4 (Prop_lut4_I3_O)        0.105     7.913 r  uu1/uu6/outdata[30]_i_20/O
                         net (fo=1, routed)           0.551     8.464    uu1/uu6/outdata[30]_i_20_n_0
    SLICE_X76Y108        LUT6 (Prop_lut6_I5_O)        0.105     8.569 r  uu1/uu6/outdata[30]_i_9/O
                         net (fo=45, routed)          2.422    10.990    uu1/uu12/outdata_reg[2]_2
    SLICE_X86Y100        LUT4 (Prop_lut4_I1_O)        0.105    11.095 r  uu1/uu12/outdata[30]_i_6__1/O
                         net (fo=10, routed)          1.415    12.510    uu1/uu12/ALU_OP_o_reg[2]_0
    SLICE_X77Y107        LUT6 (Prop_lut6_I4_O)        0.105    12.615 f  uu1/uu12/outdata[29]_i_1/O
                         net (fo=2, routed)           1.160    13.776    uu1/uu12/ALU_F[24]
    SLICE_X78Y105        LUT4 (Prop_lut4_I0_O)        0.105    13.881 f  uu1/uu12/outdata[3]_i_6/O
                         net (fo=1, routed)           0.785    14.665    uu1/uu12/outdata[3]_i_6_n_0
    SLICE_X78Y103        LUT6 (Prop_lut6_I2_O)        0.105    14.770 f  uu1/uu12/outdata[3]_i_3/O
                         net (fo=1, routed)           0.224    14.995    uu1/uu12/outdata[3]_i_3_n_0
    SLICE_X79Y102        LUT5 (Prop_lut5_I1_O)        0.105    15.100 r  uu1/uu12/outdata[3]_i_1/O
                         net (fo=2, routed)           0.652    15.752    uu1/uu10/uu5/D[2]
    SLICE_X87Y107        FDCE                                         r  uu1/uu10/uu5/outdata_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu6/inst_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.710ns  (logic 4.288ns (29.153%)  route 10.421ns (70.847%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDCE                         0.000     0.000 r  uu1/uu6/inst_out_reg[1]/C
    SLICE_X81Y95         FDCE (Prop_fdce_C_Q)         0.384     0.384 f  uu1/uu6/inst_out_reg[1]/Q
                         net (fo=6, routed)           0.928     1.312    uu1/uu6/inst_out_reg[31]_0[1]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.119     1.431 r  uu1/uu6/ALU_OP_o[1]_i_5/O
                         net (fo=19, routed)          1.714     3.145    uu1/uu6/ALU_OP_o[1]_i_5_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.267     3.412 f  uu1/uu6/sum_carry_i_6/O
                         net (fo=25, routed)          1.890     5.302    uu1/uu6/sum_carry_i_6_n_0
    SLICE_X74Y104        LUT5 (Prop_lut5_I3_O)        0.105     5.407 f  uu1/uu6/REG_Files[1][30]_i_2/O
                         net (fo=1, routed)           0.220     5.627    uu1/uu12/imm32[30]
    SLICE_X74Y104        LUT6 (Prop_lut6_I0_O)        0.105     5.732 f  uu1/uu12/REG_Files[1][30]_i_1/O
                         net (fo=32, routed)          0.493     6.225    uu1/uu10/uu1/seg_OBUF[7]_inst_i_26_0[30]
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.330 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.000     6.330    uu1/uu10/uu1/seg_OBUF[7]_inst_i_98_n_0
    SLICE_X74Y105        MUXF7 (Prop_muxf7_I0_O)      0.201     6.531 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000     6.531    uu1/uu10/uu1/seg_OBUF[7]_inst_i_44_n_0
    SLICE_X74Y105        MUXF8 (Prop_muxf8_I0_O)      0.082     6.613 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           0.891     7.504    uu1/uu10/uu1/seg_OBUF[7]_inst_i_17_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I5_O)        0.259     7.763 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           2.854    10.617    uu1/uu10/uu1/seg_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.118    10.735 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.431    12.166    seg_OBUF[7]
    H19                  OBUF (Prop_obuf_I_O)         2.543    14.710 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.710    seg[7]
    H19                                                               r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu6/inst_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.655ns  (logic 4.310ns (29.409%)  route 10.345ns (70.591%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDCE                         0.000     0.000 r  uu1/uu6/inst_out_reg[1]/C
    SLICE_X81Y95         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  uu1/uu6/inst_out_reg[1]/Q
                         net (fo=6, routed)           0.928     1.312    uu1/uu6/inst_out_reg[31]_0[1]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.119     1.431 f  uu1/uu6/ALU_OP_o[1]_i_5/O
                         net (fo=19, routed)          1.714     3.145    uu1/uu6/ALU_OP_o[1]_i_5_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.267     3.412 r  uu1/uu6/sum_carry_i_6/O
                         net (fo=25, routed)          1.890     5.302    uu1/uu6/sum_carry_i_6_n_0
    SLICE_X74Y104        LUT5 (Prop_lut5_I3_O)        0.105     5.407 r  uu1/uu6/REG_Files[1][30]_i_2/O
                         net (fo=1, routed)           0.220     5.627    uu1/uu12/imm32[30]
    SLICE_X74Y104        LUT6 (Prop_lut6_I0_O)        0.105     5.732 r  uu1/uu12/REG_Files[1][30]_i_1/O
                         net (fo=32, routed)          0.493     6.225    uu1/uu10/uu1/seg_OBUF[7]_inst_i_26_0[30]
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.330 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.000     6.330    uu1/uu10/uu1/seg_OBUF[7]_inst_i_98_n_0
    SLICE_X74Y105        MUXF7 (Prop_muxf7_I0_O)      0.201     6.531 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000     6.531    uu1/uu10/uu1/seg_OBUF[7]_inst_i_44_n_0
    SLICE_X74Y105        MUXF8 (Prop_muxf8_I0_O)      0.082     6.613 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           0.891     7.504    uu1/uu10/uu1/seg_OBUF[7]_inst_i_17_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I5_O)        0.259     7.763 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           2.732    10.495    uu1/uu10/uu1/seg_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.124    10.619 r  uu1/uu10/uu1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.477    12.096    seg_OBUF[6]
    G20                  OBUF (Prop_obuf_I_O)         2.559    14.655 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.655    seg[6]
    G20                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu6/inst_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.530ns  (logic 4.296ns (29.563%)  route 10.235ns (70.437%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDCE                         0.000     0.000 r  uu1/uu6/inst_out_reg[1]/C
    SLICE_X81Y95         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  uu1/uu6/inst_out_reg[1]/Q
                         net (fo=6, routed)           0.928     1.312    uu1/uu6/inst_out_reg[31]_0[1]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.119     1.431 f  uu1/uu6/ALU_OP_o[1]_i_5/O
                         net (fo=19, routed)          1.714     3.145    uu1/uu6/ALU_OP_o[1]_i_5_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.267     3.412 r  uu1/uu6/sum_carry_i_6/O
                         net (fo=25, routed)          1.681     5.093    uu1/uu6/sum_carry_i_6_n_0
    SLICE_X70Y105        LUT5 (Prop_lut5_I3_O)        0.105     5.198 r  uu1/uu6/REG_Files[1][25]_i_2/O
                         net (fo=1, routed)           0.361     5.559    uu1/uu12/imm32[25]
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.105     5.664 r  uu1/uu12/REG_Files[1][25]_i_1/O
                         net (fo=32, routed)          1.057     6.720    uu1/uu10/uu1/seg_OBUF[7]_inst_i_26_0[25]
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.825 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_104/O
                         net (fo=1, routed)           0.000     6.825    uu1/uu10/uu1/seg_OBUF[7]_inst_i_104_n_0
    SLICE_X73Y106        MUXF7 (Prop_muxf7_I0_O)      0.178     7.003 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_47/O
                         net (fo=1, routed)           0.000     7.003    uu1/uu10/uu1/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X73Y106        MUXF8 (Prop_muxf8_I1_O)      0.079     7.082 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.480     7.563    uu1/uu10/uu1/seg_OBUF[7]_inst_i_18_n_0
    SLICE_X71Y103        LUT6 (Prop_lut6_I0_O)        0.264     7.827 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.639    10.465    uu1/uu10/uu1/seg_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.126    10.591 r  uu1/uu10/uu1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.375    11.967    seg_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         2.564    14.530 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.530    seg[4]
    K22                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu6/inst_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.525ns  (logic 4.126ns (28.406%)  route 10.399ns (71.594%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDCE                         0.000     0.000 r  uu1/uu6/inst_out_reg[1]/C
    SLICE_X81Y95         FDCE (Prop_fdce_C_Q)         0.384     0.384 f  uu1/uu6/inst_out_reg[1]/Q
                         net (fo=6, routed)           0.928     1.312    uu1/uu6/inst_out_reg[31]_0[1]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.119     1.431 r  uu1/uu6/ALU_OP_o[1]_i_5/O
                         net (fo=19, routed)          1.714     3.145    uu1/uu6/ALU_OP_o[1]_i_5_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.267     3.412 f  uu1/uu6/sum_carry_i_6/O
                         net (fo=25, routed)          1.890     5.302    uu1/uu6/sum_carry_i_6_n_0
    SLICE_X74Y104        LUT5 (Prop_lut5_I3_O)        0.105     5.407 f  uu1/uu6/REG_Files[1][30]_i_2/O
                         net (fo=1, routed)           0.220     5.627    uu1/uu12/imm32[30]
    SLICE_X74Y104        LUT6 (Prop_lut6_I0_O)        0.105     5.732 f  uu1/uu12/REG_Files[1][30]_i_1/O
                         net (fo=32, routed)          0.493     6.225    uu1/uu10/uu1/seg_OBUF[7]_inst_i_26_0[30]
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.330 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.000     6.330    uu1/uu10/uu1/seg_OBUF[7]_inst_i_98_n_0
    SLICE_X74Y105        MUXF7 (Prop_muxf7_I0_O)      0.201     6.531 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000     6.531    uu1/uu10/uu1/seg_OBUF[7]_inst_i_44_n_0
    SLICE_X74Y105        MUXF8 (Prop_muxf8_I0_O)      0.082     6.613 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           0.891     7.504    uu1/uu10/uu1/seg_OBUF[7]_inst_i_17_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I5_O)        0.259     7.763 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           2.854    10.617    uu1/uu10/uu1/seg_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.105    10.722 r  uu1/uu10/uu1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.408    12.131    seg_OBUF[5]
    J22                  OBUF (Prop_obuf_I_O)         2.394    14.525 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.525    seg[5]
    J22                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu6/inst_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.460ns  (logic 4.097ns (28.337%)  route 10.362ns (71.663%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDCE                         0.000     0.000 r  uu1/uu6/inst_out_reg[1]/C
    SLICE_X81Y95         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  uu1/uu6/inst_out_reg[1]/Q
                         net (fo=6, routed)           0.928     1.312    uu1/uu6/inst_out_reg[31]_0[1]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.119     1.431 f  uu1/uu6/ALU_OP_o[1]_i_5/O
                         net (fo=19, routed)          1.714     3.145    uu1/uu6/ALU_OP_o[1]_i_5_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.267     3.412 r  uu1/uu6/sum_carry_i_6/O
                         net (fo=25, routed)          1.681     5.093    uu1/uu6/sum_carry_i_6_n_0
    SLICE_X70Y105        LUT5 (Prop_lut5_I3_O)        0.105     5.198 r  uu1/uu6/REG_Files[1][25]_i_2/O
                         net (fo=1, routed)           0.361     5.559    uu1/uu12/imm32[25]
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.105     5.664 r  uu1/uu12/REG_Files[1][25]_i_1/O
                         net (fo=32, routed)          1.057     6.720    uu1/uu10/uu1/seg_OBUF[7]_inst_i_26_0[25]
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.825 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_104/O
                         net (fo=1, routed)           0.000     6.825    uu1/uu10/uu1/seg_OBUF[7]_inst_i_104_n_0
    SLICE_X73Y106        MUXF7 (Prop_muxf7_I0_O)      0.178     7.003 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_47/O
                         net (fo=1, routed)           0.000     7.003    uu1/uu10/uu1/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X73Y106        MUXF8 (Prop_muxf8_I1_O)      0.079     7.082 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.480     7.563    uu1/uu10/uu1/seg_OBUF[7]_inst_i_18_n_0
    SLICE_X71Y103        LUT6 (Prop_lut6_I0_O)        0.264     7.827 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.639    10.465    uu1/uu10/uu1/seg_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.105    10.570 r  uu1/uu10/uu1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.503    12.073    seg_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         2.386    14.460 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.460    seg[2]
    H20                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu6/inst_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.403ns  (logic 4.124ns (28.630%)  route 10.280ns (71.370%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDCE                         0.000     0.000 r  uu1/uu6/inst_out_reg[1]/C
    SLICE_X81Y95         FDCE (Prop_fdce_C_Q)         0.384     0.384 f  uu1/uu6/inst_out_reg[1]/Q
                         net (fo=6, routed)           0.928     1.312    uu1/uu6/inst_out_reg[31]_0[1]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.119     1.431 r  uu1/uu6/ALU_OP_o[1]_i_5/O
                         net (fo=19, routed)          1.714     3.145    uu1/uu6/ALU_OP_o[1]_i_5_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.267     3.412 f  uu1/uu6/sum_carry_i_6/O
                         net (fo=25, routed)          1.890     5.302    uu1/uu6/sum_carry_i_6_n_0
    SLICE_X74Y104        LUT5 (Prop_lut5_I3_O)        0.105     5.407 f  uu1/uu6/REG_Files[1][30]_i_2/O
                         net (fo=1, routed)           0.220     5.627    uu1/uu12/imm32[30]
    SLICE_X74Y104        LUT6 (Prop_lut6_I0_O)        0.105     5.732 f  uu1/uu12/REG_Files[1][30]_i_1/O
                         net (fo=32, routed)          0.493     6.225    uu1/uu10/uu1/seg_OBUF[7]_inst_i_26_0[30]
    SLICE_X74Y105        LUT6 (Prop_lut6_I1_O)        0.105     6.330 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_98/O
                         net (fo=1, routed)           0.000     6.330    uu1/uu10/uu1/seg_OBUF[7]_inst_i_98_n_0
    SLICE_X74Y105        MUXF7 (Prop_muxf7_I0_O)      0.201     6.531 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_44/O
                         net (fo=1, routed)           0.000     6.531    uu1/uu10/uu1/seg_OBUF[7]_inst_i_44_n_0
    SLICE_X74Y105        MUXF8 (Prop_muxf8_I0_O)      0.082     6.613 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_17/O
                         net (fo=1, routed)           0.891     7.504    uu1/uu10/uu1/seg_OBUF[7]_inst_i_17_n_0
    SLICE_X70Y104        LUT6 (Prop_lut6_I5_O)        0.259     7.763 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           2.732    10.495    uu1/uu10/uu1/seg_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.105    10.600 r  uu1/uu10/uu1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.412    12.012    seg_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         2.392    14.403 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.403    seg[1]
    H22                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu6/inst_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.335ns  (logic 4.100ns (28.604%)  route 10.235ns (71.396%))
  Logic Levels:           11  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDCE                         0.000     0.000 r  uu1/uu6/inst_out_reg[1]/C
    SLICE_X81Y95         FDCE (Prop_fdce_C_Q)         0.384     0.384 f  uu1/uu6/inst_out_reg[1]/Q
                         net (fo=6, routed)           0.928     1.312    uu1/uu6/inst_out_reg[31]_0[1]
    SLICE_X81Y99         LUT2 (Prop_lut2_I0_O)        0.119     1.431 r  uu1/uu6/ALU_OP_o[1]_i_5/O
                         net (fo=19, routed)          1.714     3.145    uu1/uu6/ALU_OP_o[1]_i_5_n_0
    SLICE_X77Y99         LUT6 (Prop_lut6_I5_O)        0.267     3.412 f  uu1/uu6/sum_carry_i_6/O
                         net (fo=25, routed)          1.681     5.093    uu1/uu6/sum_carry_i_6_n_0
    SLICE_X70Y105        LUT5 (Prop_lut5_I3_O)        0.105     5.198 f  uu1/uu6/REG_Files[1][25]_i_2/O
                         net (fo=1, routed)           0.361     5.559    uu1/uu12/imm32[25]
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.105     5.664 f  uu1/uu12/REG_Files[1][25]_i_1/O
                         net (fo=32, routed)          1.057     6.720    uu1/uu10/uu1/seg_OBUF[7]_inst_i_26_0[25]
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.105     6.825 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_104/O
                         net (fo=1, routed)           0.000     6.825    uu1/uu10/uu1/seg_OBUF[7]_inst_i_104_n_0
    SLICE_X73Y106        MUXF7 (Prop_muxf7_I0_O)      0.178     7.003 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_47/O
                         net (fo=1, routed)           0.000     7.003    uu1/uu10/uu1/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X73Y106        MUXF8 (Prop_muxf8_I1_O)      0.079     7.082 r  uu1/uu10/uu1/seg_OBUF[7]_inst_i_18/O
                         net (fo=1, routed)           0.480     7.563    uu1/uu10/uu1/seg_OBUF[7]_inst_i_18_n_0
    SLICE_X71Y103        LUT6 (Prop_lut6_I0_O)        0.264     7.827 f  uu1/uu10/uu1/seg_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           2.638    10.465    uu1/uu10/uu1/seg_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.105    10.570 r  uu1/uu10/uu1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.376    11.946    seg_OBUF[3]
    K21                  OBUF (Prop_obuf_I_O)         2.389    14.335 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.335    seg[3]
    K21                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu6/inst_out_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu10/uu4/outdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.589ns  (logic 1.119ns (8.235%)  route 12.470ns (91.765%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDCE                         0.000     0.000 r  uu1/uu6/inst_out_reg[20]/C
    SLICE_X82Y96         FDCE (Prop_fdce_C_Q)         0.384     0.384 f  uu1/uu6/inst_out_reg[20]/Q
                         net (fo=266, routed)         6.594     6.978    uu1/uu6/inst_out_reg[31]_0[20]
    SLICE_X75Y106        LUT6 (Prop_lut6_I0_O)        0.105     7.083 f  uu1/uu6/ALU_F2_carry__1_i_11/O
                         net (fo=3, routed)           0.725     7.808    uu1/uu6/inst_out_reg[20]_0
    SLICE_X76Y108        LUT4 (Prop_lut4_I3_O)        0.105     7.913 f  uu1/uu6/outdata[30]_i_20/O
                         net (fo=1, routed)           0.551     8.464    uu1/uu6/outdata[30]_i_20_n_0
    SLICE_X76Y108        LUT6 (Prop_lut6_I5_O)        0.105     8.569 f  uu1/uu6/outdata[30]_i_9/O
                         net (fo=45, routed)          1.608    10.176    uu1/uu12/outdata_reg[2]_2
    SLICE_X82Y105        LUT3 (Prop_lut3_I0_O)        0.105    10.281 r  uu1/uu12/outdata[22]_i_4/O
                         net (fo=8, routed)           1.052    11.334    uu1/uu10/uu1/outdata[5]_i_3
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.105    11.439 f  uu1/uu10/uu1/outdata[5]_i_7/O
                         net (fo=1, routed)           0.846    12.285    uu1/uu12/outdata_reg[5]_2
    SLICE_X82Y101        LUT6 (Prop_lut6_I5_O)        0.105    12.390 r  uu1/uu12/outdata[5]_i_3/O
                         net (fo=1, routed)           0.353    12.743    uu1/uu12/outdata[5]_i_3_n_0
    SLICE_X82Y101        LUT6 (Prop_lut6_I4_O)        0.105    12.848 r  uu1/uu12/outdata[5]_i_1/O
                         net (fo=2, routed)           0.741    13.589    uu1/uu10/uu4/D[5]
    SLICE_X78Y102        FDCE                                         r  uu1/uu10/uu4/outdata_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uu1/uu1/PC_out_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu2/PC_out_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.146ns (51.653%)  route 0.137ns (48.347%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDCE                         0.000     0.000 r  uu1/uu1/PC_out_reg[26]/C
    SLICE_X75Y103        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  uu1/uu1/PC_out_reg[26]/Q
                         net (fo=5, routed)           0.137     0.283    uu1/uu2/PC_out_reg[31]_0[26]
    SLICE_X74Y103        FDCE                                         r  uu1/uu2/PC_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu10/uu4/outdata_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu1/PC_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.191ns (64.694%)  route 0.104ns (35.306%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDCE                         0.000     0.000 r  uu1/uu10/uu4/outdata_reg[20]/C
    SLICE_X77Y102        FDCE (Prop_fdce_C_Q)         0.146     0.146 r  uu1/uu10/uu4/outdata_reg[20]/Q
                         net (fo=3, routed)           0.104     0.250    uu1/uu12/REG_Files_reg[1][30][20]
    SLICE_X75Y102        LUT5 (Prop_lut5_I0_O)        0.045     0.295 r  uu1/uu12/PC_out[20]_i_1/O
                         net (fo=1, routed)           0.000     0.295    uu1/uu1/D[20]
    SLICE_X75Y102        FDCE                                         r  uu1/uu1/PC_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu12/PC0_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu6/inst_out_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.655%)  route 0.155ns (52.345%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE                         0.000     0.000 r  uu1/uu12/PC0_Write_reg/C
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uu1/uu12/PC0_Write_reg/Q
                         net (fo=64, routed)          0.155     0.296    uu1/uu6/inst_out_reg[31]_13[0]
    SLICE_X82Y97         FDCE                                         r  uu1/uu6/inst_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu12/PC0_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu6/inst_out_reg[23]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.655%)  route 0.155ns (52.345%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE                         0.000     0.000 r  uu1/uu12/PC0_Write_reg/C
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uu1/uu12/PC0_Write_reg/Q
                         net (fo=64, routed)          0.155     0.296    uu1/uu6/inst_out_reg[31]_13[0]
    SLICE_X82Y97         FDCE                                         r  uu1/uu6/inst_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu12/PC0_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu6/inst_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.655%)  route 0.155ns (52.345%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE                         0.000     0.000 r  uu1/uu12/PC0_Write_reg/C
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uu1/uu12/PC0_Write_reg/Q
                         net (fo=64, routed)          0.155     0.296    uu1/uu6/inst_out_reg[31]_13[0]
    SLICE_X82Y97         FDCE                                         r  uu1/uu6/inst_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu12/PC0_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu6/inst_out_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.655%)  route 0.155ns (52.345%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE                         0.000     0.000 r  uu1/uu12/PC0_Write_reg/C
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uu1/uu12/PC0_Write_reg/Q
                         net (fo=64, routed)          0.155     0.296    uu1/uu6/inst_out_reg[31]_13[0]
    SLICE_X82Y97         FDCE                                         r  uu1/uu6/inst_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu12/PC0_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu6/inst_out_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.655%)  route 0.155ns (52.345%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE                         0.000     0.000 r  uu1/uu12/PC0_Write_reg/C
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uu1/uu12/PC0_Write_reg/Q
                         net (fo=64, routed)          0.155     0.296    uu1/uu6/inst_out_reg[31]_13[0]
    SLICE_X82Y97         FDCE                                         r  uu1/uu6/inst_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu1/PC_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu2/PC_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.167ns (53.707%)  route 0.144ns (46.293%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDCE                         0.000     0.000 r  uu1/uu1/PC_out_reg[7]/C
    SLICE_X74Y97         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  uu1/uu1/PC_out_reg[7]/Q
                         net (fo=7, routed)           0.144     0.311    uu1/uu2/PC_out_reg[31]_0[7]
    SLICE_X76Y98         FDCE                                         r  uu1/uu2/PC_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu1/uu10/uu4/outdata_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu1/uu1/PC_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.212ns (67.525%)  route 0.102ns (32.475%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDCE                         0.000     0.000 r  uu1/uu10/uu4/outdata_reg[12]/C
    SLICE_X76Y103        FDCE (Prop_fdce_C_Q)         0.167     0.167 r  uu1/uu10/uu4/outdata_reg[12]/Q
                         net (fo=3, routed)           0.102     0.269    uu1/uu12/REG_Files_reg[1][30][12]
    SLICE_X75Y102        LUT5 (Prop_lut5_I0_O)        0.045     0.314 r  uu1/uu12/PC_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.314    uu1/uu1/D[12]
    SLICE_X75Y102        FDCE                                         r  uu1/uu1/PC_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu3/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu3/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.666%)  route 0.137ns (42.334%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDCE                         0.000     0.000 r  uu3/count_reg[1]/C
    SLICE_X71Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uu3/count_reg[1]/Q
                         net (fo=6, routed)           0.137     0.278    uu3/count_reg_n_0_[1]
    SLICE_X71Y114        LUT6 (Prop_lut6_I1_O)        0.045     0.323 r  uu3/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.323    uu3/p_0_in__0[5]
    SLICE_X71Y114        FDCE                                         r  uu3/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





