// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memcachedPipeline_flashDemux (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        splitter2valueStoreFlash_V_dout,
        splitter2valueStoreFlash_V_empty_n,
        splitter2valueStoreFlash_V_read,
        flashMetadataBuffer_V_din,
        flashMetadataBuffer_V_full_n,
        flashMetadataBuffer_V_write,
        flashKeyBuffer_V_V_din,
        flashKeyBuffer_V_V_full_n,
        flashKeyBuffer_V_V_write,
        flashDemux2setPathValue_V_din,
        flashDemux2setPathValue_V_full_n,
        flashDemux2setPathValue_V_write,
        flashDemux2setPathMetadata_V_din,
        flashDemux2setPathMetadata_V_full_n,
        flashDemux2setPathMetadata_V_write,
        flashDemux2getPath_V_din,
        flashDemux2getPath_V_full_n,
        flashDemux2getPath_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_7D = 32'b1111101;
parameter    ap_const_lv32_7F = 32'b1111111;
parameter    ap_const_lv32_80 = 32'b10000000;
parameter    ap_const_lv32_BF = 32'b10111111;
parameter    ap_const_lv32_C0 = 32'b11000000;
parameter    ap_const_lv32_FF = 32'b11111111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_67 = 32'b1100111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_7E = 32'b1111110;
parameter    ap_const_lv32_7C = 32'b1111100;
parameter    ap_const_lv32_70 = 32'b1110000;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv32_6F = 32'b1101111;
parameter    ap_const_lv8_8 = 8'b1000;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv16_9 = 16'b1001;
parameter    ap_const_lv16_FFF8 = 16'b1111111111111000;
parameter    ap_const_lv124_0 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv128_lc_1 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] splitter2valueStoreFlash_V_dout;
input   splitter2valueStoreFlash_V_empty_n;
output   splitter2valueStoreFlash_V_read;
output  [127:0] flashMetadataBuffer_V_din;
input   flashMetadataBuffer_V_full_n;
output   flashMetadataBuffer_V_write;
output  [63:0] flashKeyBuffer_V_V_din;
input   flashKeyBuffer_V_V_full_n;
output   flashKeyBuffer_V_V_write;
output  [65:0] flashDemux2setPathValue_V_din;
input   flashDemux2setPathValue_V_full_n;
output   flashDemux2setPathValue_V_write;
output  [47:0] flashDemux2setPathMetadata_V_din;
input   flashDemux2setPathMetadata_V_full_n;
output   flashDemux2setPathMetadata_V_write;
output  [47:0] flashDemux2getPath_V_din;
input   flashDemux2getPath_V_full_n;
output   flashDemux2getPath_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg splitter2valueStoreFlash_V_read;
reg[127:0] flashMetadataBuffer_V_din;
reg flashMetadataBuffer_V_write;
reg flashKeyBuffer_V_V_write;
reg[65:0] flashDemux2setPathValue_V_din;
reg flashDemux2setPathValue_V_write;
reg flashDemux2setPathMetadata_V_write;
reg flashDemux2getPath_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [0:0] grp_nbreadreq_fu_202_p3;
reg    ap_sig_bdd_65;
reg   [1:0] flashDemuxState_load_reg_606 = 2'b00;
reg   [0:0] tmp_17_reg_622 = 1'b0;
reg   [0:0] metadataWrWord_keyValid_V_3_reg_610 = 1'b0;
reg   [0:0] metadataWrWord_valueValid_V_reg_614 = 1'b0;
reg   [0:0] tmp_reg_631 = 1'b0;
reg   [0:0] tmp_23_reg_643 = 1'b0;
reg   [0:0] metadataWrWord_keyValid_V_2_reg_635 = 1'b0;
reg   [0:0] tmp_3_reg_652 = 1'b0;
reg   [0:0] metadataWrWord_SOP_V_reg_663 = 1'b0;
reg   [0:0] tmp_25_reg_671 = 1'b0;
reg   [0:0] tmp_29_reg_675 = 1'b0;
reg   [0:0] tmp_6_reg_679 = 1'b0;
reg   [0:0] tmp_1_reg_683 = 1'b0;
reg   [0:0] metadataWrWord_keyValid_V_reg_667 = 1'b0;
reg   [0:0] tmp_s_reg_687 = 1'b0;
reg    ap_sig_bdd_199;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_205;
reg   [1:0] flashDemuxState = 2'b00;
reg   [1:0] flashWordCounter_V = 2'b00;
reg   [15:0] flashDemuxValueLength_V = 16'b0000000000000000;
reg   [63:0] reg_353 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [63:0] reg_357 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [2:0] reg_362 = 3'b000;
wire   [0:0] metadataWrWord_SOP_V_fu_404_p3;
wire   [0:0] tmp_25_fu_418_p3;
wire   [0:0] tmp_29_fu_448_p2;
wire   [0:0] tmp_6_fu_454_p2;
wire   [0:0] tmp_1_fu_460_p2;
reg   [31:0] reg_366 = 32'b00000000000000000000000000000000;
reg   [15:0] reg_370 = 16'b0000000000000000;
wire   [0:0] grp_fu_257_p3;
wire   [0:0] grp_fu_265_p3;
wire   [0:0] grp_fu_293_p3;
wire   [127:0] tmp_10312_fu_392_p1;
reg   [127:0] tmp_10312_reg_626 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [127:0] tmp_8410_fu_396_p1;
reg   [127:0] tmp_8410_reg_647 = 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [123:0] p_Val2_s_fu_400_p1;
reg   [123:0] p_Val2_s_reg_656 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_s_fu_482_p2;
wire   [0:0] ap_reg_phiprechg_tmp_EOP_V_3_reg_245pp0_it1;
wire   [0:0] tmp_9_fu_492_p2;
reg   [0:0] tmp_EOP_V_3_phi_fu_248_p4;
wire   [127:0] tmp_4352_fu_521_p4;
wire   [127:0] tmp_2331_fu_577_p4;
wire   [127:0] tmp_1301_fu_596_p4;
wire   [65:0] tmp_11323_fu_510_p4;
wire   [65:0] tmp_6373_fu_566_p4;
wire   [1:0] grp_fu_300_p2;
wire   [15:0] tmp_5_fu_498_p2;
wire   [15:0] tmp_length_V_2_fu_552_p3;
wire   [7:0] p_Result_s_fu_426_p4;
wire   [0:0] tmp_28_fu_442_p2;
wire   [0:0] tmp_27_fu_436_p2;
wire   [7:0] p_Result_2_fu_472_p4;
wire   [0:0] tmp_EOP_V_4_fu_540_p2;
wire   [15:0] tmp_11_fu_546_p2;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_100;
reg    ap_sig_bdd_146;
reg    ap_sig_bdd_332;
reg    ap_sig_bdd_335;
reg    ap_sig_bdd_78;
reg    ap_sig_bdd_111;
reg    ap_sig_bdd_162;
reg    ap_sig_bdd_176;
reg    ap_sig_bdd_590;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// flashDemuxState assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashDemuxState
    if (ap_rst == 1'b1) begin
        flashDemuxState <= ap_const_lv2_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3) & (ap_const_lv1_0 == tmp_29_fu_448_p2) & ~(ap_const_lv1_0 == tmp_6_fu_454_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ((~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & ~(ap_const_lv1_0 == tmp_25_fu_418_p3)) | (~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & ~(ap_const_lv1_0 == tmp_29_fu_448_p2)))))) begin
            flashDemuxState <= ap_const_lv2_2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3) & (ap_const_lv1_0 == tmp_29_fu_448_p2) & (ap_const_lv1_0 == tmp_6_fu_454_p2) & ~(ap_const_lv1_0 == tmp_1_fu_460_p2))) begin
            flashDemuxState <= ap_const_lv2_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == grp_fu_265_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_2) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == grp_fu_265_p3)))) begin
            flashDemuxState <= ap_const_lv2_0;
        end
    end
end

/// flashDemuxState_load_reg_606 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashDemuxState_load_reg_606
    if (ap_rst == 1'b1) begin
        flashDemuxState_load_reg_606 <= ap_const_lv2_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            flashDemuxState_load_reg_606 <= flashDemuxState;
        end
    end
end

/// flashDemuxValueLength_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashDemuxValueLength_V
    if (ap_rst == 1'b1) begin
        flashDemuxValueLength_V <= ap_const_lv16_0;
    end else begin
        if (ap_sig_bdd_332) begin
            if (ap_sig_bdd_146) begin
                flashDemuxValueLength_V <= tmp_length_V_2_fu_552_p3;
            end else if (ap_sig_bdd_335) begin
                flashDemuxValueLength_V <= tmp_5_fu_498_p2;
            end
        end
    end
end

/// flashWordCounter_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_flashWordCounter_V
    if (ap_rst == 1'b1) begin
        flashWordCounter_V <= ap_const_lv2_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3))) begin
            flashWordCounter_V <= ap_const_lv2_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == grp_fu_293_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_2) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == grp_fu_293_p3)))) begin
            flashWordCounter_V <= grp_fu_300_p2;
        end
    end
end

/// metadataWrWord_SOP_V_reg_663 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_metadataWrWord_SOP_V_reg_663
    if (ap_rst == 1'b1) begin
        metadataWrWord_SOP_V_reg_663 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            metadataWrWord_SOP_V_reg_663 <= splitter2valueStoreFlash_V_dout[ap_const_lv32_7C];
        end
    end
end

/// metadataWrWord_keyValid_V_2_reg_635 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_metadataWrWord_keyValid_V_2_reg_635
    if (ap_rst == 1'b1) begin
        metadataWrWord_keyValid_V_2_reg_635 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_2) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            metadataWrWord_keyValid_V_2_reg_635 <= splitter2valueStoreFlash_V_dout[ap_const_lv32_7D];
        end
    end
end

/// metadataWrWord_keyValid_V_3_reg_610 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_metadataWrWord_keyValid_V_3_reg_610
    if (ap_rst == 1'b1) begin
        metadataWrWord_keyValid_V_3_reg_610 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            metadataWrWord_keyValid_V_3_reg_610 <= splitter2valueStoreFlash_V_dout[ap_const_lv32_7D];
        end
    end
end

/// metadataWrWord_keyValid_V_reg_667 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_metadataWrWord_keyValid_V_reg_667
    if (ap_rst == 1'b1) begin
        metadataWrWord_keyValid_V_reg_667 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            metadataWrWord_keyValid_V_reg_667 <= splitter2valueStoreFlash_V_dout[ap_const_lv32_7D];
        end
    end
end

/// metadataWrWord_valueValid_V_reg_614 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_metadataWrWord_valueValid_V_reg_614
    if (ap_rst == 1'b1) begin
        metadataWrWord_valueValid_V_reg_614 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            metadataWrWord_valueValid_V_reg_614 <= splitter2valueStoreFlash_V_dout[ap_const_lv32_7E];
        end
    end
end

/// p_Val2_s_reg_656 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_p_Val2_s_reg_656
    if (ap_rst == 1'b1) begin
        p_Val2_s_reg_656 <= ap_const_lv124_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            p_Val2_s_reg_656 <= p_Val2_s_fu_400_p1;
        end
    end
end

/// reg_353 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_353
    if (ap_rst == 1'b1) begin
        reg_353 <= ap_const_lv64_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            reg_353 <= {{splitter2valueStoreFlash_V_dout[ap_const_lv32_BF : ap_const_lv32_80]}};
        end
    end
end

/// reg_357 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_357
    if (ap_rst == 1'b1) begin
        reg_357 <= ap_const_lv64_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_2) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            reg_357 <= {{splitter2valueStoreFlash_V_dout[ap_const_lv32_FF : ap_const_lv32_C0]}};
        end
    end
end

/// reg_362 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_362
    if (ap_rst == 1'b1) begin
        reg_362 <= ap_const_lv3_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3) & (ap_const_lv1_0 == tmp_29_fu_448_p2) & (ap_const_lv1_0 == tmp_6_fu_454_p2) & ~(ap_const_lv1_0 == tmp_1_fu_460_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3) & (ap_const_lv1_0 == tmp_29_fu_448_p2) & ~(ap_const_lv1_0 == tmp_6_fu_454_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ((~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & ~(ap_const_lv1_0 == tmp_25_fu_418_p3)) | (~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & ~(ap_const_lv1_0 == tmp_29_fu_448_p2)))))) begin
            reg_362 <= {{splitter2valueStoreFlash_V_dout[ap_const_lv32_7F : ap_const_lv32_7D]}};
        end
    end
end

/// reg_366 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_366
    if (ap_rst == 1'b1) begin
        reg_366 <= ap_const_lv32_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3) & (ap_const_lv1_0 == tmp_29_fu_448_p2) & (ap_const_lv1_0 == tmp_6_fu_454_p2) & ~(ap_const_lv1_0 == tmp_1_fu_460_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3) & (ap_const_lv1_0 == tmp_29_fu_448_p2) & ~(ap_const_lv1_0 == tmp_6_fu_454_p2)))) begin
            reg_366 <= {{splitter2valueStoreFlash_V_dout[ap_const_lv32_67 : ap_const_lv32_48]}};
        end
    end
end

/// reg_370 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_370
    if (ap_rst == 1'b1) begin
        reg_370 <= ap_const_lv16_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3) & (ap_const_lv1_0 == tmp_29_fu_448_p2) & (ap_const_lv1_0 == tmp_6_fu_454_p2) & ~(ap_const_lv1_0 == tmp_1_fu_460_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3) & (ap_const_lv1_0 == tmp_29_fu_448_p2) & ~(ap_const_lv1_0 == tmp_6_fu_454_p2)))) begin
            reg_370 <= {{splitter2valueStoreFlash_V_dout[ap_const_lv32_17 : ap_const_lv32_8]}};
        end
    end
end

/// tmp_10312_reg_626 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_10312_reg_626
    if (ap_rst == 1'b1) begin
        tmp_10312_reg_626 <= ap_const_lv128_lc_1;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == grp_fu_293_p3))) begin
            tmp_10312_reg_626 <= tmp_10312_fu_392_p1;
        end
    end
end

/// tmp_17_reg_622 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_17_reg_622
    if (ap_rst == 1'b1) begin
        tmp_17_reg_622 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_17_reg_622 <= flashWordCounter_V[ap_const_lv32_1];
        end
    end
end

/// tmp_1_reg_683 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_1_reg_683
    if (ap_rst == 1'b1) begin
        tmp_1_reg_683 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3) & (ap_const_lv1_0 == tmp_29_fu_448_p2) & (ap_const_lv1_0 == tmp_6_fu_454_p2))) begin
            tmp_1_reg_683 <= tmp_1_fu_460_p2;
        end
    end
end

/// tmp_23_reg_643 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_23_reg_643
    if (ap_rst == 1'b1) begin
        tmp_23_reg_643 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_2) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_23_reg_643 <= flashWordCounter_V[ap_const_lv32_1];
        end
    end
end

/// tmp_25_reg_671 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_25_reg_671
    if (ap_rst == 1'b1) begin
        tmp_25_reg_671 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3))) begin
            tmp_25_reg_671 <= splitter2valueStoreFlash_V_dout[ap_const_lv32_70];
        end
    end
end

/// tmp_29_reg_675 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_29_reg_675
    if (ap_rst == 1'b1) begin
        tmp_29_reg_675 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3))) begin
            tmp_29_reg_675 <= tmp_29_fu_448_p2;
        end
    end
end

/// tmp_3_reg_652 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_3_reg_652
    if (ap_rst == 1'b1) begin
        tmp_3_reg_652 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_3_reg_652 <= grp_nbreadreq_fu_202_p3;
        end
    end
end

/// tmp_6_reg_679 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_6_reg_679
    if (ap_rst == 1'b1) begin
        tmp_6_reg_679 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & (ap_const_lv1_0 == tmp_25_fu_418_p3) & (ap_const_lv1_0 == tmp_29_fu_448_p2))) begin
            tmp_6_reg_679 <= tmp_6_fu_454_p2;
        end
    end
end

/// tmp_8410_reg_647 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_8410_reg_647
    if (ap_rst == 1'b1) begin
        tmp_8410_reg_647 <= ap_const_lv128_lc_1;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_2) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (ap_const_lv1_0 == grp_fu_293_p3))) begin
            tmp_8410_reg_647 <= tmp_8410_fu_396_p1;
        end
    end
end

/// tmp_reg_631 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_reg_631
    if (ap_rst == 1'b1) begin
        tmp_reg_631 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_reg_631 <= grp_nbreadreq_fu_202_p3;
        end
    end
end

/// tmp_s_reg_687 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_s_reg_687
    if (ap_rst == 1'b1) begin
        tmp_s_reg_687 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ((~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & ~(ap_const_lv1_0 == tmp_25_fu_418_p3) & ~(ap_const_lv1_0 == grp_fu_257_p3)) | (~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_fu_404_p3) & ~(ap_const_lv1_0 == tmp_29_fu_448_p2) & ~(ap_const_lv1_0 == grp_fu_257_p3))))) begin
            tmp_s_reg_687 <= tmp_s_fu_482_p2;
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_65 or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_205)
begin
    if (ap_sig_bdd_205) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// flashDemux2getPath_V_write assign process. ///
always @ (ap_done_reg or flashDemuxState_load_reg_606 or tmp_3_reg_652 or metadataWrWord_SOP_V_reg_663 or tmp_25_reg_671 or tmp_29_reg_675 or tmp_6_reg_679 or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & ~(ap_const_lv1_0 == tmp_6_reg_679) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199))) begin
        flashDemux2getPath_V_write = ap_const_logic_1;
    end else begin
        flashDemux2getPath_V_write = ap_const_logic_0;
    end
end

/// flashDemux2setPathMetadata_V_write assign process. ///
always @ (ap_done_reg or flashDemuxState_load_reg_606 or tmp_3_reg_652 or metadataWrWord_SOP_V_reg_663 or tmp_25_reg_671 or tmp_29_reg_675 or tmp_6_reg_679 or tmp_1_reg_683 or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_6_reg_679) & ~(ap_const_lv1_0 == tmp_1_reg_683) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199))) begin
        flashDemux2setPathMetadata_V_write = ap_const_logic_1;
    end else begin
        flashDemux2setPathMetadata_V_write = ap_const_logic_0;
    end
end

/// flashDemux2setPathValue_V_din assign process. ///
always @ (tmp_11323_fu_510_p4 or tmp_6373_fu_566_p4 or ap_sig_bdd_100 or ap_sig_bdd_146 or ap_sig_bdd_332)
begin
    if (ap_sig_bdd_332) begin
        if (ap_sig_bdd_146) begin
            flashDemux2setPathValue_V_din = tmp_6373_fu_566_p4;
        end else if (ap_sig_bdd_100) begin
            flashDemux2setPathValue_V_din = tmp_11323_fu_510_p4;
        end else begin
            flashDemux2setPathValue_V_din = 'bx;
        end
    end else begin
        flashDemux2setPathValue_V_din = 'bx;
    end
end

/// flashDemux2setPathValue_V_write assign process. ///
always @ (ap_done_reg or flashDemuxState_load_reg_606 or metadataWrWord_valueValid_V_reg_614 or tmp_3_reg_652 or metadataWrWord_SOP_V_reg_663 or tmp_25_reg_671 or tmp_29_reg_675 or tmp_6_reg_679 or tmp_1_reg_683 or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if ((((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_6_reg_679) & ~(ap_const_lv1_0 == tmp_1_reg_683) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)) | ((ap_const_lv2_1 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == metadataWrWord_valueValid_V_reg_614) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)))) begin
        flashDemux2setPathValue_V_write = ap_const_logic_1;
    end else begin
        flashDemux2setPathValue_V_write = ap_const_logic_0;
    end
end

/// flashKeyBuffer_V_V_write assign process. ///
always @ (ap_done_reg or flashDemuxState_load_reg_606 or metadataWrWord_keyValid_V_3_reg_610 or tmp_reg_631 or metadataWrWord_keyValid_V_2_reg_635 or tmp_3_reg_652 or metadataWrWord_SOP_V_reg_663 or tmp_25_reg_671 or tmp_29_reg_675 or tmp_6_reg_679 or tmp_1_reg_683 or metadataWrWord_keyValid_V_reg_667 or tmp_s_reg_687 or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if ((((ap_const_lv2_1 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_3_reg_610) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)) | ((ap_const_lv2_2 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_reg_631) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_2_reg_635) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_6_reg_679) & ~(ap_const_lv1_0 == tmp_1_reg_683) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_reg_667) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_reg_667) & ~(ap_const_lv1_0 == tmp_6_reg_679) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)) | ((((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_reg_667) & ~(ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_s_reg_687)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_reg_667) & ~(ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_s_reg_687))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)))) begin
        flashKeyBuffer_V_V_write = ap_const_logic_1;
    end else begin
        flashKeyBuffer_V_V_write = ap_const_logic_0;
    end
end

/// flashMetadataBuffer_V_din assign process. ///
always @ (tmp_10312_reg_626 or tmp_8410_reg_647 or tmp_4352_fu_521_p4 or tmp_2331_fu_577_p4 or tmp_1301_fu_596_p4 or ap_sig_bdd_146 or ap_sig_bdd_332 or ap_sig_bdd_78 or ap_sig_bdd_111 or ap_sig_bdd_162 or ap_sig_bdd_176)
begin
    if (ap_sig_bdd_332) begin
        if (ap_sig_bdd_176) begin
            flashMetadataBuffer_V_din = tmp_1301_fu_596_p4;
        end else if (ap_sig_bdd_162) begin
            flashMetadataBuffer_V_din = tmp_2331_fu_577_p4;
        end else if (ap_sig_bdd_146) begin
            flashMetadataBuffer_V_din = tmp_4352_fu_521_p4;
        end else if (ap_sig_bdd_111) begin
            flashMetadataBuffer_V_din = tmp_8410_reg_647;
        end else if (ap_sig_bdd_78) begin
            flashMetadataBuffer_V_din = tmp_10312_reg_626;
        end else begin
            flashMetadataBuffer_V_din = 'bx;
        end
    end else begin
        flashMetadataBuffer_V_din = 'bx;
    end
end

/// flashMetadataBuffer_V_write assign process. ///
always @ (ap_done_reg or flashDemuxState_load_reg_606 or tmp_17_reg_622 or tmp_reg_631 or tmp_23_reg_643 or tmp_3_reg_652 or metadataWrWord_SOP_V_reg_663 or tmp_25_reg_671 or tmp_29_reg_675 or tmp_6_reg_679 or tmp_1_reg_683 or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if ((((ap_const_lv2_1 == flashDemuxState_load_reg_606) & (ap_const_lv1_0 == tmp_17_reg_622) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)) | ((ap_const_lv2_2 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_reg_631) & (ap_const_lv1_0 == tmp_23_reg_643) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_6_reg_679) & ~(ap_const_lv1_0 == tmp_1_reg_683) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & ~(ap_const_lv1_0 == tmp_6_reg_679) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)) | ((((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & ~(ap_const_lv1_0 == tmp_25_reg_671)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & ~(ap_const_lv1_0 == tmp_29_reg_675))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199)))) begin
        flashMetadataBuffer_V_write = ap_const_logic_1;
    end else begin
        flashMetadataBuffer_V_write = ap_const_logic_0;
    end
end

/// splitter2valueStoreFlash_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_202_p3 or ap_sig_bdd_65 or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1 or flashDemuxState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (flashDemuxState == ap_const_lv2_2) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        splitter2valueStoreFlash_V_read = ap_const_logic_1;
    end else begin
        splitter2valueStoreFlash_V_read = ap_const_logic_0;
    end
end

/// tmp_EOP_V_3_phi_fu_248_p4 assign process. ///
always @ (ap_reg_phiprechg_tmp_EOP_V_3_reg_245pp0_it1 or tmp_9_fu_492_p2 or ap_sig_bdd_590)
begin
    if (ap_sig_bdd_590) begin
        if (~(ap_const_lv1_0 == tmp_9_fu_492_p2)) begin
            tmp_EOP_V_3_phi_fu_248_p4 = ap_const_lv1_1;
        end else if ((ap_const_lv1_0 == tmp_9_fu_492_p2)) begin
            tmp_EOP_V_3_phi_fu_248_p4 = ap_const_lv1_0;
        end else begin
            tmp_EOP_V_3_phi_fu_248_p4 = ap_reg_phiprechg_tmp_EOP_V_3_reg_245pp0_it1;
        end
    end else begin
        tmp_EOP_V_3_phi_fu_248_p4 = ap_reg_phiprechg_tmp_EOP_V_3_reg_245pp0_it1;
    end
end
/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_65 or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199) & ~ap_sig_bdd_65)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_65)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_65 | (ap_sig_bdd_199 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_65 or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_tmp_EOP_V_3_reg_245pp0_it1 = 'bx;

/// ap_sig_bdd_100 assign process. ///
always @ (flashDemuxState_load_reg_606 or metadataWrWord_valueValid_V_reg_614)
begin
    ap_sig_bdd_100 = ((ap_const_lv2_1 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == metadataWrWord_valueValid_V_reg_614));
end

/// ap_sig_bdd_111 assign process. ///
always @ (flashDemuxState_load_reg_606 or tmp_reg_631 or tmp_23_reg_643)
begin
    ap_sig_bdd_111 = ((ap_const_lv2_2 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_reg_631) & (ap_const_lv1_0 == tmp_23_reg_643));
end

/// ap_sig_bdd_146 assign process. ///
always @ (flashDemuxState_load_reg_606 or tmp_3_reg_652 or metadataWrWord_SOP_V_reg_663 or tmp_25_reg_671 or tmp_29_reg_675 or tmp_6_reg_679 or tmp_1_reg_683)
begin
    ap_sig_bdd_146 = ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_6_reg_679) & ~(ap_const_lv1_0 == tmp_1_reg_683));
end

/// ap_sig_bdd_162 assign process. ///
always @ (flashDemuxState_load_reg_606 or tmp_3_reg_652 or metadataWrWord_SOP_V_reg_663 or tmp_25_reg_671 or tmp_29_reg_675 or tmp_6_reg_679)
begin
    ap_sig_bdd_162 = ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & ~(ap_const_lv1_0 == tmp_6_reg_679));
end

/// ap_sig_bdd_176 assign process. ///
always @ (flashDemuxState_load_reg_606 or tmp_3_reg_652 or metadataWrWord_SOP_V_reg_663 or tmp_25_reg_671 or tmp_29_reg_675)
begin
    ap_sig_bdd_176 = (((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & ~(ap_const_lv1_0 == tmp_25_reg_671)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & ~(ap_const_lv1_0 == tmp_29_reg_675)));
end

/// ap_sig_bdd_199 assign process. ///
always @ (flashMetadataBuffer_V_full_n or flashDemuxState_load_reg_606 or tmp_17_reg_622 or flashKeyBuffer_V_V_full_n or metadataWrWord_keyValid_V_3_reg_610 or flashDemux2setPathValue_V_full_n or metadataWrWord_valueValid_V_reg_614 or tmp_reg_631 or tmp_23_reg_643 or metadataWrWord_keyValid_V_2_reg_635 or tmp_3_reg_652 or metadataWrWord_SOP_V_reg_663 or tmp_25_reg_671 or tmp_29_reg_675 or tmp_6_reg_679 or tmp_1_reg_683 or flashDemux2setPathMetadata_V_full_n or metadataWrWord_keyValid_V_reg_667 or flashDemux2getPath_V_full_n or tmp_s_reg_687)
begin
    ap_sig_bdd_199 = (((flashMetadataBuffer_V_full_n == ap_const_logic_0) & (ap_const_lv2_1 == flashDemuxState_load_reg_606) & (ap_const_lv1_0 == tmp_17_reg_622)) | ((ap_const_lv2_1 == flashDemuxState_load_reg_606) & (flashKeyBuffer_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_3_reg_610)) | ((ap_const_lv2_1 == flashDemuxState_load_reg_606) & (flashDemux2setPathValue_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == metadataWrWord_valueValid_V_reg_614)) | ((flashMetadataBuffer_V_full_n == ap_const_logic_0) & (ap_const_lv2_2 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_reg_631) & (ap_const_lv1_0 == tmp_23_reg_643)) | ((flashKeyBuffer_V_V_full_n == ap_const_logic_0) & (ap_const_lv2_2 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_reg_631) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_2_reg_635)) | ((flashMetadataBuffer_V_full_n == ap_const_logic_0) & (ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_6_reg_679) & ~(ap_const_lv1_0 == tmp_1_reg_683)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_6_reg_679) & ~(ap_const_lv1_0 == tmp_1_reg_683) & (flashDemux2setPathMetadata_V_full_n == ap_const_logic_0)) | ((flashDemux2setPathValue_V_full_n == ap_const_logic_0) & (ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_6_reg_679) & ~(ap_const_lv1_0 == tmp_1_reg_683)) | ((flashKeyBuffer_V_V_full_n == ap_const_logic_0) & (ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_6_reg_679) & ~(ap_const_lv1_0 == tmp_1_reg_683) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_reg_667)) | ((flashMetadataBuffer_V_full_n == ap_const_logic_0) & (ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & ~(ap_const_lv1_0 == tmp_6_reg_679)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & ~(ap_const_lv1_0 == tmp_6_reg_679) & (flashDemux2getPath_V_full_n == ap_const_logic_0)) | ((flashKeyBuffer_V_V_full_n == ap_const_logic_0) & (ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & (ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_29_reg_675) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_reg_667) & ~(ap_const_lv1_0 == tmp_6_reg_679)) | ((flashMetadataBuffer_V_full_n == ap_const_logic_0) & (((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & ~(ap_const_lv1_0 == tmp_25_reg_671)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & ~(ap_const_lv1_0 == tmp_29_reg_675)))) | ((flashKeyBuffer_V_V_full_n == ap_const_logic_0) & (((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_reg_667) & ~(ap_const_lv1_0 == tmp_25_reg_671) & (ap_const_lv1_0 == tmp_s_reg_687)) | ((ap_const_lv2_0 == flashDemuxState_load_reg_606) & ~(ap_const_lv1_0 == tmp_3_reg_652) & ~(ap_const_lv1_0 == metadataWrWord_SOP_V_reg_663) & ~(ap_const_lv1_0 == metadataWrWord_keyValid_V_reg_667) & ~(ap_const_lv1_0 == tmp_29_reg_675) & (ap_const_lv1_0 == tmp_s_reg_687)))));
end

/// ap_sig_bdd_205 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_205 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_332 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_199 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_332 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_199));
end

/// ap_sig_bdd_335 assign process. ///
always @ (flashDemuxState_load_reg_606 or tmp_9_fu_492_p2)
begin
    ap_sig_bdd_335 = ((ap_const_lv2_1 == flashDemuxState_load_reg_606) & (ap_const_lv1_0 == tmp_9_fu_492_p2));
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_590 assign process. ///
always @ (flashDemuxState_load_reg_606 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_590 = ((ap_const_lv2_1 == flashDemuxState_load_reg_606) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1));
end

/// ap_sig_bdd_65 assign process. ///
always @ (ap_start or ap_done_reg or splitter2valueStoreFlash_V_empty_n or grp_nbreadreq_fu_202_p3 or flashDemuxState)
begin
    ap_sig_bdd_65 = (((splitter2valueStoreFlash_V_empty_n == ap_const_logic_0) & (flashDemuxState == ap_const_lv2_1)) | ((splitter2valueStoreFlash_V_empty_n == ap_const_logic_0) & (flashDemuxState == ap_const_lv2_2) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0)) | ((splitter2valueStoreFlash_V_empty_n == ap_const_logic_0) & ~(grp_nbreadreq_fu_202_p3 == ap_const_lv1_0) & (flashDemuxState == ap_const_lv2_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_78 assign process. ///
always @ (flashDemuxState_load_reg_606 or tmp_17_reg_622)
begin
    ap_sig_bdd_78 = ((ap_const_lv2_1 == flashDemuxState_load_reg_606) & (ap_const_lv1_0 == tmp_17_reg_622));
end
assign flashDemux2getPath_V_din = {{reg_370}, {reg_366}};
assign flashDemux2setPathMetadata_V_din = {{reg_370}, {reg_366}};
assign flashKeyBuffer_V_V_din = reg_357;
assign grp_fu_257_p3 = splitter2valueStoreFlash_V_dout[ap_const_lv32_7D];
assign grp_fu_265_p3 = splitter2valueStoreFlash_V_dout[ap_const_lv32_7F];
assign grp_fu_293_p3 = flashWordCounter_V[ap_const_lv32_1];
assign grp_fu_300_p2 = (ap_const_lv2_1 + flashWordCounter_V);
assign grp_nbreadreq_fu_202_p3 = splitter2valueStoreFlash_V_empty_n;
assign metadataWrWord_SOP_V_fu_404_p3 = splitter2valueStoreFlash_V_dout[ap_const_lv32_7C];
assign p_Result_2_fu_472_p4 = {{splitter2valueStoreFlash_V_dout[ap_const_lv32_6F : ap_const_lv32_68]}};
assign p_Result_s_fu_426_p4 = {{splitter2valueStoreFlash_V_dout[ap_const_lv32_6F : ap_const_lv32_68]}};
assign p_Val2_s_fu_400_p1 = splitter2valueStoreFlash_V_dout[123:0];
assign tmp_10312_fu_392_p1 = splitter2valueStoreFlash_V_dout[127:0];
assign tmp_11323_fu_510_p4 = {{{tmp_EOP_V_3_phi_fu_248_p4}, {ap_const_lv1_0}}, {reg_353}};
assign tmp_11_fu_546_p2 = ($signed(reg_370) + $signed(ap_const_lv16_FFF8));
assign tmp_1301_fu_596_p4 = {{{reg_362}, {ap_const_lv1_1}}, {p_Val2_s_reg_656}};
assign tmp_1_fu_460_p2 = (p_Result_s_fu_426_p4 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_2331_fu_577_p4 = {{{reg_362}, {ap_const_lv1_1}}, {p_Val2_s_reg_656}};
assign tmp_25_fu_418_p3 = splitter2valueStoreFlash_V_dout[ap_const_lv32_70];
assign tmp_27_fu_436_p2 = (p_Result_s_fu_426_p4 == ap_const_lv8_8? 1'b1: 1'b0);
assign tmp_28_fu_442_p2 = (p_Result_s_fu_426_p4 == ap_const_lv8_4? 1'b1: 1'b0);
assign tmp_29_fu_448_p2 = (tmp_28_fu_442_p2 | tmp_27_fu_436_p2);
assign tmp_4352_fu_521_p4 = {{{reg_362}, {ap_const_lv1_1}}, {p_Val2_s_reg_656}};
assign tmp_5_fu_498_p2 = ($signed(flashDemuxValueLength_V) + $signed(ap_const_lv16_FFF8));
assign tmp_6373_fu_566_p4 = {{{tmp_EOP_V_4_fu_540_p2}, {ap_const_lv1_1}}, {reg_353}};
assign tmp_6_fu_454_p2 = (p_Result_s_fu_426_p4 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_8410_fu_396_p1 = splitter2valueStoreFlash_V_dout[127:0];
assign tmp_9_fu_492_p2 = (flashDemuxValueLength_V < ap_const_lv16_9? 1'b1: 1'b0);
assign tmp_EOP_V_4_fu_540_p2 = (reg_370 < ap_const_lv16_9? 1'b1: 1'b0);
assign tmp_length_V_2_fu_552_p3 = ((tmp_EOP_V_4_fu_540_p2[0:0]===1'b1)? reg_370: tmp_11_fu_546_p2);
assign tmp_s_fu_482_p2 = (p_Result_2_fu_472_p4 == ap_const_lv8_8? 1'b1: 1'b0);


endmodule //memcachedPipeline_flashDemux

