Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 12 15:00:13 2022
| Host         : YH-LEARN829 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wujian100_open_top_control_sets_placed.rpt
| Design       : wujian100_open_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   519 |
|    Minimum number of control sets                        |   519 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   791 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   519 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    82 |
| >= 6 to < 8        |    29 |
| >= 8 to < 10       |   105 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     0 |
| >= 16              |   270 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |            3494 |         1565 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             933 |          423 |
| Yes          | No                    | Yes                    |            8979 |         3698 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                                                Enable Signal                                               |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~padmux_cpu_jtg_tclk_BUFG  |                                                                                                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              1 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | vadj_en0                                                                                                   | flag_reg_i_2_n_0                                                                 |                1 |              1 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | set_vadj0                                                                                                  | flag_reg_i_2_n_0                                                                 |                1 |              2 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_uart/txcnt_1bit[3]_i_1_n_0                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_uart/rxcnt_1bit[3]_i_1__1_n_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_23[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/full_reg                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/empty_reg                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/empty_reg                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/sclk_in_d_reg[3][0]                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[3]_5[0]                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/full_reg                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/usi_ctrl_reg[2]_1[0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/sclk_in_d_reg[3][0]                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_uart/rxcnt_bits[3]_i_1__0_n_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[2]_6[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/i2cs_fsm_reg[0][0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/empty_reg                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_sdata_if/i2cs_fsm_reg[0][0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/usi_ctrl_reg[3]_0[0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/usi_ctrl_reg[2]_1[0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/usi_ctrl_reg[3]_1[0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_sdata_if/i2cs_fsm_reg[0][0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/nt_mode[1]_i_8_0[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_uart/rxcnt_bits[3]_i_1_n_0                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_uart/rxcnt_1bit[3]_i_1_n_0                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/full_reg                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/usi_ctrl_reg[2]_1[0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_uart/txcnt_1bit[3]_i_1__0_n_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ifctrl/wb_idx_buf_update                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              4 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_3[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_uart/rxcnt_bits[3]_i_1__1_n_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/sclk_in_d_reg[3][0]                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/usi_ctrl_reg[3]_0[0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_uart/rxcnt_1bit[3]_i_1__0_n_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              4 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_uart/txcnt_1bit[3]_i_1__1_n_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              4 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_int_mask_we                                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_5[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[0]_6[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we                                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_we                                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_int_mask_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/empty_reg_0[0]                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[0]_3[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              5 |         1.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/empty_reg_2[0]                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc4/chn_int_mask_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt[4]_i_1_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              5 |         1.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc9/chn_int_mask_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              5 |         1.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/E[0]                                          |                                                                                  |                3 |              5 |         1.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/chn_int_mask_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc8/chn_int_mask_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_int_mask_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc7/chn_int_mask_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_spi/txcnt_bits[4]_i_1__1_n_0                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              5 |         1.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[3]_8[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[4]_rep__0_1[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_spi/txcnt_bits[4]_i_1__0_n_0                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/chn_int_mask_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[3]_14[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/empty_reg_1[0]                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/empty_reg_2[0]                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_8[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_11[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[0]_1[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_2[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[3]_12[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_spi/txcnt_bits[4]_i_1_n_0                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg_2[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/empty_reg_0[0]                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/empty_reg_1[0]                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[3]_10[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              5 |         1.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc1/chn_int_mask_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_penable_reg_0[0]                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc0/chn_int_mask_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_5[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              5 |         1.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_25[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_6[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_int_mask_we                                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]_rep_2[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              5 |         1.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep_1[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              5 |         1.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/chn_int_mask_we                                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__6_2[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              5 |         1.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc12/chn_int_mask_we                                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep_2[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              5 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_6[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              5 |         5.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[0]_0[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              6 |         6.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/cntr_grup[5]_i_1__1_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              6 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc7/cntr_grup[5]_i_1__6_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/E[0]                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/dbg_mode_on_reg[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/cntr_grup[5]_i_1__0_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc8/cntr_grup[5]_i_1__7_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/i2c_en                                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/i2c_en                                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/cntr_grup[5]_i_1__8_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_20[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_grup[5]_i_1__10_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc11/cntr_grup[5]_i_1__11_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              6 |         1.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg_1[0]                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              6 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/i2c_en                                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              6 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_grup[5]_i_1__2_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/cntr_grup[5]_i_1__12_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc0/cntr_grup[5]_i_1__13_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_grup[5]_i_1__9_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[6]_i_1_n_0                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              6 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1_4[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              6 |         1.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[0]_5[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              6 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/cntr_grup[5]_i_1_n_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/cntr_grup[5]_i_1__4_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/cntr_grup[5]_i_1__3_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/cstate[6]_i_1__0_n_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              6 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_grup[5]_i_1__5_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc15/cntr_grup[5]_i_1__14_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              6 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A15d/A1862d/E[0]                                                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              7 |         7.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/buffrdata[7]_i_1__9_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/buffrdata[7]_i_1_n_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/buffrdata[23]_i_1_n_0                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/buffrdata[15]_i_1_n_0                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/buffrdata[31]_i_1_n_0                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/s_hold_cnt[7]_i_1__0_n_0                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc15/buffrdata[7]_i_1__14_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cm/hold_cnt[7]_i_1__0_n_0                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc15/buffrdata[31]_i_1__14_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc15/buffrdata[23]_i_1__14_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata[15]_i_1__1_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata[23]_i_1__1_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata[31]_i_1__1_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/buffrdata[7]_i_1__1_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/i2cm_ctrl_reg[3]_0[0]                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/buffrdata[23]_i_1__2_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/buffrdata[15]_i_1__2_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/buffrdata[7]_i_1__2_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |              8 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/buffrdata[31]_i_1__2_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata[23]_i_1__3_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata[15]_i_1__3_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata[31]_i_1__3_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/buffrdata[7]_i_1__3_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_status/intr_reg_1[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[0]_7[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata[23]_i_1__4_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata[31]_i_1__4_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata[15]_i_1__4_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/buffrdata[7]_i_1__4_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_21[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                1 |              8 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/nt_mode_reg[1]_0[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/nt_mode_reg[1]_1[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A18545/A1860d                                                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_i2c_top/x_i2cs/s_hold_cnt[7]_i_1_n_0                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/buffrdata[15]_i_1__5_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/buffrdata[23]_i_1__5_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_i2c_top/x_i2cm/hold_cnt[7]_i_1__1_n_0                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/buffrdata[7]_i_1__5_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_i2c_top/x_i2cm/i2c_fscnt[7]_i_1_n_0                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_i2c_top/x_i2cm/hold_cnt[7]_i_1_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_i2c_top/x_i2cs/s_hold_cnt[7]_i_1__1_n_0                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc7/buffrdata[23]_i_1__6_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc7/buffrdata[7]_i_1__6_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc7/buffrdata[15]_i_1__6_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc7/buffrdata[31]_i_1__6_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A18545/A95                                                                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/i2cm_ctrl_reg[3]_0[0]                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/tcipif_xx_dbus_addr_reg[3]_3[0]                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc0/buffrdata[23]_i_1__13_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |              8 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc8/buffrdata[7]_i_1__7_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc8/buffrdata[15]_i_1__7_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc8/buffrdata[31]_i_1__7_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc8/buffrdata[23]_i_1__7_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc0/buffrdata[31]_i_1__13_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc0/buffrdata[15]_i_1__13_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc0/buffrdata[7]_i_1__13_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |              8 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[5]_8[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata[7]_i_1__8_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata[23]_i_1__8_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |              8 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata[15]_i_1__8_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              8 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/buffrdata[31]_i_1__8_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/buffrdata[23]_i_1__0_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/buffrdata[7]_i_1__0_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/buffrdata[15]_i_1__0_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/buffrdata[31]_i_1__9_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/buffrdata[31]_i_1__0_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata[15]_i_1__12_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg_2[0]                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata[23]_i_1__12_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |              8 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata[31]_i_1__12_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/buffrdata[7]_i_1__12_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |              8 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc11/buffrdata[7]_i_1__11_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_27[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              8 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc11/buffrdata[23]_i_1__11_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc11/buffrdata[15]_i_1__11_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc11/buffrdata[31]_i_1__11_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata[23]_i_1__10_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata[15]_i_1__10_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata[7]_i_1__10_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/buffrdata[31]_i_1__10_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              8 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[0]_2[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/buffrdata[15]_i_1__9_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |              8 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/buffrdata[23]_i_1__9_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc15/buffrdata[15]_i_1__14_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              8 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_4[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              8 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/buffrdata[31]_i_1__5_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              8 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_ctrl_b_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              9 |         2.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc1/chn_ctrl_b_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              9 |         2.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc9/chn_ctrl_b_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              9 |         2.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc0/chn_ctrl_b_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              9 |         1.80 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc7/chn_ctrl_b_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |              9 |         1.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc8/chn_ctrl_b_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |              9 |         1.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_ctrl_b_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              9 |         1.80 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_ctrl_b_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              9 |         1.80 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              9 |         1.80 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_7[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |              9 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/chn_ctrl_b_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              9 |         2.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/chn_ctrl_b_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              9 |         1.80 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc12/chn_ctrl_b_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              9 |         2.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/chn_ctrl_b_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              9 |         1.80 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_ctrl_b_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              9 |         2.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_5[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              9 |         2.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[3]_16[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                2 |              9 |         4.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_ctrl_b_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |              9 |         1.80 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc4/chn_ctrl_b_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |              9 |         2.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[5]_9[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             10 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_19[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |             10 |         3.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep_3[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             10 |         1.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/dbg_mode_on_reg_7[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |             10 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_26[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |             10 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_25[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |             10 |         3.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/FSM_sequential_cur_state_reg[2]_0[0]      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |             10 |         3.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[2]_8[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |             10 |         3.33 |
|  padmux_cpu_jtg_tclk_BUFG  |                                                                                                            |                                                                                  |                4 |             11 |         2.75 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_hv_i_1_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             12 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__3_1[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |             12 |         1.71 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A18545/Af5                                                                      |                                                                                  |                4 |             12 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/cntr_blk[12]_i_1__3_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/cntr_blk[12]_i_1__8_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/cntr_blk[12]_i_1__4_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc7/cntr_blk[12]_i_1__6_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/FSM_sequential_cross_cur_st_reg[2]_1             |                                                                                  |                6 |             13 |         2.17 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/cntr_blk[12]_i_1__12_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc0/cntr_blk[12]_i_1__13_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/cntr_blk[12]_i_1__0_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_blk[12]_i_1__10_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_blk[12]_i_1__5_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc11/cntr_blk[12]_i_1__11_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_blk[12]_i_1__9_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/cntr_blk[12]_i_1_n_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc15/cntr_blk[12]_i_1__14_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/cntr_blk[12]_i_1__1_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_blk[12]_i_1__2_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc8/cntr_blk[12]_i_1__7_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             13 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A18545/A185c2                                                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |             13 |         2.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_3/entry_inst[15]_i_1__1_n_0         |                                                                                  |               11 |             16 |         1.45 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_5/entry_inst[15]_i_1_n_0            |                                                                                  |               12 |             16 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_4/entry_inst[15]_i_1__0_n_0         |                                                                                  |               10 |             16 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/entry_inst[15]_i_1__4_n_0         |                                                                                  |               14 |             16 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/tx_fifo_latch_en                                                   |                                                                                  |                3 |             16 |         5.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/entry_inst[15]_i_1__2_n_0         |                                                                                  |               14 |             16 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_arb_ctrl/U_CH5TRGLATCH/E[0]                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             16 |         1.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_1/entry_inst[15]_i_1__3_n_0         |                                                                                  |               11 |             16 |         1.45 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/tx_fifo_latch_en                                                   |                                                                                  |                3 |             16 |         5.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/tx_fifo_latch_en                                                   |                                                                                  |                3 |             16 |         5.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]_rep__0_2[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             18 |         4.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]_rep_7[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             18 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]_rep_6[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |             18 |         2.57 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]_4[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             18 |         2.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_7[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             18 |         1.64 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_14[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             18 |         1.64 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1_2[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             18 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_14[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                5 |             18 |         3.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_15[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             18 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_17[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             19 |         1.90 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[4]_1[0]                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |                7 |             20 |         2.86 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/addr_cnt_reg[10][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             20 |         3.33 |
|  padmux_cpu_jtg_tclk_BUFG  |                                                                                                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             20 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             23 |         2.30 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[0]_2[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             24 |         2.40 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_1[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |             24 |         3.43 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep_5[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             24 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[0]_4[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             24 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/usi_ctrl_reg[2]_7                                  |                                                                                  |                3 |             24 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_i2c_top/x_i2cm/bit_cnt[23]_i_1_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             24 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_i2c_top/x_i2cs/i2cs_bcnt[0]_i_1_n_0                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             24 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_uart/rxcnt_div16[23]_i_1_n_0                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |             24 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/p_1_in11_out                                       |                                                                                  |                3 |             24 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/usi_ctrl_reg[2]_7                                  |                                                                                  |                3 |             24 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/i2cs_bcnt[0]_i_1__0_n_0                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             24 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cm/bit_cnt[23]_i_1__0_n_0                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             24 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/E[0]                                                        |                                                                                  |               11 |             24 |         2.18 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_uart/rxcnt_div16[23]_i_1__0_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                3 |             24 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[5]_0[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |             24 |         3.43 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[4]_rep_3[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |             24 |         3.43 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/usi_ctrl_reg[2]_7                                  |                                                                                  |                3 |             24 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/cnt                                                         | x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/cvr_wen                           |                6 |             24 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/p_1_in11_out                                       |                                                                                  |                3 |             24 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/p_1_in11_out                                       |                                                                                  |                3 |             24 |         8.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg_0[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             24 |         1.41 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_i2c_top/x_i2cm/bit_cnt[23]_i_1__1_n_0                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |             24 |         3.43 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_i2c_top/x_i2cs/i2cs_bcnt[0]_i_1__1_n_0                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             24 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_uart/rxcnt_div16[23]_i_1__1_n_0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                4 |             24 |         6.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg_0[0]                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               16 |             24 |         1.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_pwrite_reg_0[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             24 |         1.85 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_18[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               15 |             25 |         1.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]_3[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             26 |         2.36 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/nt_mtvt[25]_i_7_0[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             26 |         2.17 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_8[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             26 |         3.25 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_4[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             26 |         2.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_slave_hreadyout_reg_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             28 |         2.15 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/nt_mode[1]_i_8_0[1]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             28 |         2.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__1_3[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               20 |             28 |         1.40 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_ctrl_a_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             30 |         2.73 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc12/chn_ctrl_a_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             30 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_ctrl_a_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               15 |             30 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_ctrl_a_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             30 |         2.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_ctrl_a_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             30 |         2.31 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_ctrl_a_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             30 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc1/chn_ctrl_a_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             30 |         3.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc4/chn_ctrl_a_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             30 |         2.31 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/chn_ctrl_a_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             30 |         2.73 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_a_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             30 |         2.31 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc7/chn_ctrl_a_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               15 |             30 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/chn_ctrl_a_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             30 |         1.76 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc8/chn_ctrl_a_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             30 |         2.14 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/chn_ctrl_a_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             30 |         1.76 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc9/chn_ctrl_a_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             30 |         2.50 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc0/chn_ctrl_a_we                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             30 |         2.73 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/retire_with_ack_int_reg_0[0]      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             31 |         1.82 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A18545/A8d[30]_i_1_n_0                                                          |                                                                                  |               22 |             31 |         1.41 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_17[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               21 |             32 |         1.52 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_5[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             32 |         1.88 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_15[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_3[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             32 |         5.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/sarn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep_0[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/darn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc12/darn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep_4[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc12/sarn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep_3[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__2_2[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               15 |             32 |         2.13 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__7_2[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__1_0[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             32 |         1.88 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__1_2[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[3]_rep__2_1[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/darn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_21[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               27 |             32 |         1.19 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_9[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]_1[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/sarn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_10[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/sarn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]_rep_3[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]_rep_4[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_22[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_13[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               16 |             32 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc0/sarn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_20[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_14[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               20 |             32 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc0/darn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[4]_rep__2_1[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]_0[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_19[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_12[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               22 |             32 |         1.45 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_15[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_23[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_16[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[6]_2[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[5]_11[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg_3[0]                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc1/sarn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc1/darn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[8]_1[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |             32 |         4.57 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[8]_0[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             32 |         5.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]_2[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_penable_reg_1[0]                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               15 |             32 |         2.13 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[7]_1[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_psel_reg_4[0]                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             32 |         1.88 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg_1[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/src_raddr[31]_i_1__8_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg_3[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg_4[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg_5[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             32 |         1.88 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/pwm_cnt[31]_i_1_n_0                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge_3                                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               21 |             32 |         1.52 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge_1                                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge_2                                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             32 |         1.88 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge_0                                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               20 |             32 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge_4                                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             32 |         1.88 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/dst_waddr[31]_i_1__8_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/pwm_cnt[31]_i_1__0_n_0                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/pwm_cnt[31]_i_1__1_n_0                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/pwm_cnt[31]_i_1__2_n_0                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/pwm_cnt[31]_i_1__3_n_0                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_5_inst/pwm_cnt[31]_i_1__4_n_0                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc8/src_raddr[31]_i_1__7_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc8/dst_waddr[31]_i_1__7_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  padmux_cpu_jtg_tclk_BUFG  | x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_1_n_0                                                         |                                                                                  |               24 |             32 |         1.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mcycle[31]_i_6                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc7/src_raddr[31]_i_1__6_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc7/dst_waddr[31]_i_1__6_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/FSM_sequential_cur_st_reg[1]_5[0] | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               25 |             32 |         1.28 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/src_raddr[31]_i_1__5_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/cur_state_reg[0]_14[0]            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               26 |             32 |         1.23 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/dst_waddr[31]_i_1__5_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/dbg_mode_on_reg_6[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               19 |             32 |         1.68 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/mscratch_value[31]_i_4_0[0]       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               17 |             32 |         1.88 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/src_raddr[31]_i_1__4_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/dst_waddr[31]_i_1__4_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/store_data_buffer[31]_i_3_0[0]    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               23 |             32 |         1.39 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/src_raddr[31]_i_1__3_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_0/pop0_reg[5]_19[0]                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_retire/dbg_mode_on_reg_8[0]                      |                                                                                  |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/dst_waddr[31]_i_1__3_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[0]                              |                                                                                  |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[1]                              |                                                                                  |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/src_raddr[31]_i_1__2_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/dst_waddr[31]_i_1__2_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[11]                             |                                                                                  |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[5]                              |                                                                                  |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/src_raddr[31]_i_1__1_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/dst_waddr[31]_i_1__1_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[9]                              |                                                                                  |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc15/src_raddr[31]_i_1__14_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc15/dst_waddr[31]_i_1__14_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[2]                              |                                                                                  |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[7]                              |                                                                                  |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[8]                              |                                                                                  |               18 |             32 |         1.78 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[3]                              |                                                                                  |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/src_raddr[31]_i_1_n_0                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/dst_waddr[31]_i_1_n_0                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/sarn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/src_raddr[31]_i_1__9_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/dst_waddr[31]_i_1__9_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/darn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/darn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/sarn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_CNT/cnt[31]_i_1_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/hwdata_vld                                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               16 |             32 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/src_raddr[31]_i_1__10_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_slave_hrdata0                                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc7/darn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[3]_1[0]                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/dst_waddr[31]_i_1__10_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc7/sarn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               18 |             32 |         1.78 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc11/src_raddr[31]_i_1__11_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/E[0]                                                | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc11/dst_waddr[31]_i_1__11_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/src_raddr[31]_i_1__12_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[3]_6[0]                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[3]_2[0]                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/dst_waddr[31]_i_1__12_n_0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc8/darn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/src_raddr[31]_i_1__0_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[3]_3[0]                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc8/sarn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc4/darn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               15 |             32 |         2.13 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc4/sarn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/dst_waddr[31]_i_1__0_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc9/darn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               16 |             32 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_9[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_10[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_3[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_1[0]                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_4[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_12[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc0/src_raddr[31]_i_1__13_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_penable_reg_0[0]                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_6[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc0/dst_waddr[31]_i_1__13_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc9/sarn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               18 |             32 |         1.78 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/hwdata_vld                                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               20 |             32 |         1.60 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_sw_dir_wen10_out                            | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |               16 |             32 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[5]_5[0]                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata0                                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_7[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[6]_13[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_pwrite_reg_4[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               15 |             32 |         2.13 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_pwrite_reg_2[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_pwrite_reg_1[0]                           | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |               32 |             32 |         1.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sarn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_pwrite_reg_3[0]                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/darn_we                                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               16 |             32 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_10[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                6 |             32 |         5.33 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/sarn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/darn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               16 |             32 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_13[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                9 |             32 |         3.56 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A18545/A90                                                                      |                                                                                  |               18 |             32 |         1.78 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A18545/A91                                                                      |                                                                                  |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A18545/A92                                                                      |                                                                                  |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_16[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A18545/A18611                                                                   |                                                                                  |               16 |             32 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_6[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               14 |             32 |         2.29 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_9[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               16 |             32 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_11[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                7 |             32 |         4.57 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_had_top/A18545/A18610                                                                   |                                                                                  |               16 |             32 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/wb_idx_buffer_reg[3]_0[0]                     |                                                                                  |               16 |             32 |         2.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/wb_idx_buffer_reg[1]_0[0]                     |                                                                                  |               10 |             32 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[12]                             |                                                                                  |               12 |             32 |         2.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[10]                             |                                                                                  |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               15 |             32 |         2.13 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_we                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |                8 |             32 |         4.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[4]                              |                                                                                  |               13 |             32 |         2.46 |
|  u_clk_wiz_0/inst/clk_out1 | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[6]                              |                                                                                  |               15 |             32 |         2.13 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_paddr_reg[2]_12[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               11 |             32 |         2.91 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                            | flag_reg_i_2_n_0                                                                 |                9 |             33 |         3.67 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/E[0]                                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               22 |             36 |         1.64 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_latch_cmd                                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               22 |             36 |         1.64 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_cur_st_reg[4]_0[0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               20 |             36 |         1.80 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hreadyout_reg_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               15 |             41 |         2.73 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_main_bus_top/x_dmac_top/x_ahbbusmux_ctrl/m_hgrant_d1_reg_0                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               25 |             48 |         1.92 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt0                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               26 |             96 |         3.69 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/load_cnt0                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               29 |             96 |         3.31 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/load_cnt0                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               30 |             96 |         3.20 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/load_cnt0                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               32 |             96 |         3.00 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_5_inst/load_cnt0                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               29 |             96 |         3.31 |
|  u_clk_wiz_0/inst/clk_out1 | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/load_cnt0                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |               28 |             96 |         3.43 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                            | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/sys_rst_reg_1 |              124 |            289 |         2.33 |
|  u_clk_wiz_0/inst/clk_out1 |                                                                                                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/sys_rst_reg         |             1421 |           3151 |         2.22 |
+----------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+--------------+


