

================================================================
== Vitis HLS Report for 'find_region'
================================================================
* Date:           Fri Sep 23 16:55:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.031 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|      789|  20.000 ns|  15.780 us|    1|  789|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 790
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 790 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 790 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 790 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 790 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 790 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 790 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 790 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 790 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 790 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 790 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 790 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 790 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 790 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 632 
632 --> 633 
633 --> 634 
634 --> 635 
635 --> 636 
636 --> 637 
637 --> 638 
638 --> 639 
639 --> 640 
640 --> 641 
641 --> 642 
642 --> 643 790 
643 --> 644 
644 --> 645 
645 --> 646 
646 --> 647 
647 --> 648 
648 --> 649 
649 --> 650 
650 --> 651 
651 --> 652 
652 --> 653 
653 --> 654 
654 --> 655 
655 --> 656 
656 --> 657 
657 --> 658 
658 --> 659 
659 --> 660 
660 --> 661 
661 --> 662 
662 --> 663 
663 --> 664 
664 --> 665 
665 --> 666 
666 --> 667 
667 --> 668 
668 --> 669 
669 --> 670 
670 --> 671 
671 --> 672 
672 --> 673 
673 --> 674 
674 --> 675 
675 --> 676 
676 --> 677 
677 --> 678 
678 --> 679 
679 --> 680 
680 --> 681 
681 --> 682 
682 --> 683 
683 --> 684 
684 --> 685 
685 --> 686 
686 --> 687 
687 --> 688 
688 --> 689 
689 --> 690 
690 --> 691 
691 --> 692 790 
692 --> 693 
693 --> 694 
694 --> 695 
695 --> 696 
696 --> 697 
697 --> 698 
698 --> 699 
699 --> 700 
700 --> 701 
701 --> 702 
702 --> 703 
703 --> 704 
704 --> 705 
705 --> 706 
706 --> 707 
707 --> 708 
708 --> 709 
709 --> 710 
710 --> 711 
711 --> 712 
712 --> 713 
713 --> 714 
714 --> 715 
715 --> 716 
716 --> 717 
717 --> 718 
718 --> 719 
719 --> 720 
720 --> 721 
721 --> 722 
722 --> 723 
723 --> 724 
724 --> 725 
725 --> 726 
726 --> 727 
727 --> 728 
728 --> 729 
729 --> 730 
730 --> 731 
731 --> 732 
732 --> 733 
733 --> 734 
734 --> 735 
735 --> 736 
736 --> 737 
737 --> 738 
738 --> 739 
739 --> 740 
740 --> 741 790 
741 --> 742 
742 --> 743 
743 --> 744 
744 --> 745 
745 --> 746 
746 --> 747 
747 --> 748 
748 --> 749 
749 --> 750 
750 --> 751 
751 --> 752 
752 --> 753 
753 --> 754 
754 --> 755 
755 --> 756 
756 --> 757 
757 --> 758 
758 --> 759 
759 --> 760 
760 --> 761 
761 --> 762 
762 --> 763 
763 --> 764 
764 --> 765 
765 --> 766 
766 --> 767 
767 --> 768 
768 --> 769 
769 --> 770 
770 --> 771 
771 --> 772 
772 --> 773 
773 --> 774 
774 --> 775 
775 --> 776 
776 --> 777 
777 --> 778 
778 --> 779 
779 --> 780 
780 --> 781 
781 --> 782 
782 --> 783 
783 --> 784 
784 --> 785 
785 --> 786 
786 --> 787 
787 --> 788 790 
788 --> 789 
789 --> 790 
790 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.30>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 791 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 792 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 793 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 794 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 795 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 796 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 797 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 798 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%n_regions_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_regions" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 799 'read' 'n_regions_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%regions_0_0_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %regions_0_0_offset" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 800 'read' 'regions_0_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %regions_0_0_offset_read, i3 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 801 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %tmp_32" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 802 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%regions_0_0_addr = getelementptr i32 %regions_0_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 803 'getelementptr' 'regions_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%or_ln57_3 = or i9 %tmp_32, i9 1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 804 'or' 'or_ln57_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i9 %or_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 805 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%regions_0_0_addr_1 = getelementptr i32 %regions_0_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 806 'getelementptr' 'regions_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%or_ln57_7 = or i9 %tmp_32, i9 2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 807 'or' 'or_ln57_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %or_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 808 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%regions_0_0_addr_2 = getelementptr i32 %regions_0_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 809 'getelementptr' 'regions_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%or_ln57_11 = or i9 %tmp_32, i9 3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 810 'or' 'or_ln57_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i9 %or_ln57_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 811 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%regions_0_0_addr_3 = getelementptr i32 %regions_0_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 812 'getelementptr' 'regions_0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%or_ln57_15 = or i9 %tmp_32, i9 4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 813 'or' 'or_ln57_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i9 %or_ln57_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 814 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%regions_0_0_addr_4 = getelementptr i32 %regions_0_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 815 'getelementptr' 'regions_0_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%or_ln57_19 = or i9 %tmp_32, i9 5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 816 'or' 'or_ln57_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i9 %or_ln57_19" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 817 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%regions_0_0_addr_5 = getelementptr i32 %regions_0_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 818 'getelementptr' 'regions_0_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%or_ln57_23 = or i9 %tmp_32, i9 6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 819 'or' 'or_ln57_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i9 %or_ln57_23" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 820 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%regions_0_0_addr_6 = getelementptr i32 %regions_0_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 821 'getelementptr' 'regions_0_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%or_ln57_27 = or i9 %tmp_32, i9 7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 822 'or' 'or_ln57_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i9 %or_ln57_27" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 823 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%regions_0_0_addr_7 = getelementptr i32 %regions_0_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 824 'getelementptr' 'regions_0_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%regions_0_1_addr = getelementptr i32 %regions_0_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 825 'getelementptr' 'regions_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%regions_0_1_addr_1 = getelementptr i32 %regions_0_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 826 'getelementptr' 'regions_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%regions_0_1_addr_2 = getelementptr i32 %regions_0_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 827 'getelementptr' 'regions_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%regions_0_1_addr_3 = getelementptr i32 %regions_0_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 828 'getelementptr' 'regions_0_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%regions_0_1_addr_4 = getelementptr i32 %regions_0_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 829 'getelementptr' 'regions_0_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns)   --->   "%regions_0_1_addr_5 = getelementptr i32 %regions_0_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 830 'getelementptr' 'regions_0_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%regions_0_1_addr_6 = getelementptr i32 %regions_0_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 831 'getelementptr' 'regions_0_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%regions_0_1_addr_7 = getelementptr i32 %regions_0_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 832 'getelementptr' 'regions_0_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%regions_0_2_addr = getelementptr i32 %regions_0_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 833 'getelementptr' 'regions_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%regions_0_2_addr_1 = getelementptr i32 %regions_0_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 834 'getelementptr' 'regions_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%regions_0_2_addr_2 = getelementptr i32 %regions_0_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 835 'getelementptr' 'regions_0_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%regions_0_2_addr_3 = getelementptr i32 %regions_0_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 836 'getelementptr' 'regions_0_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%regions_0_2_addr_4 = getelementptr i32 %regions_0_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 837 'getelementptr' 'regions_0_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%regions_0_2_addr_5 = getelementptr i32 %regions_0_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 838 'getelementptr' 'regions_0_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%regions_0_2_addr_6 = getelementptr i32 %regions_0_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 839 'getelementptr' 'regions_0_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%regions_0_2_addr_7 = getelementptr i32 %regions_0_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 840 'getelementptr' 'regions_0_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%regions_1_0_addr = getelementptr i32 %regions_1_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 841 'getelementptr' 'regions_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%regions_1_0_addr_1 = getelementptr i32 %regions_1_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 842 'getelementptr' 'regions_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%regions_1_0_addr_2 = getelementptr i32 %regions_1_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 843 'getelementptr' 'regions_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%regions_1_0_addr_3 = getelementptr i32 %regions_1_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 844 'getelementptr' 'regions_1_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%regions_1_0_addr_4 = getelementptr i32 %regions_1_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 845 'getelementptr' 'regions_1_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%regions_1_0_addr_5 = getelementptr i32 %regions_1_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 846 'getelementptr' 'regions_1_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%regions_1_0_addr_6 = getelementptr i32 %regions_1_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 847 'getelementptr' 'regions_1_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%regions_1_0_addr_7 = getelementptr i32 %regions_1_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 848 'getelementptr' 'regions_1_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%regions_1_1_addr = getelementptr i32 %regions_1_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 849 'getelementptr' 'regions_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%regions_1_1_addr_1 = getelementptr i32 %regions_1_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 850 'getelementptr' 'regions_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%regions_1_1_addr_2 = getelementptr i32 %regions_1_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 851 'getelementptr' 'regions_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%regions_1_1_addr_3 = getelementptr i32 %regions_1_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 852 'getelementptr' 'regions_1_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%regions_1_1_addr_4 = getelementptr i32 %regions_1_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 853 'getelementptr' 'regions_1_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%regions_1_1_addr_5 = getelementptr i32 %regions_1_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 854 'getelementptr' 'regions_1_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%regions_1_1_addr_6 = getelementptr i32 %regions_1_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 855 'getelementptr' 'regions_1_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%regions_1_1_addr_7 = getelementptr i32 %regions_1_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 856 'getelementptr' 'regions_1_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%regions_1_2_addr = getelementptr i32 %regions_1_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 857 'getelementptr' 'regions_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%regions_1_2_addr_1 = getelementptr i32 %regions_1_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 858 'getelementptr' 'regions_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%regions_1_2_addr_2 = getelementptr i32 %regions_1_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 859 'getelementptr' 'regions_1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%regions_1_2_addr_3 = getelementptr i32 %regions_1_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 860 'getelementptr' 'regions_1_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%regions_1_2_addr_4 = getelementptr i32 %regions_1_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 861 'getelementptr' 'regions_1_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%regions_1_2_addr_5 = getelementptr i32 %regions_1_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 862 'getelementptr' 'regions_1_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%regions_1_2_addr_6 = getelementptr i32 %regions_1_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 863 'getelementptr' 'regions_1_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%regions_1_2_addr_7 = getelementptr i32 %regions_1_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 864 'getelementptr' 'regions_1_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%regions_2_0_addr = getelementptr i32 %regions_2_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 865 'getelementptr' 'regions_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%regions_2_0_addr_1 = getelementptr i32 %regions_2_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 866 'getelementptr' 'regions_2_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%regions_2_0_addr_2 = getelementptr i32 %regions_2_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 867 'getelementptr' 'regions_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%regions_2_0_addr_3 = getelementptr i32 %regions_2_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 868 'getelementptr' 'regions_2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%regions_2_0_addr_4 = getelementptr i32 %regions_2_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 869 'getelementptr' 'regions_2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%regions_2_0_addr_5 = getelementptr i32 %regions_2_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 870 'getelementptr' 'regions_2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%regions_2_0_addr_6 = getelementptr i32 %regions_2_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 871 'getelementptr' 'regions_2_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%regions_2_0_addr_7 = getelementptr i32 %regions_2_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 872 'getelementptr' 'regions_2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%regions_2_1_addr = getelementptr i32 %regions_2_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 873 'getelementptr' 'regions_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%regions_2_1_addr_1 = getelementptr i32 %regions_2_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 874 'getelementptr' 'regions_2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%regions_2_1_addr_2 = getelementptr i32 %regions_2_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 875 'getelementptr' 'regions_2_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%regions_2_1_addr_3 = getelementptr i32 %regions_2_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 876 'getelementptr' 'regions_2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%regions_2_1_addr_4 = getelementptr i32 %regions_2_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 877 'getelementptr' 'regions_2_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%regions_2_1_addr_5 = getelementptr i32 %regions_2_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 878 'getelementptr' 'regions_2_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%regions_2_1_addr_6 = getelementptr i32 %regions_2_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 879 'getelementptr' 'regions_2_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%regions_2_1_addr_7 = getelementptr i32 %regions_2_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 880 'getelementptr' 'regions_2_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%regions_2_2_addr = getelementptr i32 %regions_2_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 881 'getelementptr' 'regions_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%regions_2_2_addr_1 = getelementptr i32 %regions_2_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 882 'getelementptr' 'regions_2_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%regions_2_2_addr_2 = getelementptr i32 %regions_2_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 883 'getelementptr' 'regions_2_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%regions_2_2_addr_3 = getelementptr i32 %regions_2_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 884 'getelementptr' 'regions_2_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%regions_2_2_addr_4 = getelementptr i32 %regions_2_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 885 'getelementptr' 'regions_2_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%regions_2_2_addr_5 = getelementptr i32 %regions_2_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 886 'getelementptr' 'regions_2_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%regions_2_2_addr_6 = getelementptr i32 %regions_2_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 887 'getelementptr' 'regions_2_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%regions_2_2_addr_7 = getelementptr i32 %regions_2_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 888 'getelementptr' 'regions_2_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%regions_3_0_addr = getelementptr i32 %regions_3_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 889 'getelementptr' 'regions_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%regions_3_0_addr_1 = getelementptr i32 %regions_3_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 890 'getelementptr' 'regions_3_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%regions_3_0_addr_2 = getelementptr i32 %regions_3_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 891 'getelementptr' 'regions_3_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%regions_3_0_addr_3 = getelementptr i32 %regions_3_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 892 'getelementptr' 'regions_3_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%regions_3_0_addr_4 = getelementptr i32 %regions_3_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 893 'getelementptr' 'regions_3_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%regions_3_0_addr_5 = getelementptr i32 %regions_3_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 894 'getelementptr' 'regions_3_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%regions_3_0_addr_6 = getelementptr i32 %regions_3_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 895 'getelementptr' 'regions_3_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%regions_3_0_addr_7 = getelementptr i32 %regions_3_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 896 'getelementptr' 'regions_3_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%regions_3_1_addr = getelementptr i32 %regions_3_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 897 'getelementptr' 'regions_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%regions_3_1_addr_1 = getelementptr i32 %regions_3_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 898 'getelementptr' 'regions_3_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%regions_3_1_addr_2 = getelementptr i32 %regions_3_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 899 'getelementptr' 'regions_3_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%regions_3_1_addr_3 = getelementptr i32 %regions_3_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 900 'getelementptr' 'regions_3_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%regions_3_1_addr_4 = getelementptr i32 %regions_3_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 901 'getelementptr' 'regions_3_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%regions_3_1_addr_5 = getelementptr i32 %regions_3_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 902 'getelementptr' 'regions_3_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%regions_3_1_addr_6 = getelementptr i32 %regions_3_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 903 'getelementptr' 'regions_3_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%regions_3_1_addr_7 = getelementptr i32 %regions_3_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 904 'getelementptr' 'regions_3_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%regions_3_2_addr = getelementptr i32 %regions_3_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 905 'getelementptr' 'regions_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%regions_3_2_addr_1 = getelementptr i32 %regions_3_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 906 'getelementptr' 'regions_3_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%regions_3_2_addr_2 = getelementptr i32 %regions_3_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 907 'getelementptr' 'regions_3_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%regions_3_2_addr_3 = getelementptr i32 %regions_3_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 908 'getelementptr' 'regions_3_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%regions_3_2_addr_4 = getelementptr i32 %regions_3_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 909 'getelementptr' 'regions_3_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%regions_3_2_addr_5 = getelementptr i32 %regions_3_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 910 'getelementptr' 'regions_3_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%regions_3_2_addr_6 = getelementptr i32 %regions_3_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 911 'getelementptr' 'regions_3_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%regions_3_2_addr_7 = getelementptr i32 %regions_3_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 912 'getelementptr' 'regions_3_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%regions_4_0_addr = getelementptr i32 %regions_4_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 913 'getelementptr' 'regions_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%regions_4_0_addr_1 = getelementptr i32 %regions_4_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 914 'getelementptr' 'regions_4_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%regions_4_0_addr_2 = getelementptr i32 %regions_4_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 915 'getelementptr' 'regions_4_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%regions_4_0_addr_3 = getelementptr i32 %regions_4_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 916 'getelementptr' 'regions_4_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%regions_4_0_addr_4 = getelementptr i32 %regions_4_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 917 'getelementptr' 'regions_4_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%regions_4_0_addr_5 = getelementptr i32 %regions_4_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 918 'getelementptr' 'regions_4_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%regions_4_0_addr_6 = getelementptr i32 %regions_4_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 919 'getelementptr' 'regions_4_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%regions_4_0_addr_7 = getelementptr i32 %regions_4_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 920 'getelementptr' 'regions_4_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%regions_4_1_addr = getelementptr i32 %regions_4_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 921 'getelementptr' 'regions_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%regions_4_1_addr_1 = getelementptr i32 %regions_4_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 922 'getelementptr' 'regions_4_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%regions_4_1_addr_2 = getelementptr i32 %regions_4_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 923 'getelementptr' 'regions_4_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%regions_4_1_addr_3 = getelementptr i32 %regions_4_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 924 'getelementptr' 'regions_4_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%regions_4_1_addr_4 = getelementptr i32 %regions_4_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 925 'getelementptr' 'regions_4_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%regions_4_1_addr_5 = getelementptr i32 %regions_4_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 926 'getelementptr' 'regions_4_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%regions_4_1_addr_6 = getelementptr i32 %regions_4_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 927 'getelementptr' 'regions_4_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%regions_4_1_addr_7 = getelementptr i32 %regions_4_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 928 'getelementptr' 'regions_4_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%regions_4_2_addr = getelementptr i32 %regions_4_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 929 'getelementptr' 'regions_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%regions_4_2_addr_1 = getelementptr i32 %regions_4_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 930 'getelementptr' 'regions_4_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%regions_4_2_addr_2 = getelementptr i32 %regions_4_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 931 'getelementptr' 'regions_4_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%regions_4_2_addr_3 = getelementptr i32 %regions_4_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 932 'getelementptr' 'regions_4_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%regions_4_2_addr_4 = getelementptr i32 %regions_4_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 933 'getelementptr' 'regions_4_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%regions_4_2_addr_5 = getelementptr i32 %regions_4_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 934 'getelementptr' 'regions_4_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%regions_4_2_addr_6 = getelementptr i32 %regions_4_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 935 'getelementptr' 'regions_4_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%regions_4_2_addr_7 = getelementptr i32 %regions_4_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 936 'getelementptr' 'regions_4_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%regions_5_0_addr = getelementptr i32 %regions_5_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 937 'getelementptr' 'regions_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%regions_5_0_addr_1 = getelementptr i32 %regions_5_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 938 'getelementptr' 'regions_5_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%regions_5_0_addr_2 = getelementptr i32 %regions_5_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 939 'getelementptr' 'regions_5_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%regions_5_0_addr_3 = getelementptr i32 %regions_5_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 940 'getelementptr' 'regions_5_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%regions_5_0_addr_4 = getelementptr i32 %regions_5_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 941 'getelementptr' 'regions_5_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%regions_5_0_addr_5 = getelementptr i32 %regions_5_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 942 'getelementptr' 'regions_5_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%regions_5_0_addr_6 = getelementptr i32 %regions_5_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 943 'getelementptr' 'regions_5_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%regions_5_0_addr_7 = getelementptr i32 %regions_5_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 944 'getelementptr' 'regions_5_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%regions_5_1_addr = getelementptr i32 %regions_5_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 945 'getelementptr' 'regions_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%regions_5_1_addr_1 = getelementptr i32 %regions_5_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 946 'getelementptr' 'regions_5_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%regions_5_1_addr_2 = getelementptr i32 %regions_5_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 947 'getelementptr' 'regions_5_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%regions_5_1_addr_3 = getelementptr i32 %regions_5_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 948 'getelementptr' 'regions_5_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%regions_5_1_addr_4 = getelementptr i32 %regions_5_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 949 'getelementptr' 'regions_5_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%regions_5_1_addr_5 = getelementptr i32 %regions_5_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 950 'getelementptr' 'regions_5_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%regions_5_1_addr_6 = getelementptr i32 %regions_5_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 951 'getelementptr' 'regions_5_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%regions_5_1_addr_7 = getelementptr i32 %regions_5_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 952 'getelementptr' 'regions_5_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%regions_5_2_addr = getelementptr i32 %regions_5_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 953 'getelementptr' 'regions_5_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%regions_5_2_addr_1 = getelementptr i32 %regions_5_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 954 'getelementptr' 'regions_5_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%regions_5_2_addr_2 = getelementptr i32 %regions_5_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 955 'getelementptr' 'regions_5_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%regions_5_2_addr_3 = getelementptr i32 %regions_5_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 956 'getelementptr' 'regions_5_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%regions_5_2_addr_4 = getelementptr i32 %regions_5_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 957 'getelementptr' 'regions_5_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%regions_5_2_addr_5 = getelementptr i32 %regions_5_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 958 'getelementptr' 'regions_5_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%regions_5_2_addr_6 = getelementptr i32 %regions_5_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 959 'getelementptr' 'regions_5_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%regions_5_2_addr_7 = getelementptr i32 %regions_5_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 960 'getelementptr' 'regions_5_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%regions_6_0_addr = getelementptr i32 %regions_6_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 961 'getelementptr' 'regions_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%regions_6_0_addr_1 = getelementptr i32 %regions_6_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 962 'getelementptr' 'regions_6_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%regions_6_0_addr_2 = getelementptr i32 %regions_6_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 963 'getelementptr' 'regions_6_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%regions_6_0_addr_3 = getelementptr i32 %regions_6_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 964 'getelementptr' 'regions_6_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%regions_6_0_addr_4 = getelementptr i32 %regions_6_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 965 'getelementptr' 'regions_6_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%regions_6_0_addr_5 = getelementptr i32 %regions_6_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 966 'getelementptr' 'regions_6_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%regions_6_0_addr_6 = getelementptr i32 %regions_6_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 967 'getelementptr' 'regions_6_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%regions_6_0_addr_7 = getelementptr i32 %regions_6_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 968 'getelementptr' 'regions_6_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%regions_6_1_addr = getelementptr i32 %regions_6_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 969 'getelementptr' 'regions_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%regions_6_1_addr_1 = getelementptr i32 %regions_6_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 970 'getelementptr' 'regions_6_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%regions_6_1_addr_2 = getelementptr i32 %regions_6_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 971 'getelementptr' 'regions_6_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%regions_6_1_addr_3 = getelementptr i32 %regions_6_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 972 'getelementptr' 'regions_6_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%regions_6_1_addr_4 = getelementptr i32 %regions_6_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 973 'getelementptr' 'regions_6_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%regions_6_1_addr_5 = getelementptr i32 %regions_6_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 974 'getelementptr' 'regions_6_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%regions_6_1_addr_6 = getelementptr i32 %regions_6_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 975 'getelementptr' 'regions_6_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%regions_6_1_addr_7 = getelementptr i32 %regions_6_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 976 'getelementptr' 'regions_6_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%regions_6_2_addr = getelementptr i32 %regions_6_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 977 'getelementptr' 'regions_6_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%regions_6_2_addr_1 = getelementptr i32 %regions_6_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 978 'getelementptr' 'regions_6_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%regions_6_2_addr_2 = getelementptr i32 %regions_6_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 979 'getelementptr' 'regions_6_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%regions_6_2_addr_3 = getelementptr i32 %regions_6_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 980 'getelementptr' 'regions_6_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%regions_6_2_addr_4 = getelementptr i32 %regions_6_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 981 'getelementptr' 'regions_6_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%regions_6_2_addr_5 = getelementptr i32 %regions_6_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 982 'getelementptr' 'regions_6_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%regions_6_2_addr_6 = getelementptr i32 %regions_6_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 983 'getelementptr' 'regions_6_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%regions_6_2_addr_7 = getelementptr i32 %regions_6_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 984 'getelementptr' 'regions_6_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%regions_7_0_addr = getelementptr i32 %regions_7_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 985 'getelementptr' 'regions_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns)   --->   "%regions_7_0_addr_1 = getelementptr i32 %regions_7_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 986 'getelementptr' 'regions_7_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%regions_7_0_addr_2 = getelementptr i32 %regions_7_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 987 'getelementptr' 'regions_7_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%regions_7_0_addr_3 = getelementptr i32 %regions_7_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 988 'getelementptr' 'regions_7_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%regions_7_0_addr_4 = getelementptr i32 %regions_7_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 989 'getelementptr' 'regions_7_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%regions_7_0_addr_5 = getelementptr i32 %regions_7_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 990 'getelementptr' 'regions_7_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%regions_7_0_addr_6 = getelementptr i32 %regions_7_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 991 'getelementptr' 'regions_7_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%regions_7_0_addr_7 = getelementptr i32 %regions_7_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 992 'getelementptr' 'regions_7_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%regions_7_1_addr = getelementptr i32 %regions_7_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 993 'getelementptr' 'regions_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%regions_7_1_addr_1 = getelementptr i32 %regions_7_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 994 'getelementptr' 'regions_7_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%regions_7_1_addr_2 = getelementptr i32 %regions_7_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 995 'getelementptr' 'regions_7_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%regions_7_1_addr_3 = getelementptr i32 %regions_7_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 996 'getelementptr' 'regions_7_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%regions_7_1_addr_4 = getelementptr i32 %regions_7_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 997 'getelementptr' 'regions_7_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%regions_7_1_addr_5 = getelementptr i32 %regions_7_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 998 'getelementptr' 'regions_7_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%regions_7_1_addr_6 = getelementptr i32 %regions_7_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 999 'getelementptr' 'regions_7_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%regions_7_1_addr_7 = getelementptr i32 %regions_7_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1000 'getelementptr' 'regions_7_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%regions_7_2_addr = getelementptr i32 %regions_7_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1001 'getelementptr' 'regions_7_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%regions_7_2_addr_1 = getelementptr i32 %regions_7_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1002 'getelementptr' 'regions_7_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%regions_7_2_addr_2 = getelementptr i32 %regions_7_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1003 'getelementptr' 'regions_7_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%regions_7_2_addr_3 = getelementptr i32 %regions_7_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1004 'getelementptr' 'regions_7_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%regions_7_2_addr_4 = getelementptr i32 %regions_7_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1005 'getelementptr' 'regions_7_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%regions_7_2_addr_5 = getelementptr i32 %regions_7_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1006 'getelementptr' 'regions_7_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%regions_7_2_addr_6 = getelementptr i32 %regions_7_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1007 'getelementptr' 'regions_7_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%regions_7_2_addr_7 = getelementptr i32 %regions_7_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1008 'getelementptr' 'regions_7_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%regions_8_0_addr = getelementptr i32 %regions_8_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1009 'getelementptr' 'regions_8_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%regions_8_0_addr_1 = getelementptr i32 %regions_8_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1010 'getelementptr' 'regions_8_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%regions_8_0_addr_2 = getelementptr i32 %regions_8_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1011 'getelementptr' 'regions_8_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%regions_8_0_addr_3 = getelementptr i32 %regions_8_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1012 'getelementptr' 'regions_8_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%regions_8_0_addr_4 = getelementptr i32 %regions_8_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1013 'getelementptr' 'regions_8_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%regions_8_0_addr_5 = getelementptr i32 %regions_8_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1014 'getelementptr' 'regions_8_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%regions_8_0_addr_6 = getelementptr i32 %regions_8_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1015 'getelementptr' 'regions_8_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%regions_8_0_addr_7 = getelementptr i32 %regions_8_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1016 'getelementptr' 'regions_8_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%regions_8_1_addr = getelementptr i32 %regions_8_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1017 'getelementptr' 'regions_8_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%regions_8_1_addr_1 = getelementptr i32 %regions_8_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1018 'getelementptr' 'regions_8_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%regions_8_1_addr_2 = getelementptr i32 %regions_8_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1019 'getelementptr' 'regions_8_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%regions_8_1_addr_3 = getelementptr i32 %regions_8_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1020 'getelementptr' 'regions_8_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%regions_8_1_addr_4 = getelementptr i32 %regions_8_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1021 'getelementptr' 'regions_8_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%regions_8_1_addr_5 = getelementptr i32 %regions_8_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1022 'getelementptr' 'regions_8_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%regions_8_1_addr_6 = getelementptr i32 %regions_8_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1023 'getelementptr' 'regions_8_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%regions_8_1_addr_7 = getelementptr i32 %regions_8_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1024 'getelementptr' 'regions_8_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%regions_8_2_addr = getelementptr i32 %regions_8_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1025 'getelementptr' 'regions_8_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%regions_8_2_addr_1 = getelementptr i32 %regions_8_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1026 'getelementptr' 'regions_8_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%regions_8_2_addr_2 = getelementptr i32 %regions_8_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1027 'getelementptr' 'regions_8_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%regions_8_2_addr_3 = getelementptr i32 %regions_8_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1028 'getelementptr' 'regions_8_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%regions_8_2_addr_4 = getelementptr i32 %regions_8_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1029 'getelementptr' 'regions_8_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%regions_8_2_addr_5 = getelementptr i32 %regions_8_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1030 'getelementptr' 'regions_8_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%regions_8_2_addr_6 = getelementptr i32 %regions_8_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1031 'getelementptr' 'regions_8_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.00ns)   --->   "%regions_8_2_addr_7 = getelementptr i32 %regions_8_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1032 'getelementptr' 'regions_8_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%regions_9_0_addr = getelementptr i32 %regions_9_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1033 'getelementptr' 'regions_9_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%regions_9_0_addr_1 = getelementptr i32 %regions_9_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1034 'getelementptr' 'regions_9_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%regions_9_0_addr_2 = getelementptr i32 %regions_9_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1035 'getelementptr' 'regions_9_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%regions_9_0_addr_3 = getelementptr i32 %regions_9_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1036 'getelementptr' 'regions_9_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%regions_9_0_addr_4 = getelementptr i32 %regions_9_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1037 'getelementptr' 'regions_9_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%regions_9_0_addr_5 = getelementptr i32 %regions_9_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1038 'getelementptr' 'regions_9_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%regions_9_0_addr_6 = getelementptr i32 %regions_9_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1039 'getelementptr' 'regions_9_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%regions_9_0_addr_7 = getelementptr i32 %regions_9_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1040 'getelementptr' 'regions_9_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%regions_9_1_addr = getelementptr i32 %regions_9_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1041 'getelementptr' 'regions_9_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%regions_9_1_addr_1 = getelementptr i32 %regions_9_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1042 'getelementptr' 'regions_9_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%regions_9_1_addr_2 = getelementptr i32 %regions_9_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1043 'getelementptr' 'regions_9_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%regions_9_1_addr_3 = getelementptr i32 %regions_9_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1044 'getelementptr' 'regions_9_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%regions_9_1_addr_4 = getelementptr i32 %regions_9_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1045 'getelementptr' 'regions_9_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%regions_9_1_addr_5 = getelementptr i32 %regions_9_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1046 'getelementptr' 'regions_9_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%regions_9_1_addr_6 = getelementptr i32 %regions_9_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1047 'getelementptr' 'regions_9_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%regions_9_1_addr_7 = getelementptr i32 %regions_9_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1048 'getelementptr' 'regions_9_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%regions_9_2_addr = getelementptr i32 %regions_9_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1049 'getelementptr' 'regions_9_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%regions_9_2_addr_1 = getelementptr i32 %regions_9_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1050 'getelementptr' 'regions_9_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%regions_9_2_addr_2 = getelementptr i32 %regions_9_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1051 'getelementptr' 'regions_9_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%regions_9_2_addr_3 = getelementptr i32 %regions_9_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1052 'getelementptr' 'regions_9_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%regions_9_2_addr_4 = getelementptr i32 %regions_9_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1053 'getelementptr' 'regions_9_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%regions_9_2_addr_5 = getelementptr i32 %regions_9_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1054 'getelementptr' 'regions_9_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%regions_9_2_addr_6 = getelementptr i32 %regions_9_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1055 'getelementptr' 'regions_9_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%regions_9_2_addr_7 = getelementptr i32 %regions_9_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1056 'getelementptr' 'regions_9_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%regions_10_0_addr = getelementptr i32 %regions_10_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1057 'getelementptr' 'regions_10_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%regions_10_0_addr_1 = getelementptr i32 %regions_10_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1058 'getelementptr' 'regions_10_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%regions_10_0_addr_2 = getelementptr i32 %regions_10_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1059 'getelementptr' 'regions_10_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%regions_10_0_addr_3 = getelementptr i32 %regions_10_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1060 'getelementptr' 'regions_10_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%regions_10_0_addr_4 = getelementptr i32 %regions_10_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1061 'getelementptr' 'regions_10_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%regions_10_0_addr_5 = getelementptr i32 %regions_10_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1062 'getelementptr' 'regions_10_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%regions_10_0_addr_6 = getelementptr i32 %regions_10_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1063 'getelementptr' 'regions_10_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%regions_10_0_addr_7 = getelementptr i32 %regions_10_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1064 'getelementptr' 'regions_10_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%regions_10_1_addr = getelementptr i32 %regions_10_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1065 'getelementptr' 'regions_10_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%regions_10_1_addr_1 = getelementptr i32 %regions_10_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1066 'getelementptr' 'regions_10_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%regions_10_1_addr_2 = getelementptr i32 %regions_10_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1067 'getelementptr' 'regions_10_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%regions_10_1_addr_3 = getelementptr i32 %regions_10_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1068 'getelementptr' 'regions_10_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%regions_10_1_addr_4 = getelementptr i32 %regions_10_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1069 'getelementptr' 'regions_10_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%regions_10_1_addr_5 = getelementptr i32 %regions_10_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1070 'getelementptr' 'regions_10_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%regions_10_1_addr_6 = getelementptr i32 %regions_10_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1071 'getelementptr' 'regions_10_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%regions_10_1_addr_7 = getelementptr i32 %regions_10_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1072 'getelementptr' 'regions_10_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%regions_10_2_addr = getelementptr i32 %regions_10_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1073 'getelementptr' 'regions_10_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%regions_10_2_addr_1 = getelementptr i32 %regions_10_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1074 'getelementptr' 'regions_10_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%regions_10_2_addr_2 = getelementptr i32 %regions_10_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1075 'getelementptr' 'regions_10_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%regions_10_2_addr_3 = getelementptr i32 %regions_10_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1076 'getelementptr' 'regions_10_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%regions_10_2_addr_4 = getelementptr i32 %regions_10_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1077 'getelementptr' 'regions_10_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%regions_10_2_addr_5 = getelementptr i32 %regions_10_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1078 'getelementptr' 'regions_10_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%regions_10_2_addr_6 = getelementptr i32 %regions_10_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1079 'getelementptr' 'regions_10_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%regions_10_2_addr_7 = getelementptr i32 %regions_10_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1080 'getelementptr' 'regions_10_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%regions_11_0_addr = getelementptr i32 %regions_11_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1081 'getelementptr' 'regions_11_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%regions_11_0_addr_1 = getelementptr i32 %regions_11_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1082 'getelementptr' 'regions_11_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns)   --->   "%regions_11_0_addr_2 = getelementptr i32 %regions_11_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1083 'getelementptr' 'regions_11_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%regions_11_0_addr_3 = getelementptr i32 %regions_11_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1084 'getelementptr' 'regions_11_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%regions_11_0_addr_4 = getelementptr i32 %regions_11_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1085 'getelementptr' 'regions_11_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%regions_11_0_addr_5 = getelementptr i32 %regions_11_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1086 'getelementptr' 'regions_11_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%regions_11_0_addr_6 = getelementptr i32 %regions_11_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1087 'getelementptr' 'regions_11_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%regions_11_0_addr_7 = getelementptr i32 %regions_11_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1088 'getelementptr' 'regions_11_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%regions_11_1_addr = getelementptr i32 %regions_11_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1089 'getelementptr' 'regions_11_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%regions_11_1_addr_1 = getelementptr i32 %regions_11_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1090 'getelementptr' 'regions_11_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%regions_11_1_addr_2 = getelementptr i32 %regions_11_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1091 'getelementptr' 'regions_11_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%regions_11_1_addr_3 = getelementptr i32 %regions_11_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1092 'getelementptr' 'regions_11_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%regions_11_1_addr_4 = getelementptr i32 %regions_11_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1093 'getelementptr' 'regions_11_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%regions_11_1_addr_5 = getelementptr i32 %regions_11_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1094 'getelementptr' 'regions_11_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%regions_11_1_addr_6 = getelementptr i32 %regions_11_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1095 'getelementptr' 'regions_11_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%regions_11_1_addr_7 = getelementptr i32 %regions_11_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1096 'getelementptr' 'regions_11_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%regions_11_2_addr = getelementptr i32 %regions_11_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1097 'getelementptr' 'regions_11_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%regions_11_2_addr_1 = getelementptr i32 %regions_11_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1098 'getelementptr' 'regions_11_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%regions_11_2_addr_2 = getelementptr i32 %regions_11_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1099 'getelementptr' 'regions_11_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%regions_11_2_addr_3 = getelementptr i32 %regions_11_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1100 'getelementptr' 'regions_11_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%regions_11_2_addr_4 = getelementptr i32 %regions_11_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1101 'getelementptr' 'regions_11_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%regions_11_2_addr_5 = getelementptr i32 %regions_11_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1102 'getelementptr' 'regions_11_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%regions_11_2_addr_6 = getelementptr i32 %regions_11_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1103 'getelementptr' 'regions_11_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%regions_11_2_addr_7 = getelementptr i32 %regions_11_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1104 'getelementptr' 'regions_11_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%regions_12_0_addr = getelementptr i32 %regions_12_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1105 'getelementptr' 'regions_12_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%regions_12_0_addr_1 = getelementptr i32 %regions_12_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1106 'getelementptr' 'regions_12_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%regions_12_0_addr_2 = getelementptr i32 %regions_12_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1107 'getelementptr' 'regions_12_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%regions_12_0_addr_3 = getelementptr i32 %regions_12_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1108 'getelementptr' 'regions_12_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%regions_12_0_addr_4 = getelementptr i32 %regions_12_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1109 'getelementptr' 'regions_12_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%regions_12_0_addr_5 = getelementptr i32 %regions_12_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1110 'getelementptr' 'regions_12_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns)   --->   "%regions_12_0_addr_6 = getelementptr i32 %regions_12_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1111 'getelementptr' 'regions_12_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%regions_12_0_addr_7 = getelementptr i32 %regions_12_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1112 'getelementptr' 'regions_12_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%regions_12_1_addr = getelementptr i32 %regions_12_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1113 'getelementptr' 'regions_12_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%regions_12_1_addr_1 = getelementptr i32 %regions_12_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1114 'getelementptr' 'regions_12_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%regions_12_1_addr_2 = getelementptr i32 %regions_12_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1115 'getelementptr' 'regions_12_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%regions_12_1_addr_3 = getelementptr i32 %regions_12_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1116 'getelementptr' 'regions_12_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%regions_12_1_addr_4 = getelementptr i32 %regions_12_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1117 'getelementptr' 'regions_12_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%regions_12_1_addr_5 = getelementptr i32 %regions_12_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1118 'getelementptr' 'regions_12_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%regions_12_1_addr_6 = getelementptr i32 %regions_12_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1119 'getelementptr' 'regions_12_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%regions_12_1_addr_7 = getelementptr i32 %regions_12_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1120 'getelementptr' 'regions_12_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%regions_12_2_addr = getelementptr i32 %regions_12_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1121 'getelementptr' 'regions_12_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%regions_12_2_addr_1 = getelementptr i32 %regions_12_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1122 'getelementptr' 'regions_12_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%regions_12_2_addr_2 = getelementptr i32 %regions_12_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1123 'getelementptr' 'regions_12_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%regions_12_2_addr_3 = getelementptr i32 %regions_12_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1124 'getelementptr' 'regions_12_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%regions_12_2_addr_4 = getelementptr i32 %regions_12_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1125 'getelementptr' 'regions_12_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%regions_12_2_addr_5 = getelementptr i32 %regions_12_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1126 'getelementptr' 'regions_12_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%regions_12_2_addr_6 = getelementptr i32 %regions_12_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1127 'getelementptr' 'regions_12_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%regions_12_2_addr_7 = getelementptr i32 %regions_12_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1128 'getelementptr' 'regions_12_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%regions_13_0_addr = getelementptr i32 %regions_13_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1129 'getelementptr' 'regions_13_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%regions_13_0_addr_1 = getelementptr i32 %regions_13_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1130 'getelementptr' 'regions_13_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%regions_13_0_addr_2 = getelementptr i32 %regions_13_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1131 'getelementptr' 'regions_13_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%regions_13_0_addr_3 = getelementptr i32 %regions_13_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1132 'getelementptr' 'regions_13_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%regions_13_0_addr_4 = getelementptr i32 %regions_13_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1133 'getelementptr' 'regions_13_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%regions_13_0_addr_5 = getelementptr i32 %regions_13_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1134 'getelementptr' 'regions_13_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%regions_13_0_addr_6 = getelementptr i32 %regions_13_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1135 'getelementptr' 'regions_13_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%regions_13_0_addr_7 = getelementptr i32 %regions_13_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1136 'getelementptr' 'regions_13_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%regions_13_1_addr = getelementptr i32 %regions_13_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1137 'getelementptr' 'regions_13_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%regions_13_1_addr_1 = getelementptr i32 %regions_13_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1138 'getelementptr' 'regions_13_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%regions_13_1_addr_2 = getelementptr i32 %regions_13_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1139 'getelementptr' 'regions_13_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%regions_13_1_addr_3 = getelementptr i32 %regions_13_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1140 'getelementptr' 'regions_13_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%regions_13_1_addr_4 = getelementptr i32 %regions_13_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1141 'getelementptr' 'regions_13_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%regions_13_1_addr_5 = getelementptr i32 %regions_13_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1142 'getelementptr' 'regions_13_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%regions_13_1_addr_6 = getelementptr i32 %regions_13_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1143 'getelementptr' 'regions_13_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%regions_13_1_addr_7 = getelementptr i32 %regions_13_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1144 'getelementptr' 'regions_13_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%regions_13_2_addr = getelementptr i32 %regions_13_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1145 'getelementptr' 'regions_13_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%regions_13_2_addr_1 = getelementptr i32 %regions_13_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1146 'getelementptr' 'regions_13_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%regions_13_2_addr_2 = getelementptr i32 %regions_13_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1147 'getelementptr' 'regions_13_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%regions_13_2_addr_3 = getelementptr i32 %regions_13_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1148 'getelementptr' 'regions_13_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%regions_13_2_addr_4 = getelementptr i32 %regions_13_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1149 'getelementptr' 'regions_13_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%regions_13_2_addr_5 = getelementptr i32 %regions_13_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1150 'getelementptr' 'regions_13_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%regions_13_2_addr_6 = getelementptr i32 %regions_13_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1151 'getelementptr' 'regions_13_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%regions_13_2_addr_7 = getelementptr i32 %regions_13_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1152 'getelementptr' 'regions_13_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%regions_14_0_addr = getelementptr i32 %regions_14_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1153 'getelementptr' 'regions_14_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%regions_14_0_addr_1 = getelementptr i32 %regions_14_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1154 'getelementptr' 'regions_14_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%regions_14_0_addr_2 = getelementptr i32 %regions_14_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1155 'getelementptr' 'regions_14_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%regions_14_0_addr_3 = getelementptr i32 %regions_14_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1156 'getelementptr' 'regions_14_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%regions_14_0_addr_4 = getelementptr i32 %regions_14_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1157 'getelementptr' 'regions_14_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%regions_14_0_addr_5 = getelementptr i32 %regions_14_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1158 'getelementptr' 'regions_14_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%regions_14_0_addr_6 = getelementptr i32 %regions_14_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1159 'getelementptr' 'regions_14_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%regions_14_0_addr_7 = getelementptr i32 %regions_14_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1160 'getelementptr' 'regions_14_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%regions_14_1_addr = getelementptr i32 %regions_14_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1161 'getelementptr' 'regions_14_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%regions_14_1_addr_1 = getelementptr i32 %regions_14_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1162 'getelementptr' 'regions_14_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%regions_14_1_addr_2 = getelementptr i32 %regions_14_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1163 'getelementptr' 'regions_14_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns)   --->   "%regions_14_1_addr_3 = getelementptr i32 %regions_14_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1164 'getelementptr' 'regions_14_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%regions_14_1_addr_4 = getelementptr i32 %regions_14_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1165 'getelementptr' 'regions_14_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%regions_14_1_addr_5 = getelementptr i32 %regions_14_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1166 'getelementptr' 'regions_14_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%regions_14_1_addr_6 = getelementptr i32 %regions_14_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1167 'getelementptr' 'regions_14_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%regions_14_1_addr_7 = getelementptr i32 %regions_14_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1168 'getelementptr' 'regions_14_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%regions_14_2_addr = getelementptr i32 %regions_14_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1169 'getelementptr' 'regions_14_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%regions_14_2_addr_1 = getelementptr i32 %regions_14_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1170 'getelementptr' 'regions_14_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%regions_14_2_addr_2 = getelementptr i32 %regions_14_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1171 'getelementptr' 'regions_14_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%regions_14_2_addr_3 = getelementptr i32 %regions_14_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1172 'getelementptr' 'regions_14_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%regions_14_2_addr_4 = getelementptr i32 %regions_14_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1173 'getelementptr' 'regions_14_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%regions_14_2_addr_5 = getelementptr i32 %regions_14_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1174 'getelementptr' 'regions_14_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%regions_14_2_addr_6 = getelementptr i32 %regions_14_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1175 'getelementptr' 'regions_14_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%regions_14_2_addr_7 = getelementptr i32 %regions_14_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1176 'getelementptr' 'regions_14_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%regions_15_0_addr = getelementptr i32 %regions_15_0, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1177 'getelementptr' 'regions_15_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%regions_15_0_addr_1 = getelementptr i32 %regions_15_0, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1178 'getelementptr' 'regions_15_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%regions_15_0_addr_2 = getelementptr i32 %regions_15_0, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1179 'getelementptr' 'regions_15_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%regions_15_0_addr_3 = getelementptr i32 %regions_15_0, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1180 'getelementptr' 'regions_15_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%regions_15_0_addr_4 = getelementptr i32 %regions_15_0, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1181 'getelementptr' 'regions_15_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%regions_15_0_addr_5 = getelementptr i32 %regions_15_0, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1182 'getelementptr' 'regions_15_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%regions_15_0_addr_6 = getelementptr i32 %regions_15_0, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1183 'getelementptr' 'regions_15_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%regions_15_0_addr_7 = getelementptr i32 %regions_15_0, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1184 'getelementptr' 'regions_15_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%regions_15_1_addr = getelementptr i32 %regions_15_1, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1185 'getelementptr' 'regions_15_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%regions_15_1_addr_1 = getelementptr i32 %regions_15_1, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1186 'getelementptr' 'regions_15_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%regions_15_1_addr_2 = getelementptr i32 %regions_15_1, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1187 'getelementptr' 'regions_15_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%regions_15_1_addr_3 = getelementptr i32 %regions_15_1, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1188 'getelementptr' 'regions_15_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%regions_15_1_addr_4 = getelementptr i32 %regions_15_1, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1189 'getelementptr' 'regions_15_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%regions_15_1_addr_5 = getelementptr i32 %regions_15_1, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1190 'getelementptr' 'regions_15_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%regions_15_1_addr_6 = getelementptr i32 %regions_15_1, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1191 'getelementptr' 'regions_15_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%regions_15_1_addr_7 = getelementptr i32 %regions_15_1, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1192 'getelementptr' 'regions_15_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%regions_15_2_addr = getelementptr i32 %regions_15_2, i64 0, i64 %zext_ln57" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1193 'getelementptr' 'regions_15_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%regions_15_2_addr_1 = getelementptr i32 %regions_15_2, i64 0, i64 %zext_ln57_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1194 'getelementptr' 'regions_15_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%regions_15_2_addr_2 = getelementptr i32 %regions_15_2, i64 0, i64 %zext_ln57_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1195 'getelementptr' 'regions_15_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%regions_15_2_addr_3 = getelementptr i32 %regions_15_2, i64 0, i64 %zext_ln57_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1196 'getelementptr' 'regions_15_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%regions_15_2_addr_4 = getelementptr i32 %regions_15_2, i64 0, i64 %zext_ln57_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1197 'getelementptr' 'regions_15_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%regions_15_2_addr_5 = getelementptr i32 %regions_15_2, i64 0, i64 %zext_ln57_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1198 'getelementptr' 'regions_15_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%regions_15_2_addr_6 = getelementptr i32 %regions_15_2, i64 0, i64 %zext_ln57_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1199 'getelementptr' 'regions_15_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%regions_15_2_addr_7 = getelementptr i32 %regions_15_2, i64 0, i64 %zext_ln57_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1200 'getelementptr' 'regions_15_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (1.55ns)   --->   "%icmp_ln1077 = icmp_slt  i8 %n_regions_read, i8 1"   --->   Operation 1201 'icmp' 'icmp_ln1077' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1202 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077, void %for.body4.i, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 1202 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_1 : Operation 1203 [2/2] (3.25ns)   --->   "%regions_0_1_load = load i9 %regions_0_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1203 'load' 'regions_0_1_load' <Predicate = (!icmp_ln1077)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 1204 [2/2] (3.25ns)   --->   "%regions_0_0_load = load i9 %regions_0_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1204 'load' 'regions_0_0_load' <Predicate = (!icmp_ln1077)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 1205 [2/2] (3.25ns)   --->   "%regions_0_1_load_1 = load i9 %regions_0_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1205 'load' 'regions_0_1_load_1' <Predicate = (!icmp_ln1077)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 1206 [2/2] (3.25ns)   --->   "%regions_0_0_load_1 = load i9 %regions_0_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1206 'load' 'regions_0_0_load_1' <Predicate = (!icmp_ln1077)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 1207 [1/2] (3.25ns)   --->   "%regions_0_1_load = load i9 %regions_0_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1207 'load' 'regions_0_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 1208 [1/2] (3.25ns)   --->   "%regions_0_0_load = load i9 %regions_0_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1208 'load' 'regions_0_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 1209 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %regions_0_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1209 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1210 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %bitcast_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1211 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (1.55ns)   --->   "%icmp_ln57 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1212 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1213 [1/1] (2.44ns)   --->   "%icmp_ln57_1 = icmp_eq  i23 %trunc_ln57, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1213 'icmp' 'icmp_ln57_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1214 [2/2] (5.43ns)   --->   "%tmp_73 = fcmp_ogt  i32 %regions_0_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1214 'fcmp' 'tmp_73' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1215 [1/2] (3.25ns)   --->   "%regions_0_1_load_1 = load i9 %regions_0_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1215 'load' 'regions_0_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 1216 [1/2] (3.25ns)   --->   "%regions_0_0_load_1 = load i9 %regions_0_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1216 'load' 'regions_0_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%bitcast_ln57_3 = bitcast i32 %regions_0_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1217 'bitcast' 'bitcast_ln57_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1218 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%trunc_ln57_3 = trunc i32 %bitcast_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1219 'trunc' 'trunc_ln57_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (1.55ns)   --->   "%icmp_ln57_6 = icmp_ne  i8 %tmp_76, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1220 'icmp' 'icmp_ln57_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1221 [1/1] (2.44ns)   --->   "%icmp_ln57_7 = icmp_eq  i23 %trunc_ln57_3, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1221 'icmp' 'icmp_ln57_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1222 [2/2] (5.43ns)   --->   "%tmp_78 = fcmp_ogt  i32 %regions_0_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1222 'fcmp' 'tmp_78' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1223 [2/2] (3.25ns)   --->   "%regions_0_1_load_2 = load i9 %regions_0_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1223 'load' 'regions_0_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 1224 [2/2] (3.25ns)   --->   "%regions_0_0_load_2 = load i9 %regions_0_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1224 'load' 'regions_0_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 1225 [2/2] (3.25ns)   --->   "%regions_0_1_load_3 = load i9 %regions_0_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1225 'load' 'regions_0_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 1226 [2/2] (3.25ns)   --->   "%regions_0_0_load_3 = load i9 %regions_0_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1226 'load' 'regions_0_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 8.68>
ST_3 : Operation 1227 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1227 'bitcast' 'bitcast_ln57_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1228 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1229 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i32 %bitcast_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1229 'trunc' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%or_ln57 = or i1 %icmp_ln57_1, i1 %icmp_ln57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1230 'or' 'or_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (1.55ns)   --->   "%icmp_ln57_2 = icmp_ne  i8 %tmp_s, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1231 'icmp' 'icmp_ln57_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1232 [1/1] (2.44ns)   --->   "%icmp_ln57_3 = icmp_eq  i23 %trunc_ln57_1, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1232 'icmp' 'icmp_ln57_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1233 [1/1] (0.97ns)   --->   "%or_ln57_1 = or i1 %icmp_ln57_3, i1 %icmp_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1233 'or' 'or_ln57_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%and_ln57 = and i1 %or_ln57, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1234 'and' 'and_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1235 [1/2] (5.43ns)   --->   "%tmp_73 = fcmp_ogt  i32 %regions_0_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1235 'fcmp' 'tmp_73' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_1 = and i1 %and_ln57, i1 %tmp_73" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1236 'and' 'and_ln57_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1237 [1/1] (0.00ns)   --->   "%bitcast_ln57_4 = bitcast i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1237 'bitcast' 'bitcast_ln57_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1238 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.00ns)   --->   "%trunc_ln57_4 = trunc i32 %bitcast_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1239 'trunc' 'trunc_ln57_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_38)   --->   "%or_ln57_4 = or i1 %icmp_ln57_7, i1 %icmp_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1240 'or' 'or_ln57_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1241 [1/1] (1.55ns)   --->   "%icmp_ln57_8 = icmp_ne  i8 %tmp_77, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1241 'icmp' 'icmp_ln57_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (2.44ns)   --->   "%icmp_ln57_9 = icmp_eq  i23 %trunc_ln57_4, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1242 'icmp' 'icmp_ln57_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1243 [1/1] (0.97ns)   --->   "%or_ln57_5 = or i1 %icmp_ln57_9, i1 %icmp_ln57_8" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1243 'or' 'or_ln57_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_38)   --->   "%and_ln57_4 = and i1 %or_ln57_4, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1244 'and' 'and_ln57_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [1/2] (5.43ns)   --->   "%tmp_78 = fcmp_ogt  i32 %regions_0_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1245 'fcmp' 'tmp_78' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_38)   --->   "%and_ln57_5 = and i1 %and_ln57_4, i1 %tmp_78" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1246 'and' 'and_ln57_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1247 [2/2] (5.43ns)   --->   "%tmp_80 = fcmp_olt  i32 %regions_0_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1247 'fcmp' 'tmp_80' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/2] (3.25ns)   --->   "%regions_0_1_load_2 = load i9 %regions_0_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1248 'load' 'regions_0_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 1249 [1/2] (3.25ns)   --->   "%regions_0_0_load_2 = load i9 %regions_0_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1249 'load' 'regions_0_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 1250 [1/1] (0.00ns)   --->   "%bitcast_ln57_6 = bitcast i32 %regions_0_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1250 'bitcast' 'bitcast_ln57_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1251 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln57_6 = trunc i32 %bitcast_ln57_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1252 'trunc' 'trunc_ln57_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (1.55ns)   --->   "%icmp_ln57_12 = icmp_ne  i8 %tmp_81, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1253 'icmp' 'icmp_ln57_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1254 [1/1] (2.44ns)   --->   "%icmp_ln57_13 = icmp_eq  i23 %trunc_ln57_6, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1254 'icmp' 'icmp_ln57_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1255 [2/2] (5.43ns)   --->   "%tmp_83 = fcmp_ogt  i32 %regions_0_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1255 'fcmp' 'tmp_83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1256 [2/2] (5.43ns)   --->   "%tmp_85 = fcmp_olt  i32 %regions_0_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1256 'fcmp' 'tmp_85' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1257 [1/2] (3.25ns)   --->   "%regions_0_1_load_3 = load i9 %regions_0_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1257 'load' 'regions_0_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 1258 [1/2] (3.25ns)   --->   "%regions_0_0_load_3 = load i9 %regions_0_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1258 'load' 'regions_0_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%bitcast_ln57_9 = bitcast i32 %regions_0_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1259 'bitcast' 'bitcast_ln57_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_9, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1260 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln57_9 = trunc i32 %bitcast_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1261 'trunc' 'trunc_ln57_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (1.55ns)   --->   "%icmp_ln57_18 = icmp_ne  i8 %tmp_86, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1262 'icmp' 'icmp_ln57_18' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (2.44ns)   --->   "%icmp_ln57_19 = icmp_eq  i23 %trunc_ln57_9, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1263 'icmp' 'icmp_ln57_19' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1264 [2/2] (5.43ns)   --->   "%tmp_88 = fcmp_ogt  i32 %regions_0_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1264 'fcmp' 'tmp_88' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1265 [2/2] (3.25ns)   --->   "%regions_0_1_load_4 = load i9 %regions_0_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1265 'load' 'regions_0_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 1266 [2/2] (3.25ns)   --->   "%regions_0_0_load_4 = load i9 %regions_0_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1266 'load' 'regions_0_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 1267 [2/2] (3.25ns)   --->   "%regions_0_1_load_5 = load i9 %regions_0_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1267 'load' 'regions_0_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 1268 [2/2] (3.25ns)   --->   "%regions_0_0_load_5 = load i9 %regions_0_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1268 'load' 'regions_0_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 1269 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_38 = or i1 %and_ln57_5, i1 %and_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1269 'or' 'or_ln57_38' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 1270 [2/2] (5.43ns)   --->   "%tmp_75 = fcmp_olt  i32 %regions_0_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1270 'fcmp' 'tmp_75' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1271 [1/1] (0.00ns)   --->   "%bitcast_ln57_5 = bitcast i32 %regions_0_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1271 'bitcast' 'bitcast_ln57_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1272 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln57_5 = trunc i32 %bitcast_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1273 'trunc' 'trunc_ln57_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1274 [1/1] (1.55ns)   --->   "%icmp_ln57_10 = icmp_ne  i8 %tmp_79, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1274 'icmp' 'icmp_ln57_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1275 [1/1] (2.44ns)   --->   "%icmp_ln57_11 = icmp_eq  i23 %trunc_ln57_5, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1275 'icmp' 'icmp_ln57_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_7)   --->   "%or_ln57_6 = or i1 %icmp_ln57_11, i1 %icmp_ln57_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1276 'or' 'or_ln57_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_7)   --->   "%and_ln57_6 = and i1 %or_ln57_6, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1277 'and' 'and_ln57_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1278 [1/2] (5.43ns)   --->   "%tmp_80 = fcmp_olt  i32 %regions_0_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1278 'fcmp' 'tmp_80' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1279 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_7 = and i1 %and_ln57_6, i1 %tmp_80" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1279 'and' 'and_ln57_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1280 [1/1] (0.00ns)   --->   "%bitcast_ln57_7 = bitcast i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1280 'bitcast' 'bitcast_ln57_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1281 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln57_7 = trunc i32 %bitcast_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1282 'trunc' 'trunc_ln57_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_40)   --->   "%or_ln57_8 = or i1 %icmp_ln57_13, i1 %icmp_ln57_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1283 'or' 'or_ln57_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1284 [1/1] (1.55ns)   --->   "%icmp_ln57_14 = icmp_ne  i8 %tmp_82, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1284 'icmp' 'icmp_ln57_14' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1285 [1/1] (2.44ns)   --->   "%icmp_ln57_15 = icmp_eq  i23 %trunc_ln57_7, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1285 'icmp' 'icmp_ln57_15' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1286 [1/1] (0.97ns)   --->   "%or_ln57_9 = or i1 %icmp_ln57_15, i1 %icmp_ln57_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1286 'or' 'or_ln57_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_40)   --->   "%and_ln57_8 = and i1 %or_ln57_8, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1287 'and' 'and_ln57_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1288 [1/2] (5.43ns)   --->   "%tmp_83 = fcmp_ogt  i32 %regions_0_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1288 'fcmp' 'tmp_83' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_40)   --->   "%and_ln57_9 = and i1 %and_ln57_8, i1 %tmp_83" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1289 'and' 'and_ln57_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1290 [1/1] (0.00ns)   --->   "%bitcast_ln57_8 = bitcast i32 %regions_0_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1290 'bitcast' 'bitcast_ln57_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_8, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1291 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1292 [1/1] (0.00ns)   --->   "%trunc_ln57_8 = trunc i32 %bitcast_ln57_8" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1292 'trunc' 'trunc_ln57_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1293 [1/1] (1.55ns)   --->   "%icmp_ln57_16 = icmp_ne  i8 %tmp_84, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1293 'icmp' 'icmp_ln57_16' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1294 [1/1] (2.44ns)   --->   "%icmp_ln57_17 = icmp_eq  i23 %trunc_ln57_8, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1294 'icmp' 'icmp_ln57_17' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_11)   --->   "%or_ln57_10 = or i1 %icmp_ln57_17, i1 %icmp_ln57_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1295 'or' 'or_ln57_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_11)   --->   "%and_ln57_10 = and i1 %or_ln57_10, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1296 'and' 'and_ln57_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1297 [1/2] (5.43ns)   --->   "%tmp_85 = fcmp_olt  i32 %regions_0_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1297 'fcmp' 'tmp_85' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1298 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_11 = and i1 %and_ln57_10, i1 %tmp_85" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1298 'and' 'and_ln57_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1299 [1/1] (0.00ns)   --->   "%bitcast_ln57_10 = bitcast i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1299 'bitcast' 'bitcast_ln57_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_10, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1300 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1301 [1/1] (0.00ns)   --->   "%trunc_ln57_10 = trunc i32 %bitcast_ln57_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1301 'trunc' 'trunc_ln57_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_41)   --->   "%or_ln57_12 = or i1 %icmp_ln57_19, i1 %icmp_ln57_18" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1302 'or' 'or_ln57_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1303 [1/1] (1.55ns)   --->   "%icmp_ln57_20 = icmp_ne  i8 %tmp_87, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1303 'icmp' 'icmp_ln57_20' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1304 [1/1] (2.44ns)   --->   "%icmp_ln57_21 = icmp_eq  i23 %trunc_ln57_10, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1304 'icmp' 'icmp_ln57_21' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1305 [1/1] (0.97ns)   --->   "%or_ln57_13 = or i1 %icmp_ln57_21, i1 %icmp_ln57_20" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1305 'or' 'or_ln57_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_41)   --->   "%and_ln57_12 = and i1 %or_ln57_12, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1306 'and' 'and_ln57_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1307 [1/2] (5.43ns)   --->   "%tmp_88 = fcmp_ogt  i32 %regions_0_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1307 'fcmp' 'tmp_88' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_41)   --->   "%and_ln57_13 = and i1 %and_ln57_12, i1 %tmp_88" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1308 'and' 'and_ln57_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1309 [2/2] (5.43ns)   --->   "%tmp_90 = fcmp_olt  i32 %regions_0_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1309 'fcmp' 'tmp_90' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1310 [1/2] (3.25ns)   --->   "%regions_0_1_load_4 = load i9 %regions_0_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1310 'load' 'regions_0_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 1311 [1/2] (3.25ns)   --->   "%regions_0_0_load_4 = load i9 %regions_0_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1311 'load' 'regions_0_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 1312 [1/1] (0.00ns)   --->   "%bitcast_ln57_12 = bitcast i32 %regions_0_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1312 'bitcast' 'bitcast_ln57_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_12, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1313 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln57_12 = trunc i32 %bitcast_ln57_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1314 'trunc' 'trunc_ln57_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1315 [1/1] (1.55ns)   --->   "%icmp_ln57_24 = icmp_ne  i8 %tmp_91, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1315 'icmp' 'icmp_ln57_24' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1316 [1/1] (2.44ns)   --->   "%icmp_ln57_25 = icmp_eq  i23 %trunc_ln57_12, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1316 'icmp' 'icmp_ln57_25' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1317 [2/2] (5.43ns)   --->   "%tmp_93 = fcmp_ogt  i32 %regions_0_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1317 'fcmp' 'tmp_93' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1318 [2/2] (5.43ns)   --->   "%tmp_95 = fcmp_olt  i32 %regions_0_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1318 'fcmp' 'tmp_95' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1319 [1/2] (3.25ns)   --->   "%regions_0_1_load_5 = load i9 %regions_0_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1319 'load' 'regions_0_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 1320 [1/2] (3.25ns)   --->   "%regions_0_0_load_5 = load i9 %regions_0_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1320 'load' 'regions_0_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 1321 [1/1] (0.00ns)   --->   "%bitcast_ln57_15 = bitcast i32 %regions_0_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1321 'bitcast' 'bitcast_ln57_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_15, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1322 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln57_15 = trunc i32 %bitcast_ln57_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1323 'trunc' 'trunc_ln57_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1324 [1/1] (1.55ns)   --->   "%icmp_ln57_30 = icmp_ne  i8 %tmp_96, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1324 'icmp' 'icmp_ln57_30' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1325 [1/1] (2.44ns)   --->   "%icmp_ln57_31 = icmp_eq  i23 %trunc_ln57_15, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1325 'icmp' 'icmp_ln57_31' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1326 [2/2] (5.43ns)   --->   "%tmp_98 = fcmp_ogt  i32 %regions_0_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1326 'fcmp' 'tmp_98' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1327 [2/2] (3.25ns)   --->   "%regions_0_1_load_6 = load i9 %regions_0_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1327 'load' 'regions_0_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 1328 [2/2] (3.25ns)   --->   "%regions_0_0_load_6 = load i9 %regions_0_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1328 'load' 'regions_0_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 1329 [2/2] (3.25ns)   --->   "%regions_0_1_load_7 = load i9 %regions_0_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1329 'load' 'regions_0_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 1330 [2/2] (3.25ns)   --->   "%regions_0_0_load_7 = load i9 %regions_0_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1330 'load' 'regions_0_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_40)   --->   "%or_ln57_39 = or i1 %and_ln57_9, i1 %and_ln57_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1331 'or' 'or_ln57_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1332 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_40 = or i1 %or_ln57_39, i1 %or_ln57_38" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1332 'or' 'or_ln57_40' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1333 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_41 = or i1 %and_ln57_13, i1 %and_ln57_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1333 'or' 'or_ln57_41' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 1334 [2/2] (3.25ns)   --->   "%regions_0_2_load = load i9 %regions_0_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1334 'load' 'regions_0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 1335 [1/1] (0.00ns)   --->   "%bitcast_ln57_2 = bitcast i32 %regions_0_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1335 'bitcast' 'bitcast_ln57_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1336 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln57_2 = trunc i32 %bitcast_ln57_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1337 'trunc' 'trunc_ln57_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1338 [1/1] (1.55ns)   --->   "%icmp_ln57_4 = icmp_ne  i8 %tmp_74, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1338 'icmp' 'icmp_ln57_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1339 [1/1] (2.44ns)   --->   "%icmp_ln57_5 = icmp_eq  i23 %trunc_ln57_2, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1339 'icmp' 'icmp_ln57_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_3)   --->   "%or_ln57_2 = or i1 %icmp_ln57_5, i1 %icmp_ln57_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1340 'or' 'or_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_3)   --->   "%and_ln57_2 = and i1 %or_ln57_2, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1341 'and' 'and_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1342 [1/2] (5.43ns)   --->   "%tmp_75 = fcmp_olt  i32 %regions_0_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1342 'fcmp' 'tmp_75' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1343 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_3 = and i1 %and_ln57_2, i1 %tmp_75" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1343 'and' 'and_ln57_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1344 [2/2] (3.25ns)   --->   "%regions_0_2_load_1 = load i9 %regions_0_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1344 'load' 'regions_0_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 1345 [1/1] (0.00ns)   --->   "%bitcast_ln57_11 = bitcast i32 %regions_0_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1345 'bitcast' 'bitcast_ln57_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_11, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1346 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln57_11 = trunc i32 %bitcast_ln57_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1347 'trunc' 'trunc_ln57_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1348 [1/1] (1.55ns)   --->   "%icmp_ln57_22 = icmp_ne  i8 %tmp_89, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1348 'icmp' 'icmp_ln57_22' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1349 [1/1] (2.44ns)   --->   "%icmp_ln57_23 = icmp_eq  i23 %trunc_ln57_11, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1349 'icmp' 'icmp_ln57_23' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_34)   --->   "%or_ln57_14 = or i1 %icmp_ln57_23, i1 %icmp_ln57_22" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1350 'or' 'or_ln57_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_34)   --->   "%and_ln57_14 = and i1 %or_ln57_14, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1351 'and' 'and_ln57_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1352 [1/2] (5.43ns)   --->   "%tmp_90 = fcmp_olt  i32 %regions_0_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1352 'fcmp' 'tmp_90' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_34)   --->   "%and_ln57_15 = and i1 %and_ln57_14, i1 %tmp_90" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1353 'and' 'and_ln57_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1354 [1/1] (0.00ns)   --->   "%bitcast_ln57_13 = bitcast i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1354 'bitcast' 'bitcast_ln57_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_13, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1355 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln57_13 = trunc i32 %bitcast_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1356 'trunc' 'trunc_ln57_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_36)   --->   "%or_ln57_16 = or i1 %icmp_ln57_25, i1 %icmp_ln57_24" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1357 'or' 'or_ln57_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1358 [1/1] (1.55ns)   --->   "%icmp_ln57_26 = icmp_ne  i8 %tmp_92, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1358 'icmp' 'icmp_ln57_26' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1359 [1/1] (2.44ns)   --->   "%icmp_ln57_27 = icmp_eq  i23 %trunc_ln57_13, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1359 'icmp' 'icmp_ln57_27' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1360 [1/1] (0.97ns)   --->   "%or_ln57_17 = or i1 %icmp_ln57_27, i1 %icmp_ln57_26" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1360 'or' 'or_ln57_17' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_36)   --->   "%and_ln57_16 = and i1 %or_ln57_16, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1361 'and' 'and_ln57_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1362 [1/2] (5.43ns)   --->   "%tmp_93 = fcmp_ogt  i32 %regions_0_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1362 'fcmp' 'tmp_93' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_36)   --->   "%and_ln57_17 = and i1 %and_ln57_16, i1 %tmp_93" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1363 'and' 'and_ln57_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1364 [1/1] (0.00ns)   --->   "%bitcast_ln57_14 = bitcast i32 %regions_0_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1364 'bitcast' 'bitcast_ln57_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1365 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_14, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1365 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1366 [1/1] (0.00ns)   --->   "%trunc_ln57_14 = trunc i32 %bitcast_ln57_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1366 'trunc' 'trunc_ln57_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1367 [1/1] (1.55ns)   --->   "%icmp_ln57_28 = icmp_ne  i8 %tmp_94, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1367 'icmp' 'icmp_ln57_28' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1368 [1/1] (2.44ns)   --->   "%icmp_ln57_29 = icmp_eq  i23 %trunc_ln57_14, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1368 'icmp' 'icmp_ln57_29' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_19)   --->   "%or_ln57_18 = or i1 %icmp_ln57_29, i1 %icmp_ln57_28" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1369 'or' 'or_ln57_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_19)   --->   "%and_ln57_18 = and i1 %or_ln57_18, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1370 'and' 'and_ln57_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1371 [1/2] (5.43ns)   --->   "%tmp_95 = fcmp_olt  i32 %regions_0_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1371 'fcmp' 'tmp_95' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1372 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_19 = and i1 %and_ln57_18, i1 %tmp_95" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1372 'and' 'and_ln57_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1373 [1/1] (0.00ns)   --->   "%bitcast_ln57_16 = bitcast i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1373 'bitcast' 'bitcast_ln57_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_16, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1374 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln57_16 = trunc i32 %bitcast_ln57_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1375 'trunc' 'trunc_ln57_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_21)   --->   "%or_ln57_20 = or i1 %icmp_ln57_31, i1 %icmp_ln57_30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1376 'or' 'or_ln57_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1377 [1/1] (1.55ns)   --->   "%icmp_ln57_32 = icmp_ne  i8 %tmp_97, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1377 'icmp' 'icmp_ln57_32' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1378 [1/1] (2.44ns)   --->   "%icmp_ln57_33 = icmp_eq  i23 %trunc_ln57_16, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1378 'icmp' 'icmp_ln57_33' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1379 [1/1] (0.97ns)   --->   "%or_ln57_21 = or i1 %icmp_ln57_33, i1 %icmp_ln57_32" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1379 'or' 'or_ln57_21' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_21)   --->   "%and_ln57_20 = and i1 %or_ln57_20, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1380 'and' 'and_ln57_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1381 [1/2] (5.43ns)   --->   "%tmp_98 = fcmp_ogt  i32 %regions_0_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1381 'fcmp' 'tmp_98' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1382 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_21 = and i1 %and_ln57_20, i1 %tmp_98" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1382 'and' 'and_ln57_21' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1383 [2/2] (5.43ns)   --->   "%tmp_100 = fcmp_olt  i32 %regions_0_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1383 'fcmp' 'tmp_100' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1384 [1/2] (3.25ns)   --->   "%regions_0_1_load_6 = load i9 %regions_0_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1384 'load' 'regions_0_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 1385 [1/2] (3.25ns)   --->   "%regions_0_0_load_6 = load i9 %regions_0_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1385 'load' 'regions_0_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 1386 [1/1] (0.00ns)   --->   "%bitcast_ln57_18 = bitcast i32 %regions_0_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1386 'bitcast' 'bitcast_ln57_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1387 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_18, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1387 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln57_18 = trunc i32 %bitcast_ln57_18" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1388 'trunc' 'trunc_ln57_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1389 [1/1] (1.55ns)   --->   "%icmp_ln57_36 = icmp_ne  i8 %tmp_101, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1389 'icmp' 'icmp_ln57_36' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1390 [1/1] (2.44ns)   --->   "%icmp_ln57_37 = icmp_eq  i23 %trunc_ln57_18, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1390 'icmp' 'icmp_ln57_37' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1391 [2/2] (5.43ns)   --->   "%tmp_103 = fcmp_ogt  i32 %regions_0_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1391 'fcmp' 'tmp_103' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1392 [2/2] (5.43ns)   --->   "%tmp_105 = fcmp_olt  i32 %regions_0_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1392 'fcmp' 'tmp_105' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1393 [1/2] (3.25ns)   --->   "%regions_0_1_load_7 = load i9 %regions_0_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1393 'load' 'regions_0_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 1394 [1/2] (3.25ns)   --->   "%regions_0_0_load_7 = load i9 %regions_0_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1394 'load' 'regions_0_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 1395 [1/1] (0.00ns)   --->   "%bitcast_ln57_21 = bitcast i32 %regions_0_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1395 'bitcast' 'bitcast_ln57_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_21, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1396 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1397 [1/1] (0.00ns)   --->   "%trunc_ln57_21 = trunc i32 %bitcast_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1397 'trunc' 'trunc_ln57_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1398 [1/1] (1.55ns)   --->   "%icmp_ln57_42 = icmp_ne  i8 %tmp_106, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1398 'icmp' 'icmp_ln57_42' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1399 [1/1] (2.44ns)   --->   "%icmp_ln57_43 = icmp_eq  i23 %trunc_ln57_21, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1399 'icmp' 'icmp_ln57_43' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1400 [2/2] (5.43ns)   --->   "%tmp_108 = fcmp_ogt  i32 %regions_0_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1400 'fcmp' 'tmp_108' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1401 [2/2] (5.43ns)   --->   "%tmp_110 = fcmp_olt  i32 %regions_0_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1401 'fcmp' 'tmp_110' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1402 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_34 = or i1 %and_ln57_15, i1 %and_ln57_19" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1402 'or' 'or_ln57_34' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_36)   --->   "%or_ln57_35 = or i1 %and_ln57_17, i1 %and_ln57_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1403 'or' 'or_ln57_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1404 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_36 = or i1 %or_ln57_35, i1 %or_ln57_34" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1404 'or' 'or_ln57_36' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.34>
ST_6 : Operation 1405 [1/2] (3.25ns)   --->   "%regions_0_2_load = load i9 %regions_0_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1405 'load' 'regions_0_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 1406 [1/2] (3.25ns)   --->   "%regions_0_2_load_1 = load i9 %regions_0_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1406 'load' 'regions_0_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 1407 [2/2] (3.25ns)   --->   "%regions_0_2_load_2 = load i9 %regions_0_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1407 'load' 'regions_0_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 1408 [2/2] (3.25ns)   --->   "%regions_0_2_load_3 = load i9 %regions_0_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1408 'load' 'regions_0_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 1409 [1/1] (0.00ns)   --->   "%bitcast_ln57_17 = bitcast i32 %regions_0_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1409 'bitcast' 'bitcast_ln57_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_17, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1410 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln57_17 = trunc i32 %bitcast_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1411 'trunc' 'trunc_ln57_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1412 [1/1] (1.55ns)   --->   "%icmp_ln57_34 = icmp_ne  i8 %tmp_99, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1412 'icmp' 'icmp_ln57_34' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1413 [1/1] (2.44ns)   --->   "%icmp_ln57_35 = icmp_eq  i23 %trunc_ln57_17, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1413 'icmp' 'icmp_ln57_35' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_33)   --->   "%or_ln57_22 = or i1 %icmp_ln57_35, i1 %icmp_ln57_34" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1414 'or' 'or_ln57_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_33)   --->   "%and_ln57_22 = and i1 %or_ln57_22, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1415 'and' 'and_ln57_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1416 [1/2] (5.43ns)   --->   "%tmp_100 = fcmp_olt  i32 %regions_0_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1416 'fcmp' 'tmp_100' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_33)   --->   "%and_ln57_23 = and i1 %and_ln57_22, i1 %tmp_100" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1417 'and' 'and_ln57_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1418 [1/1] (0.00ns)   --->   "%bitcast_ln57_19 = bitcast i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1418 'bitcast' 'bitcast_ln57_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_19, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1419 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1420 [1/1] (0.00ns)   --->   "%trunc_ln57_19 = trunc i32 %bitcast_ln57_19" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1420 'trunc' 'trunc_ln57_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_31)   --->   "%or_ln57_24 = or i1 %icmp_ln57_37, i1 %icmp_ln57_36" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1421 'or' 'or_ln57_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1422 [1/1] (1.55ns)   --->   "%icmp_ln57_38 = icmp_ne  i8 %tmp_102, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1422 'icmp' 'icmp_ln57_38' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1423 [1/1] (2.44ns)   --->   "%icmp_ln57_39 = icmp_eq  i23 %trunc_ln57_19, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1423 'icmp' 'icmp_ln57_39' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1424 [1/1] (0.97ns)   --->   "%or_ln57_25 = or i1 %icmp_ln57_39, i1 %icmp_ln57_38" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1424 'or' 'or_ln57_25' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_31)   --->   "%and_ln57_24 = and i1 %or_ln57_24, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1425 'and' 'and_ln57_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1426 [1/2] (5.43ns)   --->   "%tmp_103 = fcmp_ogt  i32 %regions_0_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1426 'fcmp' 'tmp_103' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_31)   --->   "%and_ln57_25 = and i1 %and_ln57_24, i1 %tmp_103" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1427 'and' 'and_ln57_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1428 [1/1] (0.00ns)   --->   "%bitcast_ln57_20 = bitcast i32 %regions_0_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1428 'bitcast' 'bitcast_ln57_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1429 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_20, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1429 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln57_20 = trunc i32 %bitcast_ln57_20" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1430 'trunc' 'trunc_ln57_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1431 [1/1] (1.55ns)   --->   "%icmp_ln57_40 = icmp_ne  i8 %tmp_104, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1431 'icmp' 'icmp_ln57_40' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1432 [1/1] (2.44ns)   --->   "%icmp_ln57_41 = icmp_eq  i23 %trunc_ln57_20, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1432 'icmp' 'icmp_ln57_41' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_27)   --->   "%or_ln57_26 = or i1 %icmp_ln57_41, i1 %icmp_ln57_40" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1433 'or' 'or_ln57_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_27)   --->   "%and_ln57_26 = and i1 %or_ln57_26, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1434 'and' 'and_ln57_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1435 [1/2] (5.43ns)   --->   "%tmp_105 = fcmp_olt  i32 %regions_0_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1435 'fcmp' 'tmp_105' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1436 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_27 = and i1 %and_ln57_26, i1 %tmp_105" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1436 'and' 'and_ln57_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1437 [1/1] (0.00ns)   --->   "%bitcast_ln57_22 = bitcast i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1437 'bitcast' 'bitcast_ln57_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_22, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1438 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1439 [1/1] (0.00ns)   --->   "%trunc_ln57_22 = trunc i32 %bitcast_ln57_22" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1439 'trunc' 'trunc_ln57_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_43)   --->   "%or_ln57_28 = or i1 %icmp_ln57_43, i1 %icmp_ln57_42" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1440 'or' 'or_ln57_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1441 [1/1] (1.55ns)   --->   "%icmp_ln57_44 = icmp_ne  i8 %tmp_107, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1441 'icmp' 'icmp_ln57_44' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1442 [1/1] (2.44ns)   --->   "%icmp_ln57_45 = icmp_eq  i23 %trunc_ln57_22, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1442 'icmp' 'icmp_ln57_45' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1443 [1/1] (0.97ns)   --->   "%or_ln57_29 = or i1 %icmp_ln57_45, i1 %icmp_ln57_44" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1443 'or' 'or_ln57_29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_43)   --->   "%and_ln57_28 = and i1 %or_ln57_28, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1444 'and' 'and_ln57_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1445 [1/2] (5.43ns)   --->   "%tmp_108 = fcmp_ogt  i32 %regions_0_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1445 'fcmp' 'tmp_108' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_43)   --->   "%and_ln57_29 = and i1 %and_ln57_28, i1 %tmp_108" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1446 'and' 'and_ln57_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1447 [1/1] (0.00ns)   --->   "%bitcast_ln57_23 = bitcast i32 %regions_0_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1447 'bitcast' 'bitcast_ln57_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_23, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1448 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1449 [1/1] (0.00ns)   --->   "%trunc_ln57_23 = trunc i32 %bitcast_ln57_23" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1449 'trunc' 'trunc_ln57_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1450 [1/1] (1.55ns)   --->   "%icmp_ln57_46 = icmp_ne  i8 %tmp_109, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1450 'icmp' 'icmp_ln57_46' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1451 [1/1] (2.44ns)   --->   "%icmp_ln57_47 = icmp_eq  i23 %trunc_ln57_23, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1451 'icmp' 'icmp_ln57_47' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_31)   --->   "%or_ln57_30 = or i1 %icmp_ln57_47, i1 %icmp_ln57_46" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1452 'or' 'or_ln57_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_31)   --->   "%and_ln57_30 = and i1 %or_ln57_30, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1453 'and' 'and_ln57_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1454 [1/2] (5.43ns)   --->   "%tmp_110 = fcmp_olt  i32 %regions_0_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1454 'fcmp' 'tmp_110' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1455 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_31 = and i1 %and_ln57_30, i1 %tmp_110" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1455 'and' 'and_ln57_31' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1456 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_31 = or i1 %and_ln57_25, i1 %and_ln57_27" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1456 'or' 'or_ln57_31' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_33)   --->   "%or_ln57_32 = or i1 %and_ln57_23, i1 %and_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1457 'or' 'or_ln57_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1458 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_33 = or i1 %or_ln57_32, i1 %or_ln57_31" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1458 'or' 'or_ln57_33' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%or_ln57_37 = or i1 %or_ln57_36, i1 %or_ln57_33" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1459 'or' 'or_ln57_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_43)   --->   "%or_ln57_42 = or i1 %and_ln57_29, i1 %and_ln57_31" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1460 'or' 'or_ln57_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1461 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_43 = or i1 %or_ln57_42, i1 %or_ln57_41" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1461 'or' 'or_ln57_43' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node idx)   --->   "%or_ln57_44 = or i1 %or_ln57_43, i1 %or_ln57_40" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1462 'or' 'or_ln57_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1463 [1/1] (0.97ns) (out node of the LUT)   --->   "%idx = or i1 %or_ln57_44, i1 %or_ln57_37" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1463 'or' 'idx' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 13.7>
ST_7 : Operation 1464 [4/4] (10.5ns)   --->   "%hdist = fsub i32 %regions_0_1_load, i32 %regions_0_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1464 'fsub' 'hdist' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1465 [4/4] (10.5ns)   --->   "%hdist_1 = fsub i32 %regions_0_1_load_1, i32 %regions_0_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1465 'fsub' 'hdist_1' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1466 [1/2] (3.25ns)   --->   "%regions_0_2_load_2 = load i9 %regions_0_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1466 'load' 'regions_0_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 1467 [4/4] (10.5ns)   --->   "%hdist_2 = fsub i32 %regions_0_1_load_2, i32 %regions_0_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1467 'fsub' 'hdist_2' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1468 [1/2] (3.25ns)   --->   "%regions_0_2_load_3 = load i9 %regions_0_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1468 'load' 'regions_0_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 1469 [4/4] (10.5ns)   --->   "%hdist_3 = fsub i32 %regions_0_1_load_3, i32 %regions_0_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1469 'fsub' 'hdist_3' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1470 [2/2] (3.25ns)   --->   "%regions_0_2_load_4 = load i9 %regions_0_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1470 'load' 'regions_0_2_load_4' <Predicate = (!idx)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_7 : Operation 1471 [2/2] (3.25ns)   --->   "%regions_0_2_load_5 = load i9 %regions_0_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1471 'load' 'regions_0_2_load_5' <Predicate = (!idx)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 8 <SV = 7> <Delay = 13.7>
ST_8 : Operation 1472 [3/4] (10.5ns)   --->   "%hdist = fsub i32 %regions_0_1_load, i32 %regions_0_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1472 'fsub' 'hdist' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1473 [3/4] (10.5ns)   --->   "%hdist_1 = fsub i32 %regions_0_1_load_1, i32 %regions_0_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1473 'fsub' 'hdist_1' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1474 [3/4] (10.5ns)   --->   "%hdist_2 = fsub i32 %regions_0_1_load_2, i32 %regions_0_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1474 'fsub' 'hdist_2' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1475 [3/4] (10.5ns)   --->   "%hdist_3 = fsub i32 %regions_0_1_load_3, i32 %regions_0_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1475 'fsub' 'hdist_3' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1476 [1/2] (3.25ns)   --->   "%regions_0_2_load_4 = load i9 %regions_0_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1476 'load' 'regions_0_2_load_4' <Predicate = (!idx)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_8 : Operation 1477 [4/4] (10.5ns)   --->   "%hdist_4 = fsub i32 %regions_0_1_load_4, i32 %regions_0_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1477 'fsub' 'hdist_4' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1478 [1/2] (3.25ns)   --->   "%regions_0_2_load_5 = load i9 %regions_0_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1478 'load' 'regions_0_2_load_5' <Predicate = (!idx)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_8 : Operation 1479 [4/4] (10.5ns)   --->   "%hdist_5 = fsub i32 %regions_0_1_load_5, i32 %regions_0_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1479 'fsub' 'hdist_5' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1480 [2/2] (3.25ns)   --->   "%regions_0_2_load_6 = load i9 %regions_0_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1480 'load' 'regions_0_2_load_6' <Predicate = (!idx)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_8 : Operation 1481 [2/2] (3.25ns)   --->   "%regions_0_2_load_7 = load i9 %regions_0_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1481 'load' 'regions_0_2_load_7' <Predicate = (!idx)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 9 <SV = 8> <Delay = 13.7>
ST_9 : Operation 1482 [2/4] (10.5ns)   --->   "%hdist = fsub i32 %regions_0_1_load, i32 %regions_0_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1482 'fsub' 'hdist' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1483 [2/4] (10.5ns)   --->   "%hdist_1 = fsub i32 %regions_0_1_load_1, i32 %regions_0_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1483 'fsub' 'hdist_1' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1484 [2/4] (10.5ns)   --->   "%hdist_2 = fsub i32 %regions_0_1_load_2, i32 %regions_0_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1484 'fsub' 'hdist_2' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1485 [2/4] (10.5ns)   --->   "%hdist_3 = fsub i32 %regions_0_1_load_3, i32 %regions_0_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1485 'fsub' 'hdist_3' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1486 [3/4] (10.5ns)   --->   "%hdist_4 = fsub i32 %regions_0_1_load_4, i32 %regions_0_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1486 'fsub' 'hdist_4' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1487 [3/4] (10.5ns)   --->   "%hdist_5 = fsub i32 %regions_0_1_load_5, i32 %regions_0_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1487 'fsub' 'hdist_5' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1488 [1/2] (3.25ns)   --->   "%regions_0_2_load_6 = load i9 %regions_0_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1488 'load' 'regions_0_2_load_6' <Predicate = (!idx)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 1489 [4/4] (10.5ns)   --->   "%hdist_6 = fsub i32 %regions_0_1_load_6, i32 %regions_0_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1489 'fsub' 'hdist_6' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1490 [1/2] (3.25ns)   --->   "%regions_0_2_load_7 = load i9 %regions_0_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1490 'load' 'regions_0_2_load_7' <Predicate = (!idx)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 1491 [4/4] (10.5ns)   --->   "%hdist_7 = fsub i32 %regions_0_1_load_7, i32 %regions_0_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1491 'fsub' 'hdist_7' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 1492 [1/4] (10.5ns)   --->   "%hdist = fsub i32 %regions_0_1_load, i32 %regions_0_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1492 'fsub' 'hdist' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1493 [1/4] (10.5ns)   --->   "%hdist_1 = fsub i32 %regions_0_1_load_1, i32 %regions_0_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1493 'fsub' 'hdist_1' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1494 [1/4] (10.5ns)   --->   "%hdist_2 = fsub i32 %regions_0_1_load_2, i32 %regions_0_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1494 'fsub' 'hdist_2' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1495 [1/4] (10.5ns)   --->   "%hdist_3 = fsub i32 %regions_0_1_load_3, i32 %regions_0_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1495 'fsub' 'hdist_3' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1496 [2/4] (10.5ns)   --->   "%hdist_4 = fsub i32 %regions_0_1_load_4, i32 %regions_0_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1496 'fsub' 'hdist_4' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1497 [2/4] (10.5ns)   --->   "%hdist_5 = fsub i32 %regions_0_1_load_5, i32 %regions_0_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1497 'fsub' 'hdist_5' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1498 [3/4] (10.5ns)   --->   "%hdist_6 = fsub i32 %regions_0_1_load_6, i32 %regions_0_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1498 'fsub' 'hdist_6' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1499 [3/4] (10.5ns)   --->   "%hdist_7 = fsub i32 %regions_0_1_load_7, i32 %regions_0_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1499 'fsub' 'hdist_7' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.3>
ST_11 : Operation 1500 [2/2] (12.3ns)   --->   "%scale = fmul i32 %hdist, i32 %hdist" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1500 'fmul' 'scale' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1501 [1/4] (10.5ns)   --->   "%hdist_4 = fsub i32 %regions_0_1_load_4, i32 %regions_0_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1501 'fsub' 'hdist_4' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1502 [1/4] (10.5ns)   --->   "%hdist_5 = fsub i32 %regions_0_1_load_5, i32 %regions_0_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1502 'fsub' 'hdist_5' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1503 [2/4] (10.5ns)   --->   "%hdist_6 = fsub i32 %regions_0_1_load_6, i32 %regions_0_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1503 'fsub' 'hdist_6' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1504 [2/4] (10.5ns)   --->   "%hdist_7 = fsub i32 %regions_0_1_load_7, i32 %regions_0_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1504 'fsub' 'hdist_7' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 1505 [1/2] (12.3ns)   --->   "%scale = fmul i32 %hdist, i32 %hdist" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1505 'fmul' 'scale' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1506 [1/4] (10.5ns)   --->   "%hdist_6 = fsub i32 %regions_0_1_load_6, i32 %regions_0_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1506 'fsub' 'hdist_6' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1507 [1/4] (10.5ns)   --->   "%hdist_7 = fsub i32 %regions_0_1_load_7, i32 %regions_0_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1507 'fsub' 'hdist_7' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 1508 [4/4] (10.5ns)   --->   "%area = fadd i32 %scale, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1508 'fadd' 'area' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 1509 [3/4] (10.5ns)   --->   "%area = fadd i32 %scale, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1509 'fadd' 'area' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.3>
ST_15 : Operation 1510 [2/4] (10.5ns)   --->   "%area = fadd i32 %scale, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1510 'fadd' 'area' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1511 [2/2] (12.3ns)   --->   "%scale_1 = fmul i32 %hdist_1, i32 %hdist_1" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1511 'fmul' 'scale_1' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 1512 [1/4] (10.5ns)   --->   "%area = fadd i32 %scale, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1512 'fadd' 'area' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1513 [1/2] (12.3ns)   --->   "%scale_1 = fmul i32 %hdist_1, i32 %hdist_1" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1513 'fmul' 'scale_1' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 1514 [4/4] (10.5ns)   --->   "%area_1 = fadd i32 %area, i32 %scale_1" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1514 'fadd' 'area_1' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 1515 [3/4] (10.5ns)   --->   "%area_1 = fadd i32 %area, i32 %scale_1" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1515 'fadd' 'area_1' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 1516 [2/4] (10.5ns)   --->   "%area_1 = fadd i32 %area, i32 %scale_1" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1516 'fadd' 'area_1' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1517 [2/2] (12.3ns)   --->   "%scale_2 = fmul i32 %hdist_2, i32 %hdist_2" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1517 'fmul' 'scale_2' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 1518 [1/4] (10.5ns)   --->   "%area_1 = fadd i32 %area, i32 %scale_1" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1518 'fadd' 'area_1' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1519 [1/2] (12.3ns)   --->   "%scale_2 = fmul i32 %hdist_2, i32 %hdist_2" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1519 'fmul' 'scale_2' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 1520 [4/4] (10.5ns)   --->   "%area_2 = fadd i32 %area_1, i32 %scale_2" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1520 'fadd' 'area_2' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 1521 [3/4] (10.5ns)   --->   "%area_2 = fadd i32 %area_1, i32 %scale_2" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1521 'fadd' 'area_2' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 1522 [2/4] (10.5ns)   --->   "%area_2 = fadd i32 %area_1, i32 %scale_2" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1522 'fadd' 'area_2' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1523 [2/2] (12.3ns)   --->   "%scale_3 = fmul i32 %hdist_3, i32 %hdist_3" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1523 'fmul' 'scale_3' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 1524 [1/4] (10.5ns)   --->   "%area_2 = fadd i32 %area_1, i32 %scale_2" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1524 'fadd' 'area_2' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1525 [1/2] (12.3ns)   --->   "%scale_3 = fmul i32 %hdist_3, i32 %hdist_3" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1525 'fmul' 'scale_3' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 1526 [4/4] (10.5ns)   --->   "%area_3 = fadd i32 %area_2, i32 %scale_3" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1526 'fadd' 'area_3' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 1527 [3/4] (10.5ns)   --->   "%area_3 = fadd i32 %area_2, i32 %scale_3" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1527 'fadd' 'area_3' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 12.3>
ST_27 : Operation 1528 [2/4] (10.5ns)   --->   "%area_3 = fadd i32 %area_2, i32 %scale_3" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1528 'fadd' 'area_3' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1529 [2/2] (12.3ns)   --->   "%scale_4 = fmul i32 %hdist_4, i32 %hdist_4" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1529 'fmul' 'scale_4' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 1530 [1/4] (10.5ns)   --->   "%area_3 = fadd i32 %area_2, i32 %scale_3" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1530 'fadd' 'area_3' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1531 [1/2] (12.3ns)   --->   "%scale_4 = fmul i32 %hdist_4, i32 %hdist_4" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1531 'fmul' 'scale_4' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 1532 [4/4] (10.5ns)   --->   "%area_4 = fadd i32 %area_3, i32 %scale_4" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1532 'fadd' 'area_4' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 1533 [3/4] (10.5ns)   --->   "%area_4 = fadd i32 %area_3, i32 %scale_4" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1533 'fadd' 'area_4' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.3>
ST_31 : Operation 1534 [2/4] (10.5ns)   --->   "%area_4 = fadd i32 %area_3, i32 %scale_4" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1534 'fadd' 'area_4' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1535 [2/2] (12.3ns)   --->   "%scale_5 = fmul i32 %hdist_5, i32 %hdist_5" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1535 'fmul' 'scale_5' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 12.3>
ST_32 : Operation 1536 [1/4] (10.5ns)   --->   "%area_4 = fadd i32 %area_3, i32 %scale_4" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1536 'fadd' 'area_4' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1537 [1/2] (12.3ns)   --->   "%scale_5 = fmul i32 %hdist_5, i32 %hdist_5" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1537 'fmul' 'scale_5' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 1538 [4/4] (10.5ns)   --->   "%area_5 = fadd i32 %area_4, i32 %scale_5" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1538 'fadd' 'area_5' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 1539 [3/4] (10.5ns)   --->   "%area_5 = fadd i32 %area_4, i32 %scale_5" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1539 'fadd' 'area_5' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 12.3>
ST_35 : Operation 1540 [2/4] (10.5ns)   --->   "%area_5 = fadd i32 %area_4, i32 %scale_5" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1540 'fadd' 'area_5' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1541 [2/2] (12.3ns)   --->   "%scale_6 = fmul i32 %hdist_6, i32 %hdist_6" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1541 'fmul' 'scale_6' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 12.3>
ST_36 : Operation 1542 [1/4] (10.5ns)   --->   "%area_5 = fadd i32 %area_4, i32 %scale_5" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1542 'fadd' 'area_5' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1543 [1/2] (12.3ns)   --->   "%scale_6 = fmul i32 %hdist_6, i32 %hdist_6" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1543 'fmul' 'scale_6' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 1544 [4/4] (10.5ns)   --->   "%area_6 = fadd i32 %area_5, i32 %scale_6" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1544 'fadd' 'area_6' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 1545 [3/4] (10.5ns)   --->   "%area_6 = fadd i32 %area_5, i32 %scale_6" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1545 'fadd' 'area_6' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 12.3>
ST_39 : Operation 1546 [2/4] (10.5ns)   --->   "%area_6 = fadd i32 %area_5, i32 %scale_6" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1546 'fadd' 'area_6' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1547 [2/2] (12.3ns)   --->   "%scale_7 = fmul i32 %hdist_7, i32 %hdist_7" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1547 'fmul' 'scale_7' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 12.3>
ST_40 : Operation 1548 [1/4] (10.5ns)   --->   "%area_6 = fadd i32 %area_5, i32 %scale_6" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1548 'fadd' 'area_6' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1549 [1/2] (12.3ns)   --->   "%scale_7 = fmul i32 %hdist_7, i32 %hdist_7" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1549 'fmul' 'scale_7' <Predicate = (!idx)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 1550 [4/4] (10.5ns)   --->   "%area_7 = fadd i32 %area_6, i32 %scale_7" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1550 'fadd' 'area_7' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 1551 [3/4] (10.5ns)   --->   "%area_7 = fadd i32 %area_6, i32 %scale_7" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1551 'fadd' 'area_7' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 1552 [2/4] (10.5ns)   --->   "%area_7 = fadd i32 %area_6, i32 %scale_7" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1552 'fadd' 'area_7' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 1553 [1/4] (10.5ns)   --->   "%area_7 = fadd i32 %area_6, i32 %scale_7" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1553 'fadd' 'area_7' <Predicate = (!idx)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 14.0>
ST_45 : Operation 1554 [9/9] (14.0ns)   --->   "%tmp_score_16 = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1554 'fdiv' 'tmp_score_16' <Predicate = (!idx)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 14.0>
ST_46 : Operation 1555 [8/9] (14.0ns)   --->   "%tmp_score_16 = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1555 'fdiv' 'tmp_score_16' <Predicate = (!idx)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 14.0>
ST_47 : Operation 1556 [7/9] (14.0ns)   --->   "%tmp_score_16 = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1556 'fdiv' 'tmp_score_16' <Predicate = (!idx)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 14.0>
ST_48 : Operation 1557 [6/9] (14.0ns)   --->   "%tmp_score_16 = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1557 'fdiv' 'tmp_score_16' <Predicate = (!idx)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 14.0>
ST_49 : Operation 1558 [5/9] (14.0ns)   --->   "%tmp_score_16 = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1558 'fdiv' 'tmp_score_16' <Predicate = (!idx)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 14.0>
ST_50 : Operation 1559 [4/9] (14.0ns)   --->   "%tmp_score_16 = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1559 'fdiv' 'tmp_score_16' <Predicate = (!idx)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 14.0>
ST_51 : Operation 1560 [3/9] (14.0ns)   --->   "%tmp_score_16 = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1560 'fdiv' 'tmp_score_16' <Predicate = (!idx)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 14.0>
ST_52 : Operation 1561 [2/9] (14.0ns)   --->   "%tmp_score_16 = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1561 'fdiv' 'tmp_score_16' <Predicate = (!idx)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 14.0>
ST_53 : Operation 1562 [1/9] (14.0ns)   --->   "%tmp_score_16 = fdiv i32 1, i32 %area_7" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1562 'fdiv' 'tmp_score_16' <Predicate = (!idx)> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.24>
ST_54 : Operation 1563 [1/1] (0.69ns)   --->   "%score_3 = select i1 %idx, i32 -1, i32 %tmp_score_16" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1563 'select' 'score_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1564 [1/1] (0.99ns)   --->   "%select_ln35 = select i1 %idx, i2 3, i2 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 1564 'select' 'select_ln35' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1565 [1/1] (0.99ns)   --->   "%select_ln35_1 = select i1 %idx, i5 31, i5 0" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 1565 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %n_regions_read, i32 1, i32 7"   --->   Operation 1566 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1567 [1/1] (1.48ns)   --->   "%icmp_ln1077_1 = icmp_slt  i7 %tmp_111, i7 1"   --->   Operation 1567 'icmp' 'icmp_ln1077_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1568 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_1, void %for.body4.1.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 1568 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_54 : Operation 1569 [2/2] (3.25ns)   --->   "%regions_1_1_load = load i9 %regions_1_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1569 'load' 'regions_1_1_load' <Predicate = (!icmp_ln1077_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 1570 [2/2] (3.25ns)   --->   "%regions_1_2_load = load i9 %regions_1_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1570 'load' 'regions_1_2_load' <Predicate = (!icmp_ln1077_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 1571 [2/2] (3.25ns)   --->   "%regions_1_0_load = load i9 %regions_1_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1571 'load' 'regions_1_0_load' <Predicate = (!icmp_ln1077_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 1572 [2/2] (3.25ns)   --->   "%regions_1_0_load_1 = load i9 %regions_1_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1572 'load' 'regions_1_0_load_1' <Predicate = (!icmp_ln1077_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 55 <SV = 54> <Delay = 13.7>
ST_55 : Operation 1573 [1/2] (3.25ns)   --->   "%regions_1_1_load = load i9 %regions_1_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1573 'load' 'regions_1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 1574 [1/2] (3.25ns)   --->   "%regions_1_2_load = load i9 %regions_1_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1574 'load' 'regions_1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 1575 [4/4] (10.5ns)   --->   "%hdist_8 = fsub i32 %regions_1_1_load, i32 %regions_1_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1575 'fsub' 'hdist_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1576 [1/2] (3.25ns)   --->   "%regions_1_0_load = load i9 %regions_1_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1576 'load' 'regions_1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 1577 [1/1] (0.00ns)   --->   "%bitcast_ln57_24 = bitcast i32 %regions_1_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1577 'bitcast' 'bitcast_ln57_24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_24, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1578 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1579 [1/1] (0.00ns)   --->   "%trunc_ln57_24 = trunc i32 %bitcast_ln57_24" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1579 'trunc' 'trunc_ln57_24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1580 [1/1] (1.55ns)   --->   "%icmp_ln57_48 = icmp_ne  i8 %tmp_112, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1580 'icmp' 'icmp_ln57_48' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1581 [1/1] (2.44ns)   --->   "%icmp_ln57_49 = icmp_eq  i23 %trunc_ln57_24, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1581 'icmp' 'icmp_ln57_49' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1582 [2/2] (5.43ns)   --->   "%tmp_113 = fcmp_ogt  i32 %regions_1_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1582 'fcmp' 'tmp_113' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1583 [1/1] (0.00ns)   --->   "%bitcast_ln57_25 = bitcast i32 %regions_1_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1583 'bitcast' 'bitcast_ln57_25' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1584 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_25, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1584 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1585 [1/1] (0.00ns)   --->   "%trunc_ln57_25 = trunc i32 %bitcast_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1585 'trunc' 'trunc_ln57_25' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1586 [1/1] (1.55ns)   --->   "%icmp_ln57_50 = icmp_ne  i8 %tmp_114, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1586 'icmp' 'icmp_ln57_50' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1587 [1/1] (2.44ns)   --->   "%icmp_ln57_51 = icmp_eq  i23 %trunc_ln57_25, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1587 'icmp' 'icmp_ln57_51' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1588 [2/2] (5.43ns)   --->   "%tmp_115 = fcmp_olt  i32 %regions_1_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1588 'fcmp' 'tmp_115' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1589 [1/2] (3.25ns)   --->   "%regions_1_0_load_1 = load i9 %regions_1_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1589 'load' 'regions_1_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 1590 [1/1] (0.00ns)   --->   "%bitcast_ln57_26 = bitcast i32 %regions_1_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1590 'bitcast' 'bitcast_ln57_26' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_26, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1591 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1592 [1/1] (0.00ns)   --->   "%trunc_ln57_26 = trunc i32 %bitcast_ln57_26" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1592 'trunc' 'trunc_ln57_26' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1593 [1/1] (1.55ns)   --->   "%icmp_ln57_52 = icmp_ne  i8 %tmp_116, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1593 'icmp' 'icmp_ln57_52' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1594 [1/1] (2.44ns)   --->   "%icmp_ln57_53 = icmp_eq  i23 %trunc_ln57_26, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1594 'icmp' 'icmp_ln57_53' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1595 [2/2] (5.43ns)   --->   "%tmp_117 = fcmp_ogt  i32 %regions_1_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1595 'fcmp' 'tmp_117' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1596 [2/2] (3.25ns)   --->   "%regions_1_0_load_2 = load i9 %regions_1_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1596 'load' 'regions_1_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 1597 [2/2] (3.25ns)   --->   "%regions_1_0_load_3 = load i9 %regions_1_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1597 'load' 'regions_1_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 56 <SV = 55> <Delay = 10.5>
ST_56 : Operation 1598 [3/4] (10.5ns)   --->   "%hdist_8 = fsub i32 %regions_1_1_load, i32 %regions_1_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1598 'fsub' 'hdist_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_33)   --->   "%or_ln57_46 = or i1 %icmp_ln57_49, i1 %icmp_ln57_48" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1599 'or' 'or_ln57_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_33)   --->   "%and_ln57_32 = and i1 %or_ln57_46, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1600 'and' 'and_ln57_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1601 [1/2] (5.43ns)   --->   "%tmp_113 = fcmp_ogt  i32 %regions_1_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1601 'fcmp' 'tmp_113' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1602 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_33 = and i1 %and_ln57_32, i1 %tmp_113" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1602 'and' 'and_ln57_33' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_35)   --->   "%or_ln57_47 = or i1 %icmp_ln57_51, i1 %icmp_ln57_50" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1603 'or' 'or_ln57_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_35)   --->   "%and_ln57_34 = and i1 %or_ln57_47, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1604 'and' 'and_ln57_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1605 [1/2] (5.43ns)   --->   "%tmp_115 = fcmp_olt  i32 %regions_1_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1605 'fcmp' 'tmp_115' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1606 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_35 = and i1 %and_ln57_34, i1 %tmp_115" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1606 'and' 'and_ln57_35' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_69)   --->   "%or_ln57_48 = or i1 %icmp_ln57_53, i1 %icmp_ln57_52" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1607 'or' 'or_ln57_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_69)   --->   "%and_ln57_36 = and i1 %or_ln57_48, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1608 'and' 'and_ln57_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1609 [1/2] (5.43ns)   --->   "%tmp_117 = fcmp_ogt  i32 %regions_1_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1609 'fcmp' 'tmp_117' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_69)   --->   "%and_ln57_37 = and i1 %and_ln57_36, i1 %tmp_117" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1610 'and' 'and_ln57_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1611 [1/2] (3.25ns)   --->   "%regions_1_0_load_2 = load i9 %regions_1_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1611 'load' 'regions_1_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 1612 [1/1] (0.00ns)   --->   "%bitcast_ln57_28 = bitcast i32 %regions_1_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1612 'bitcast' 'bitcast_ln57_28' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_28, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1613 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1614 [1/1] (0.00ns)   --->   "%trunc_ln57_28 = trunc i32 %bitcast_ln57_28" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1614 'trunc' 'trunc_ln57_28' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1615 [1/1] (1.55ns)   --->   "%icmp_ln57_56 = icmp_ne  i8 %tmp_120, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1615 'icmp' 'icmp_ln57_56' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1616 [1/1] (2.44ns)   --->   "%icmp_ln57_57 = icmp_eq  i23 %trunc_ln57_28, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1616 'icmp' 'icmp_ln57_57' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1617 [2/2] (5.43ns)   --->   "%tmp_121 = fcmp_ogt  i32 %regions_1_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1617 'fcmp' 'tmp_121' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1618 [1/2] (3.25ns)   --->   "%regions_1_0_load_3 = load i9 %regions_1_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1618 'load' 'regions_1_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 1619 [1/1] (0.00ns)   --->   "%bitcast_ln57_30 = bitcast i32 %regions_1_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1619 'bitcast' 'bitcast_ln57_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_30, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1620 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln57_30 = trunc i32 %bitcast_ln57_30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1621 'trunc' 'trunc_ln57_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1622 [1/1] (1.55ns)   --->   "%icmp_ln57_60 = icmp_ne  i8 %tmp_124, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1622 'icmp' 'icmp_ln57_60' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1623 [1/1] (2.44ns)   --->   "%icmp_ln57_61 = icmp_eq  i23 %trunc_ln57_30, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1623 'icmp' 'icmp_ln57_61' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1624 [2/2] (5.43ns)   --->   "%tmp_125 = fcmp_ogt  i32 %regions_1_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1624 'fcmp' 'tmp_125' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1625 [2/2] (3.25ns)   --->   "%regions_1_0_load_4 = load i9 %regions_1_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1625 'load' 'regions_1_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 1626 [2/2] (3.25ns)   --->   "%regions_1_0_load_5 = load i9 %regions_1_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1626 'load' 'regions_1_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 1627 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_69 = or i1 %and_ln57_37, i1 %and_ln57_33" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1627 'or' 'or_ln57_69' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 10.5>
ST_57 : Operation 1628 [2/4] (10.5ns)   --->   "%hdist_8 = fsub i32 %regions_1_1_load, i32 %regions_1_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1628 'fsub' 'hdist_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1629 [1/2] (5.43ns)   --->   "%tmp_121 = fcmp_ogt  i32 %regions_1_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1629 'fcmp' 'tmp_121' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1630 [1/2] (5.43ns)   --->   "%tmp_125 = fcmp_ogt  i32 %regions_1_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1630 'fcmp' 'tmp_125' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1631 [1/2] (3.25ns)   --->   "%regions_1_0_load_4 = load i9 %regions_1_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1631 'load' 'regions_1_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 1632 [1/1] (0.00ns)   --->   "%bitcast_ln57_32 = bitcast i32 %regions_1_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1632 'bitcast' 'bitcast_ln57_32' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1633 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_32, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1633 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1634 [1/1] (0.00ns)   --->   "%trunc_ln57_32 = trunc i32 %bitcast_ln57_32" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1634 'trunc' 'trunc_ln57_32' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1635 [1/1] (1.55ns)   --->   "%icmp_ln57_64 = icmp_ne  i8 %tmp_128, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1635 'icmp' 'icmp_ln57_64' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1636 [1/1] (2.44ns)   --->   "%icmp_ln57_65 = icmp_eq  i23 %trunc_ln57_32, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1636 'icmp' 'icmp_ln57_65' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1637 [2/2] (5.43ns)   --->   "%tmp_129 = fcmp_ogt  i32 %regions_1_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1637 'fcmp' 'tmp_129' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1638 [1/2] (3.25ns)   --->   "%regions_1_0_load_5 = load i9 %regions_1_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1638 'load' 'regions_1_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 1639 [1/1] (0.00ns)   --->   "%bitcast_ln57_34 = bitcast i32 %regions_1_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1639 'bitcast' 'bitcast_ln57_34' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_34, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1640 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1641 [1/1] (0.00ns)   --->   "%trunc_ln57_34 = trunc i32 %bitcast_ln57_34" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1641 'trunc' 'trunc_ln57_34' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1642 [1/1] (1.55ns)   --->   "%icmp_ln57_68 = icmp_ne  i8 %tmp_132, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1642 'icmp' 'icmp_ln57_68' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1643 [1/1] (2.44ns)   --->   "%icmp_ln57_69 = icmp_eq  i23 %trunc_ln57_34, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1643 'icmp' 'icmp_ln57_69' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1644 [2/2] (5.43ns)   --->   "%tmp_133 = fcmp_ogt  i32 %regions_1_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1644 'fcmp' 'tmp_133' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1645 [2/2] (3.25ns)   --->   "%regions_1_0_load_6 = load i9 %regions_1_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1645 'load' 'regions_1_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 1646 [2/2] (3.25ns)   --->   "%regions_1_0_load_7 = load i9 %regions_1_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1646 'load' 'regions_1_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 58 <SV = 57> <Delay = 10.5>
ST_58 : Operation 1647 [1/4] (10.5ns)   --->   "%hdist_8 = fsub i32 %regions_1_1_load, i32 %regions_1_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1647 'fsub' 'hdist_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1648 [2/2] (3.25ns)   --->   "%regions_1_1_load_1 = load i9 %regions_1_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1648 'load' 'regions_1_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 1649 [2/2] (3.25ns)   --->   "%regions_1_2_load_1 = load i9 %regions_1_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1649 'load' 'regions_1_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 1650 [1/2] (5.43ns)   --->   "%tmp_129 = fcmp_ogt  i32 %regions_1_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1650 'fcmp' 'tmp_129' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_53)   --->   "%or_ln57_56 = or i1 %icmp_ln57_69, i1 %icmp_ln57_68" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1651 'or' 'or_ln57_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_53)   --->   "%and_ln57_52 = and i1 %or_ln57_56, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1652 'and' 'and_ln57_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1653 [1/2] (5.43ns)   --->   "%tmp_133 = fcmp_ogt  i32 %regions_1_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1653 'fcmp' 'tmp_133' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1654 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_53 = and i1 %and_ln57_52, i1 %tmp_133" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1654 'and' 'and_ln57_53' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1655 [1/2] (3.25ns)   --->   "%regions_1_0_load_6 = load i9 %regions_1_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1655 'load' 'regions_1_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 1656 [1/1] (0.00ns)   --->   "%bitcast_ln57_36 = bitcast i32 %regions_1_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1656 'bitcast' 'bitcast_ln57_36' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1657 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_36, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1657 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1658 [1/1] (0.00ns)   --->   "%trunc_ln57_36 = trunc i32 %bitcast_ln57_36" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1658 'trunc' 'trunc_ln57_36' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1659 [1/1] (1.55ns)   --->   "%icmp_ln57_72 = icmp_ne  i8 %tmp_136, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1659 'icmp' 'icmp_ln57_72' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1660 [1/1] (2.44ns)   --->   "%icmp_ln57_73 = icmp_eq  i23 %trunc_ln57_36, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1660 'icmp' 'icmp_ln57_73' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1661 [2/2] (5.43ns)   --->   "%tmp_137 = fcmp_ogt  i32 %regions_1_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1661 'fcmp' 'tmp_137' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1662 [1/2] (3.25ns)   --->   "%regions_1_0_load_7 = load i9 %regions_1_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1662 'load' 'regions_1_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 1663 [1/1] (0.00ns)   --->   "%bitcast_ln57_38 = bitcast i32 %regions_1_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1663 'bitcast' 'bitcast_ln57_38' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_38, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1664 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1665 [1/1] (0.00ns)   --->   "%trunc_ln57_38 = trunc i32 %bitcast_ln57_38" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1665 'trunc' 'trunc_ln57_38' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1666 [1/1] (1.55ns)   --->   "%icmp_ln57_76 = icmp_ne  i8 %tmp_140, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1666 'icmp' 'icmp_ln57_76' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1667 [1/1] (2.44ns)   --->   "%icmp_ln57_77 = icmp_eq  i23 %trunc_ln57_38, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1667 'icmp' 'icmp_ln57_77' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1668 [2/2] (5.43ns)   --->   "%tmp_141 = fcmp_ogt  i32 %regions_1_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1668 'fcmp' 'tmp_141' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 13.7>
ST_59 : Operation 1669 [2/2] (12.3ns)   --->   "%scale_8 = fmul i32 %hdist_8, i32 %hdist_8" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1669 'fmul' 'scale_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1670 [1/2] (3.25ns)   --->   "%regions_1_1_load_1 = load i9 %regions_1_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1670 'load' 'regions_1_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 1671 [1/2] (3.25ns)   --->   "%regions_1_2_load_1 = load i9 %regions_1_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1671 'load' 'regions_1_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 1672 [4/4] (10.5ns)   --->   "%hdist_9 = fsub i32 %regions_1_1_load_1, i32 %regions_1_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1672 'fsub' 'hdist_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1673 [1/1] (0.00ns)   --->   "%bitcast_ln57_27 = bitcast i32 %regions_1_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1673 'bitcast' 'bitcast_ln57_27' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_27, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1674 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1675 [1/1] (0.00ns)   --->   "%trunc_ln57_27 = trunc i32 %bitcast_ln57_27" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1675 'trunc' 'trunc_ln57_27' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1676 [1/1] (1.55ns)   --->   "%icmp_ln57_54 = icmp_ne  i8 %tmp_118, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1676 'icmp' 'icmp_ln57_54' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1677 [1/1] (2.44ns)   --->   "%icmp_ln57_55 = icmp_eq  i23 %trunc_ln57_27, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1677 'icmp' 'icmp_ln57_55' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1678 [2/2] (5.43ns)   --->   "%tmp_119 = fcmp_olt  i32 %regions_1_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1678 'fcmp' 'tmp_119' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1679 [1/2] (5.43ns)   --->   "%tmp_137 = fcmp_ogt  i32 %regions_1_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1679 'fcmp' 'tmp_137' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1680 [1/2] (5.43ns)   --->   "%tmp_141 = fcmp_ogt  i32 %regions_1_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1680 'fcmp' 'tmp_141' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 12.3>
ST_60 : Operation 1681 [1/2] (12.3ns)   --->   "%scale_8 = fmul i32 %hdist_8, i32 %hdist_8" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1681 'fmul' 'scale_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1682 [3/4] (10.5ns)   --->   "%hdist_9 = fsub i32 %regions_1_1_load_1, i32 %regions_1_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1682 'fsub' 'hdist_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_39)   --->   "%or_ln57_49 = or i1 %icmp_ln57_55, i1 %icmp_ln57_54" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1683 'or' 'or_ln57_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_39)   --->   "%and_ln57_38 = and i1 %or_ln57_49, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1684 'and' 'and_ln57_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1685 [1/2] (5.43ns)   --->   "%tmp_119 = fcmp_olt  i32 %regions_1_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1685 'fcmp' 'tmp_119' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1686 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_39 = and i1 %and_ln57_38, i1 %tmp_119" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1686 'and' 'and_ln57_39' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_71)   --->   "%or_ln57_50 = or i1 %icmp_ln57_57, i1 %icmp_ln57_56" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1687 'or' 'or_ln57_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_71)   --->   "%and_ln57_40 = and i1 %or_ln57_50, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1688 'and' 'and_ln57_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_71)   --->   "%and_ln57_41 = and i1 %and_ln57_40, i1 %tmp_121" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1689 'and' 'and_ln57_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_71)   --->   "%or_ln57_70 = or i1 %and_ln57_41, i1 %and_ln57_39" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1690 'or' 'or_ln57_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1691 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_71 = or i1 %or_ln57_70, i1 %or_ln57_69" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1691 'or' 'or_ln57_71' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 10.5>
ST_61 : Operation 1692 [4/4] (10.5ns)   --->   "%area_8 = fadd i32 %scale_8, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1692 'fadd' 'area_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1693 [2/4] (10.5ns)   --->   "%hdist_9 = fsub i32 %regions_1_1_load_1, i32 %regions_1_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1693 'fsub' 'hdist_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 10.5>
ST_62 : Operation 1694 [3/4] (10.5ns)   --->   "%area_8 = fadd i32 %scale_8, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1694 'fadd' 'area_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1695 [1/4] (10.5ns)   --->   "%hdist_9 = fsub i32 %regions_1_1_load_1, i32 %regions_1_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1695 'fsub' 'hdist_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1696 [2/2] (3.25ns)   --->   "%regions_1_1_load_2 = load i9 %regions_1_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1696 'load' 'regions_1_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 1697 [2/2] (3.25ns)   --->   "%regions_1_2_load_2 = load i9 %regions_1_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1697 'load' 'regions_1_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 63 <SV = 62> <Delay = 13.7>
ST_63 : Operation 1698 [2/4] (10.5ns)   --->   "%area_8 = fadd i32 %scale_8, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1698 'fadd' 'area_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1699 [2/2] (12.3ns)   --->   "%scale_9 = fmul i32 %hdist_9, i32 %hdist_9" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1699 'fmul' 'scale_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1700 [1/2] (3.25ns)   --->   "%regions_1_1_load_2 = load i9 %regions_1_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1700 'load' 'regions_1_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 1701 [1/2] (3.25ns)   --->   "%regions_1_2_load_2 = load i9 %regions_1_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1701 'load' 'regions_1_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 1702 [4/4] (10.5ns)   --->   "%hdist_10 = fsub i32 %regions_1_1_load_2, i32 %regions_1_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1702 'fsub' 'hdist_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1703 [1/1] (0.00ns)   --->   "%bitcast_ln57_29 = bitcast i32 %regions_1_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1703 'bitcast' 'bitcast_ln57_29' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_29, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1704 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln57_29 = trunc i32 %bitcast_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1705 'trunc' 'trunc_ln57_29' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1706 [1/1] (1.55ns)   --->   "%icmp_ln57_58 = icmp_ne  i8 %tmp_122, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1706 'icmp' 'icmp_ln57_58' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1707 [1/1] (2.44ns)   --->   "%icmp_ln57_59 = icmp_eq  i23 %trunc_ln57_29, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1707 'icmp' 'icmp_ln57_59' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1708 [2/2] (5.43ns)   --->   "%tmp_123 = fcmp_olt  i32 %regions_1_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1708 'fcmp' 'tmp_123' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 12.3>
ST_64 : Operation 1709 [1/4] (10.5ns)   --->   "%area_8 = fadd i32 %scale_8, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1709 'fadd' 'area_8' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1710 [1/2] (12.3ns)   --->   "%scale_9 = fmul i32 %hdist_9, i32 %hdist_9" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1710 'fmul' 'scale_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1711 [3/4] (10.5ns)   --->   "%hdist_10 = fsub i32 %regions_1_1_load_2, i32 %regions_1_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1711 'fsub' 'hdist_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_43)   --->   "%or_ln57_51 = or i1 %icmp_ln57_59, i1 %icmp_ln57_58" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1712 'or' 'or_ln57_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_43)   --->   "%and_ln57_42 = and i1 %or_ln57_51, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1713 'and' 'and_ln57_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1714 [1/2] (5.43ns)   --->   "%tmp_123 = fcmp_olt  i32 %regions_1_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1714 'fcmp' 'tmp_123' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1715 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_43 = and i1 %and_ln57_42, i1 %tmp_123" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1715 'and' 'and_ln57_43' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_72)   --->   "%or_ln57_52 = or i1 %icmp_ln57_61, i1 %icmp_ln57_60" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1716 'or' 'or_ln57_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_72)   --->   "%and_ln57_44 = and i1 %or_ln57_52, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1717 'and' 'and_ln57_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_72)   --->   "%and_ln57_45 = and i1 %and_ln57_44, i1 %tmp_125" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1718 'and' 'and_ln57_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1719 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_72 = or i1 %and_ln57_45, i1 %and_ln57_43" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1719 'or' 'or_ln57_72' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 10.5>
ST_65 : Operation 1720 [4/4] (10.5ns)   --->   "%area_9 = fadd i32 %area_8, i32 %scale_9" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1720 'fadd' 'area_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1721 [2/4] (10.5ns)   --->   "%hdist_10 = fsub i32 %regions_1_1_load_2, i32 %regions_1_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1721 'fsub' 'hdist_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 10.5>
ST_66 : Operation 1722 [3/4] (10.5ns)   --->   "%area_9 = fadd i32 %area_8, i32 %scale_9" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1722 'fadd' 'area_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1723 [1/4] (10.5ns)   --->   "%hdist_10 = fsub i32 %regions_1_1_load_2, i32 %regions_1_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1723 'fsub' 'hdist_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1724 [2/2] (3.25ns)   --->   "%regions_1_1_load_3 = load i9 %regions_1_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1724 'load' 'regions_1_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 1725 [2/2] (3.25ns)   --->   "%regions_1_2_load_3 = load i9 %regions_1_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1725 'load' 'regions_1_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 67 <SV = 66> <Delay = 13.7>
ST_67 : Operation 1726 [2/4] (10.5ns)   --->   "%area_9 = fadd i32 %area_8, i32 %scale_9" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1726 'fadd' 'area_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1727 [2/2] (12.3ns)   --->   "%scale_10 = fmul i32 %hdist_10, i32 %hdist_10" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1727 'fmul' 'scale_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1728 [1/2] (3.25ns)   --->   "%regions_1_1_load_3 = load i9 %regions_1_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1728 'load' 'regions_1_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 1729 [1/2] (3.25ns)   --->   "%regions_1_2_load_3 = load i9 %regions_1_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1729 'load' 'regions_1_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 1730 [4/4] (10.5ns)   --->   "%hdist_11 = fsub i32 %regions_1_1_load_3, i32 %regions_1_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1730 'fsub' 'hdist_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1731 [1/1] (0.00ns)   --->   "%bitcast_ln57_31 = bitcast i32 %regions_1_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1731 'bitcast' 'bitcast_ln57_31' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1732 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_31, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1732 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln57_31 = trunc i32 %bitcast_ln57_31" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1733 'trunc' 'trunc_ln57_31' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1734 [1/1] (1.55ns)   --->   "%icmp_ln57_62 = icmp_ne  i8 %tmp_126, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1734 'icmp' 'icmp_ln57_62' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1735 [1/1] (2.44ns)   --->   "%icmp_ln57_63 = icmp_eq  i23 %trunc_ln57_31, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1735 'icmp' 'icmp_ln57_63' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1736 [2/2] (5.43ns)   --->   "%tmp_127 = fcmp_olt  i32 %regions_1_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1736 'fcmp' 'tmp_127' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 12.3>
ST_68 : Operation 1737 [1/4] (10.5ns)   --->   "%area_9 = fadd i32 %area_8, i32 %scale_9" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1737 'fadd' 'area_9' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1738 [1/2] (12.3ns)   --->   "%scale_10 = fmul i32 %hdist_10, i32 %hdist_10" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1738 'fmul' 'scale_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1739 [3/4] (10.5ns)   --->   "%hdist_11 = fsub i32 %regions_1_1_load_3, i32 %regions_1_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1739 'fsub' 'hdist_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1740 [1/2] (5.43ns)   --->   "%tmp_127 = fcmp_olt  i32 %regions_1_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1740 'fcmp' 'tmp_127' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 10.5>
ST_69 : Operation 1741 [4/4] (10.5ns)   --->   "%area_10 = fadd i32 %area_9, i32 %scale_10" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1741 'fadd' 'area_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1742 [2/4] (10.5ns)   --->   "%hdist_11 = fsub i32 %regions_1_1_load_3, i32 %regions_1_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1742 'fsub' 'hdist_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 10.5>
ST_70 : Operation 1743 [3/4] (10.5ns)   --->   "%area_10 = fadd i32 %area_9, i32 %scale_10" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1743 'fadd' 'area_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1744 [1/4] (10.5ns)   --->   "%hdist_11 = fsub i32 %regions_1_1_load_3, i32 %regions_1_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1744 'fsub' 'hdist_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1745 [2/2] (3.25ns)   --->   "%regions_1_1_load_4 = load i9 %regions_1_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1745 'load' 'regions_1_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_70 : Operation 1746 [2/2] (3.25ns)   --->   "%regions_1_2_load_4 = load i9 %regions_1_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1746 'load' 'regions_1_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 71 <SV = 70> <Delay = 13.7>
ST_71 : Operation 1747 [2/4] (10.5ns)   --->   "%area_10 = fadd i32 %area_9, i32 %scale_10" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1747 'fadd' 'area_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1748 [2/2] (12.3ns)   --->   "%scale_11 = fmul i32 %hdist_11, i32 %hdist_11" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1748 'fmul' 'scale_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1749 [1/2] (3.25ns)   --->   "%regions_1_1_load_4 = load i9 %regions_1_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1749 'load' 'regions_1_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_71 : Operation 1750 [1/2] (3.25ns)   --->   "%regions_1_2_load_4 = load i9 %regions_1_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1750 'load' 'regions_1_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_71 : Operation 1751 [4/4] (10.5ns)   --->   "%hdist_12 = fsub i32 %regions_1_1_load_4, i32 %regions_1_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1751 'fsub' 'hdist_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1752 [1/1] (0.00ns)   --->   "%bitcast_ln57_33 = bitcast i32 %regions_1_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1752 'bitcast' 'bitcast_ln57_33' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_33, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1753 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1754 [1/1] (0.00ns)   --->   "%trunc_ln57_33 = trunc i32 %bitcast_ln57_33" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1754 'trunc' 'trunc_ln57_33' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1755 [1/1] (1.55ns)   --->   "%icmp_ln57_66 = icmp_ne  i8 %tmp_130, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1755 'icmp' 'icmp_ln57_66' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1756 [1/1] (2.44ns)   --->   "%icmp_ln57_67 = icmp_eq  i23 %trunc_ln57_33, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1756 'icmp' 'icmp_ln57_67' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1757 [2/2] (5.43ns)   --->   "%tmp_131 = fcmp_olt  i32 %regions_1_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1757 'fcmp' 'tmp_131' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 12.3>
ST_72 : Operation 1758 [1/4] (10.5ns)   --->   "%area_10 = fadd i32 %area_9, i32 %scale_10" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1758 'fadd' 'area_10' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1759 [1/2] (12.3ns)   --->   "%scale_11 = fmul i32 %hdist_11, i32 %hdist_11" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1759 'fmul' 'scale_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_65)   --->   "%or_ln57_53 = or i1 %icmp_ln57_63, i1 %icmp_ln57_62" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1760 'or' 'or_ln57_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_65)   --->   "%and_ln57_46 = and i1 %or_ln57_53, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1761 'and' 'and_ln57_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_65)   --->   "%and_ln57_47 = and i1 %and_ln57_46, i1 %tmp_127" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1762 'and' 'and_ln57_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1763 [3/4] (10.5ns)   --->   "%hdist_12 = fsub i32 %regions_1_1_load_4, i32 %regions_1_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1763 'fsub' 'hdist_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_67)   --->   "%or_ln57_54 = or i1 %icmp_ln57_65, i1 %icmp_ln57_64" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1764 'or' 'or_ln57_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_67)   --->   "%and_ln57_48 = and i1 %or_ln57_54, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1765 'and' 'and_ln57_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_67)   --->   "%and_ln57_49 = and i1 %and_ln57_48, i1 %tmp_129" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1766 'and' 'and_ln57_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_51)   --->   "%or_ln57_55 = or i1 %icmp_ln57_67, i1 %icmp_ln57_66" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1767 'or' 'or_ln57_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_51)   --->   "%and_ln57_50 = and i1 %or_ln57_55, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1768 'and' 'and_ln57_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1769 [1/2] (5.43ns)   --->   "%tmp_131 = fcmp_olt  i32 %regions_1_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1769 'fcmp' 'tmp_131' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1770 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_51 = and i1 %and_ln57_50, i1 %tmp_131" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1770 'and' 'and_ln57_51' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1771 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_65 = or i1 %and_ln57_47, i1 %and_ln57_51" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1771 'or' 'or_ln57_65' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_67)   --->   "%or_ln57_66 = or i1 %and_ln57_49, i1 %and_ln57_35" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1772 'or' 'or_ln57_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1773 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_67 = or i1 %or_ln57_66, i1 %or_ln57_65" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1773 'or' 'or_ln57_67' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 10.5>
ST_73 : Operation 1774 [4/4] (10.5ns)   --->   "%area_11 = fadd i32 %area_10, i32 %scale_11" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1774 'fadd' 'area_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1775 [2/4] (10.5ns)   --->   "%hdist_12 = fsub i32 %regions_1_1_load_4, i32 %regions_1_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1775 'fsub' 'hdist_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 10.5>
ST_74 : Operation 1776 [3/4] (10.5ns)   --->   "%area_11 = fadd i32 %area_10, i32 %scale_11" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1776 'fadd' 'area_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1777 [1/4] (10.5ns)   --->   "%hdist_12 = fsub i32 %regions_1_1_load_4, i32 %regions_1_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1777 'fsub' 'hdist_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1778 [2/2] (3.25ns)   --->   "%regions_1_1_load_5 = load i9 %regions_1_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1778 'load' 'regions_1_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_74 : Operation 1779 [2/2] (3.25ns)   --->   "%regions_1_2_load_5 = load i9 %regions_1_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1779 'load' 'regions_1_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 75 <SV = 74> <Delay = 13.7>
ST_75 : Operation 1780 [2/4] (10.5ns)   --->   "%area_11 = fadd i32 %area_10, i32 %scale_11" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1780 'fadd' 'area_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1781 [2/2] (12.3ns)   --->   "%scale_12 = fmul i32 %hdist_12, i32 %hdist_12" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1781 'fmul' 'scale_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1782 [1/2] (3.25ns)   --->   "%regions_1_1_load_5 = load i9 %regions_1_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1782 'load' 'regions_1_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_75 : Operation 1783 [1/2] (3.25ns)   --->   "%regions_1_2_load_5 = load i9 %regions_1_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1783 'load' 'regions_1_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_75 : Operation 1784 [4/4] (10.5ns)   --->   "%hdist_13 = fsub i32 %regions_1_1_load_5, i32 %regions_1_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1784 'fsub' 'hdist_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1785 [1/1] (0.00ns)   --->   "%bitcast_ln57_35 = bitcast i32 %regions_1_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1785 'bitcast' 'bitcast_ln57_35' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_35, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1786 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1787 [1/1] (0.00ns)   --->   "%trunc_ln57_35 = trunc i32 %bitcast_ln57_35" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1787 'trunc' 'trunc_ln57_35' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1788 [1/1] (1.55ns)   --->   "%icmp_ln57_70 = icmp_ne  i8 %tmp_134, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1788 'icmp' 'icmp_ln57_70' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1789 [1/1] (2.44ns)   --->   "%icmp_ln57_71 = icmp_eq  i23 %trunc_ln57_35, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1789 'icmp' 'icmp_ln57_71' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1790 [2/2] (5.43ns)   --->   "%tmp_135 = fcmp_olt  i32 %regions_1_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1790 'fcmp' 'tmp_135' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 12.3>
ST_76 : Operation 1791 [1/4] (10.5ns)   --->   "%area_11 = fadd i32 %area_10, i32 %scale_11" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1791 'fadd' 'area_11' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1792 [1/2] (12.3ns)   --->   "%scale_12 = fmul i32 %hdist_12, i32 %hdist_12" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1792 'fmul' 'scale_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1793 [3/4] (10.5ns)   --->   "%hdist_13 = fsub i32 %regions_1_1_load_5, i32 %regions_1_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1793 'fsub' 'hdist_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1794 [1/2] (5.43ns)   --->   "%tmp_135 = fcmp_olt  i32 %regions_1_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1794 'fcmp' 'tmp_135' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 10.5>
ST_77 : Operation 1795 [4/4] (10.5ns)   --->   "%area_12 = fadd i32 %area_11, i32 %scale_12" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1795 'fadd' 'area_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1796 [2/4] (10.5ns)   --->   "%hdist_13 = fsub i32 %regions_1_1_load_5, i32 %regions_1_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1796 'fsub' 'hdist_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 10.5>
ST_78 : Operation 1797 [3/4] (10.5ns)   --->   "%area_12 = fadd i32 %area_11, i32 %scale_12" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1797 'fadd' 'area_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1798 [1/4] (10.5ns)   --->   "%hdist_13 = fsub i32 %regions_1_1_load_5, i32 %regions_1_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1798 'fsub' 'hdist_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1799 [2/2] (3.25ns)   --->   "%regions_1_1_load_6 = load i9 %regions_1_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1799 'load' 'regions_1_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_78 : Operation 1800 [2/2] (3.25ns)   --->   "%regions_1_2_load_6 = load i9 %regions_1_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1800 'load' 'regions_1_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 79 <SV = 78> <Delay = 13.7>
ST_79 : Operation 1801 [2/4] (10.5ns)   --->   "%area_12 = fadd i32 %area_11, i32 %scale_12" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1801 'fadd' 'area_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1802 [2/2] (12.3ns)   --->   "%scale_13 = fmul i32 %hdist_13, i32 %hdist_13" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1802 'fmul' 'scale_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1803 [1/2] (3.25ns)   --->   "%regions_1_1_load_6 = load i9 %regions_1_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1803 'load' 'regions_1_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_79 : Operation 1804 [1/2] (3.25ns)   --->   "%regions_1_2_load_6 = load i9 %regions_1_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1804 'load' 'regions_1_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_79 : Operation 1805 [4/4] (10.5ns)   --->   "%hdist_14 = fsub i32 %regions_1_1_load_6, i32 %regions_1_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1805 'fsub' 'hdist_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1806 [1/1] (0.00ns)   --->   "%bitcast_ln57_37 = bitcast i32 %regions_1_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1806 'bitcast' 'bitcast_ln57_37' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_37, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1807 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln57_37 = trunc i32 %bitcast_ln57_37" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1808 'trunc' 'trunc_ln57_37' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1809 [1/1] (1.55ns)   --->   "%icmp_ln57_74 = icmp_ne  i8 %tmp_138, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1809 'icmp' 'icmp_ln57_74' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1810 [1/1] (2.44ns)   --->   "%icmp_ln57_75 = icmp_eq  i23 %trunc_ln57_37, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1810 'icmp' 'icmp_ln57_75' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1811 [2/2] (5.43ns)   --->   "%tmp_139 = fcmp_olt  i32 %regions_1_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1811 'fcmp' 'tmp_139' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 12.3>
ST_80 : Operation 1812 [1/4] (10.5ns)   --->   "%area_12 = fadd i32 %area_11, i32 %scale_12" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1812 'fadd' 'area_12' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1813 [1/2] (12.3ns)   --->   "%scale_13 = fmul i32 %hdist_13, i32 %hdist_13" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1813 'fmul' 'scale_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_64)   --->   "%or_ln57_57 = or i1 %icmp_ln57_71, i1 %icmp_ln57_70" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1814 'or' 'or_ln57_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_64)   --->   "%and_ln57_54 = and i1 %or_ln57_57, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1815 'and' 'and_ln57_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_64)   --->   "%and_ln57_55 = and i1 %and_ln57_54, i1 %tmp_135" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1816 'and' 'and_ln57_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1817 [3/4] (10.5ns)   --->   "%hdist_14 = fsub i32 %regions_1_1_load_6, i32 %regions_1_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1817 'fsub' 'hdist_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_62)   --->   "%or_ln57_58 = or i1 %icmp_ln57_73, i1 %icmp_ln57_72" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1818 'or' 'or_ln57_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_62)   --->   "%and_ln57_56 = and i1 %or_ln57_58, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1819 'and' 'and_ln57_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_62)   --->   "%and_ln57_57 = and i1 %and_ln57_56, i1 %tmp_137" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1820 'and' 'and_ln57_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_59)   --->   "%or_ln57_59 = or i1 %icmp_ln57_75, i1 %icmp_ln57_74" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1821 'or' 'or_ln57_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_59)   --->   "%and_ln57_58 = and i1 %or_ln57_59, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1822 'and' 'and_ln57_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1823 [1/2] (5.43ns)   --->   "%tmp_139 = fcmp_olt  i32 %regions_1_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1823 'fcmp' 'tmp_139' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1824 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_59 = and i1 %and_ln57_58, i1 %tmp_139" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1824 'and' 'and_ln57_59' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1825 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_62 = or i1 %and_ln57_57, i1 %and_ln57_59" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1825 'or' 'or_ln57_62' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_64)   --->   "%or_ln57_63 = or i1 %and_ln57_55, i1 %and_ln57_53" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1826 'or' 'or_ln57_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1827 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_64 = or i1 %or_ln57_63, i1 %or_ln57_62" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1827 'or' 'or_ln57_64' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 10.5>
ST_81 : Operation 1828 [4/4] (10.5ns)   --->   "%area_13 = fadd i32 %area_12, i32 %scale_13" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1828 'fadd' 'area_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1829 [2/4] (10.5ns)   --->   "%hdist_14 = fsub i32 %regions_1_1_load_6, i32 %regions_1_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1829 'fsub' 'hdist_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 10.5>
ST_82 : Operation 1830 [3/4] (10.5ns)   --->   "%area_13 = fadd i32 %area_12, i32 %scale_13" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1830 'fadd' 'area_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1831 [1/4] (10.5ns)   --->   "%hdist_14 = fsub i32 %regions_1_1_load_6, i32 %regions_1_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1831 'fsub' 'hdist_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1832 [2/2] (3.25ns)   --->   "%regions_1_1_load_7 = load i9 %regions_1_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1832 'load' 'regions_1_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_82 : Operation 1833 [2/2] (3.25ns)   --->   "%regions_1_2_load_7 = load i9 %regions_1_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1833 'load' 'regions_1_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 83 <SV = 82> <Delay = 13.7>
ST_83 : Operation 1834 [2/4] (10.5ns)   --->   "%area_13 = fadd i32 %area_12, i32 %scale_13" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1834 'fadd' 'area_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1835 [2/2] (12.3ns)   --->   "%scale_14 = fmul i32 %hdist_14, i32 %hdist_14" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1835 'fmul' 'scale_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1836 [1/2] (3.25ns)   --->   "%regions_1_1_load_7 = load i9 %regions_1_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1836 'load' 'regions_1_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_83 : Operation 1837 [1/2] (3.25ns)   --->   "%regions_1_2_load_7 = load i9 %regions_1_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1837 'load' 'regions_1_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_83 : Operation 1838 [4/4] (10.5ns)   --->   "%hdist_15 = fsub i32 %regions_1_1_load_7, i32 %regions_1_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1838 'fsub' 'hdist_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1839 [1/1] (0.00ns)   --->   "%bitcast_ln57_39 = bitcast i32 %regions_1_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1839 'bitcast' 'bitcast_ln57_39' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1840 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_39, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1840 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln57_39 = trunc i32 %bitcast_ln57_39" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1841 'trunc' 'trunc_ln57_39' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1842 [1/1] (1.55ns)   --->   "%icmp_ln57_78 = icmp_ne  i8 %tmp_142, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1842 'icmp' 'icmp_ln57_78' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1843 [1/1] (2.44ns)   --->   "%icmp_ln57_79 = icmp_eq  i23 %trunc_ln57_39, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1843 'icmp' 'icmp_ln57_79' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1844 [2/2] (5.43ns)   --->   "%tmp_143 = fcmp_olt  i32 %regions_1_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1844 'fcmp' 'tmp_143' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 12.3>
ST_84 : Operation 1845 [1/4] (10.5ns)   --->   "%area_13 = fadd i32 %area_12, i32 %scale_13" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1845 'fadd' 'area_13' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1846 [1/2] (12.3ns)   --->   "%scale_14 = fmul i32 %hdist_14, i32 %hdist_14" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1846 'fmul' 'scale_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1847 [3/4] (10.5ns)   --->   "%hdist_15 = fsub i32 %regions_1_1_load_7, i32 %regions_1_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1847 'fsub' 'hdist_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_74)   --->   "%or_ln57_60 = or i1 %icmp_ln57_77, i1 %icmp_ln57_76" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1848 'or' 'or_ln57_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_74)   --->   "%and_ln57_60 = and i1 %or_ln57_60, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1849 'and' 'and_ln57_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_74)   --->   "%and_ln57_61 = and i1 %and_ln57_60, i1 %tmp_141" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1850 'and' 'and_ln57_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_63)   --->   "%or_ln57_61 = or i1 %icmp_ln57_79, i1 %icmp_ln57_78" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1851 'or' 'or_ln57_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_63)   --->   "%and_ln57_62 = and i1 %or_ln57_61, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1852 'and' 'and_ln57_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1853 [1/2] (5.43ns)   --->   "%tmp_143 = fcmp_olt  i32 %regions_1_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1853 'fcmp' 'tmp_143' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1854 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_63 = and i1 %and_ln57_62, i1 %tmp_143" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1854 'and' 'and_ln57_63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_76)   --->   "%or_ln57_68 = or i1 %or_ln57_67, i1 %or_ln57_64" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1855 'or' 'or_ln57_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_74)   --->   "%or_ln57_73 = or i1 %and_ln57_61, i1 %and_ln57_63" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1856 'or' 'or_ln57_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1857 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_74 = or i1 %or_ln57_73, i1 %or_ln57_72" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1857 'or' 'or_ln57_74' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_76)   --->   "%or_ln57_75 = or i1 %or_ln57_74, i1 %or_ln57_71" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1858 'or' 'or_ln57_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1859 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_76 = or i1 %or_ln57_75, i1 %or_ln57_68" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1859 'or' 'or_ln57_76' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 10.5>
ST_85 : Operation 1860 [4/4] (10.5ns)   --->   "%area_14 = fadd i32 %area_13, i32 %scale_14" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1860 'fadd' 'area_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1861 [2/4] (10.5ns)   --->   "%hdist_15 = fsub i32 %regions_1_1_load_7, i32 %regions_1_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1861 'fsub' 'hdist_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 10.5>
ST_86 : Operation 1862 [3/4] (10.5ns)   --->   "%area_14 = fadd i32 %area_13, i32 %scale_14" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1862 'fadd' 'area_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1863 [1/4] (10.5ns)   --->   "%hdist_15 = fsub i32 %regions_1_1_load_7, i32 %regions_1_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1863 'fsub' 'hdist_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 12.3>
ST_87 : Operation 1864 [2/4] (10.5ns)   --->   "%area_14 = fadd i32 %area_13, i32 %scale_14" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1864 'fadd' 'area_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1865 [2/2] (12.3ns)   --->   "%scale_15 = fmul i32 %hdist_15, i32 %hdist_15" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1865 'fmul' 'scale_15' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 12.3>
ST_88 : Operation 1866 [1/4] (10.5ns)   --->   "%area_14 = fadd i32 %area_13, i32 %scale_14" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1866 'fadd' 'area_14' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1867 [1/2] (12.3ns)   --->   "%scale_15 = fmul i32 %hdist_15, i32 %hdist_15" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 1867 'fmul' 'scale_15' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 10.5>
ST_89 : Operation 1868 [4/4] (10.5ns)   --->   "%area_15 = fadd i32 %area_14, i32 %scale_15" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1868 'fadd' 'area_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 10.5>
ST_90 : Operation 1869 [3/4] (10.5ns)   --->   "%area_15 = fadd i32 %area_14, i32 %scale_15" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1869 'fadd' 'area_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 10.5>
ST_91 : Operation 1870 [2/4] (10.5ns)   --->   "%area_15 = fadd i32 %area_14, i32 %scale_15" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1870 'fadd' 'area_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 10.5>
ST_92 : Operation 1871 [1/4] (10.5ns)   --->   "%area_15 = fadd i32 %area_14, i32 %scale_15" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 1871 'fadd' 'area_15' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 14.0>
ST_93 : Operation 1872 [9/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_15" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1872 'fdiv' 'tmp_score' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 14.0>
ST_94 : Operation 1873 [8/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_15" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1873 'fdiv' 'tmp_score' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 14.0>
ST_95 : Operation 1874 [7/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_15" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1874 'fdiv' 'tmp_score' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 14.0>
ST_96 : Operation 1875 [6/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_15" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1875 'fdiv' 'tmp_score' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 14.0>
ST_97 : Operation 1876 [5/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_15" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1876 'fdiv' 'tmp_score' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 14.0>
ST_98 : Operation 1877 [4/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_15" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1877 'fdiv' 'tmp_score' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 14.0>
ST_99 : Operation 1878 [3/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_15" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1878 'fdiv' 'tmp_score' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 14.0>
ST_100 : Operation 1879 [2/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_15" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1879 'fdiv' 'tmp_score' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 14.0>
ST_101 : Operation 1880 [1/9] (14.0ns)   --->   "%tmp_score = fdiv i32 1, i32 %area_15" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 1880 'fdiv' 'tmp_score' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.43>
ST_102 : Operation 1881 [2/2] (5.43ns)   --->   "%tmp_146 = fcmp_ogt  i32 %tmp_score, i32 %score_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1881 'fcmp' 'tmp_146' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.40>
ST_103 : Operation 1882 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %tmp_score" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1882 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1883 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %bitcast_ln62" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1884 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1885 [1/1] (0.00ns)   --->   "%bitcast_ln62_1 = bitcast i32 %score_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1885 'bitcast' 'bitcast_ln62_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1886 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1886 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i32 %bitcast_ln62_1" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1887 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1888 [1/1] (1.55ns)   --->   "%icmp_ln62 = icmp_ne  i8 %tmp_144, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1888 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1889 [1/1] (2.44ns)   --->   "%icmp_ln62_1 = icmp_eq  i23 %trunc_ln62, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1889 'icmp' 'icmp_ln62_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node or_ln62)   --->   "%or_ln62_15 = or i1 %icmp_ln62_1, i1 %icmp_ln62" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1890 'or' 'or_ln62_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1891 [1/1] (1.55ns)   --->   "%icmp_ln62_2 = icmp_ne  i8 %tmp_145, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1891 'icmp' 'icmp_ln62_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1892 [1/1] (2.44ns)   --->   "%icmp_ln62_3 = icmp_eq  i23 %trunc_ln62_1, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1892 'icmp' 'icmp_ln62_3' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node or_ln62)   --->   "%or_ln62_16 = or i1 %icmp_ln62_3, i1 %icmp_ln62_2" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1893 'or' 'or_ln62_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node or_ln62)   --->   "%and_ln62 = and i1 %or_ln62_15, i1 %or_ln62_16" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1894 'and' 'and_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1895 [1/2] (5.43ns)   --->   "%tmp_146 = fcmp_ogt  i32 %tmp_score, i32 %score_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1895 'fcmp' 'tmp_146' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1896 [1/1] (0.00ns) (grouped into LUT with out node or_ln62)   --->   "%and_ln62_1 = and i1 %and_ln62, i1 %tmp_146" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1896 'and' 'and_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1897 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62 = or i1 %and_ln62_1, i1 %idx" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1897 'or' 'or_ln62' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node score_4)   --->   "%select_ln62 = select i1 %or_ln62, i32 %tmp_score, i32 %score_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1898 'select' 'select_ln62' <Predicate = (!or_ln57_76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 1899 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i1 %or_ln62" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 1899 'zext' 'zext_ln62' <Predicate = (!or_ln57_76)> <Delay = 0.00>
ST_103 : Operation 1900 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_4 = select i1 %or_ln57_76, i32 %score_3, i32 %select_ln62" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1900 'select' 'score_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 1901 [1/1] (0.99ns)   --->   "%idx_1 = select i1 %or_ln57_76, i2 %select_ln35, i2 %zext_ln62" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1901 'select' 'idx_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i2 %idx_1" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 1902 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1903 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i2 %idx_1" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 1903 'sext' 'sext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1904 [1/1] (1.55ns)   --->   "%icmp_ln1077_2 = icmp_slt  i8 %n_regions_read, i8 3"   --->   Operation 1904 'icmp' 'icmp_ln1077_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1905 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_2, void %for.body4.2.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 1905 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_103 : Operation 1906 [2/2] (3.25ns)   --->   "%regions_2_1_load = load i9 %regions_2_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1906 'load' 'regions_2_1_load' <Predicate = (!icmp_ln1077_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_103 : Operation 1907 [2/2] (3.25ns)   --->   "%regions_2_2_load = load i9 %regions_2_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1907 'load' 'regions_2_2_load' <Predicate = (!icmp_ln1077_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_103 : Operation 1908 [2/2] (3.25ns)   --->   "%regions_2_0_load = load i9 %regions_2_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1908 'load' 'regions_2_0_load' <Predicate = (!icmp_ln1077_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_103 : Operation 1909 [2/2] (3.25ns)   --->   "%regions_2_0_load_1 = load i9 %regions_2_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1909 'load' 'regions_2_0_load_1' <Predicate = (!icmp_ln1077_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 104 <SV = 103> <Delay = 13.7>
ST_104 : Operation 1910 [1/2] (3.25ns)   --->   "%regions_2_1_load = load i9 %regions_2_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1910 'load' 'regions_2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_104 : Operation 1911 [1/2] (3.25ns)   --->   "%regions_2_2_load = load i9 %regions_2_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1911 'load' 'regions_2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_104 : Operation 1912 [4/4] (10.5ns)   --->   "%hdist_16 = fsub i32 %regions_2_1_load, i32 %regions_2_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1912 'fsub' 'hdist_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1913 [1/2] (3.25ns)   --->   "%regions_2_0_load = load i9 %regions_2_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1913 'load' 'regions_2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_104 : Operation 1914 [1/1] (0.00ns)   --->   "%bitcast_ln57_40 = bitcast i32 %regions_2_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1914 'bitcast' 'bitcast_ln57_40' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_40, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1915 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1916 [1/1] (0.00ns)   --->   "%trunc_ln57_40 = trunc i32 %bitcast_ln57_40" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1916 'trunc' 'trunc_ln57_40' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1917 [1/1] (1.55ns)   --->   "%icmp_ln57_80 = icmp_ne  i8 %tmp_147, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1917 'icmp' 'icmp_ln57_80' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1918 [1/1] (2.44ns)   --->   "%icmp_ln57_81 = icmp_eq  i23 %trunc_ln57_40, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1918 'icmp' 'icmp_ln57_81' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1919 [2/2] (5.43ns)   --->   "%tmp_148 = fcmp_ogt  i32 %regions_2_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1919 'fcmp' 'tmp_148' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1920 [1/1] (0.00ns)   --->   "%bitcast_ln57_41 = bitcast i32 %regions_2_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1920 'bitcast' 'bitcast_ln57_41' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1921 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_41, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1921 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1922 [1/1] (0.00ns)   --->   "%trunc_ln57_41 = trunc i32 %bitcast_ln57_41" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1922 'trunc' 'trunc_ln57_41' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1923 [1/1] (1.55ns)   --->   "%icmp_ln57_82 = icmp_ne  i8 %tmp_149, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1923 'icmp' 'icmp_ln57_82' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1924 [1/1] (2.44ns)   --->   "%icmp_ln57_83 = icmp_eq  i23 %trunc_ln57_41, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1924 'icmp' 'icmp_ln57_83' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1925 [2/2] (5.43ns)   --->   "%tmp_150 = fcmp_olt  i32 %regions_2_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1925 'fcmp' 'tmp_150' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1926 [1/2] (3.25ns)   --->   "%regions_2_0_load_1 = load i9 %regions_2_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1926 'load' 'regions_2_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_104 : Operation 1927 [1/1] (0.00ns)   --->   "%bitcast_ln57_42 = bitcast i32 %regions_2_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1927 'bitcast' 'bitcast_ln57_42' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1928 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_42, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1928 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1929 [1/1] (0.00ns)   --->   "%trunc_ln57_42 = trunc i32 %bitcast_ln57_42" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1929 'trunc' 'trunc_ln57_42' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1930 [1/1] (1.55ns)   --->   "%icmp_ln57_84 = icmp_ne  i8 %tmp_151, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1930 'icmp' 'icmp_ln57_84' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1931 [1/1] (2.44ns)   --->   "%icmp_ln57_85 = icmp_eq  i23 %trunc_ln57_42, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1931 'icmp' 'icmp_ln57_85' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1932 [2/2] (5.43ns)   --->   "%tmp_152 = fcmp_ogt  i32 %regions_2_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1932 'fcmp' 'tmp_152' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1933 [2/2] (3.25ns)   --->   "%regions_2_0_load_2 = load i9 %regions_2_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1933 'load' 'regions_2_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_104 : Operation 1934 [2/2] (3.25ns)   --->   "%regions_2_0_load_3 = load i9 %regions_2_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1934 'load' 'regions_2_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 105 <SV = 104> <Delay = 10.5>
ST_105 : Operation 1935 [3/4] (10.5ns)   --->   "%hdist_16 = fsub i32 %regions_2_1_load, i32 %regions_2_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1935 'fsub' 'hdist_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_65)   --->   "%or_ln57_77 = or i1 %icmp_ln57_81, i1 %icmp_ln57_80" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1936 'or' 'or_ln57_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_65)   --->   "%and_ln57_64 = and i1 %or_ln57_77, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1937 'and' 'and_ln57_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1938 [1/2] (5.43ns)   --->   "%tmp_148 = fcmp_ogt  i32 %regions_2_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1938 'fcmp' 'tmp_148' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1939 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_65 = and i1 %and_ln57_64, i1 %tmp_148" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1939 'and' 'and_ln57_65' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_67)   --->   "%or_ln57_78 = or i1 %icmp_ln57_83, i1 %icmp_ln57_82" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1940 'or' 'or_ln57_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_67)   --->   "%and_ln57_66 = and i1 %or_ln57_78, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1941 'and' 'and_ln57_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1942 [1/2] (5.43ns)   --->   "%tmp_150 = fcmp_olt  i32 %regions_2_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1942 'fcmp' 'tmp_150' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1943 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_67 = and i1 %and_ln57_66, i1 %tmp_150" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1943 'and' 'and_ln57_67' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_100)   --->   "%or_ln57_79 = or i1 %icmp_ln57_85, i1 %icmp_ln57_84" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1944 'or' 'or_ln57_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_100)   --->   "%and_ln57_68 = and i1 %or_ln57_79, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1945 'and' 'and_ln57_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1946 [1/2] (5.43ns)   --->   "%tmp_152 = fcmp_ogt  i32 %regions_2_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1946 'fcmp' 'tmp_152' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_100)   --->   "%and_ln57_69 = and i1 %and_ln57_68, i1 %tmp_152" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1947 'and' 'and_ln57_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1948 [1/2] (3.25ns)   --->   "%regions_2_0_load_2 = load i9 %regions_2_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1948 'load' 'regions_2_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_105 : Operation 1949 [1/1] (0.00ns)   --->   "%bitcast_ln57_44 = bitcast i32 %regions_2_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1949 'bitcast' 'bitcast_ln57_44' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_44, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1950 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1951 [1/1] (0.00ns)   --->   "%trunc_ln57_44 = trunc i32 %bitcast_ln57_44" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1951 'trunc' 'trunc_ln57_44' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1952 [1/1] (1.55ns)   --->   "%icmp_ln57_88 = icmp_ne  i8 %tmp_155, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1952 'icmp' 'icmp_ln57_88' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1953 [1/1] (2.44ns)   --->   "%icmp_ln57_89 = icmp_eq  i23 %trunc_ln57_44, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1953 'icmp' 'icmp_ln57_89' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1954 [2/2] (5.43ns)   --->   "%tmp_156 = fcmp_ogt  i32 %regions_2_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1954 'fcmp' 'tmp_156' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1955 [1/2] (3.25ns)   --->   "%regions_2_0_load_3 = load i9 %regions_2_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1955 'load' 'regions_2_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_105 : Operation 1956 [1/1] (0.00ns)   --->   "%bitcast_ln57_46 = bitcast i32 %regions_2_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1956 'bitcast' 'bitcast_ln57_46' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1957 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_46, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1957 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1958 [1/1] (0.00ns)   --->   "%trunc_ln57_46 = trunc i32 %bitcast_ln57_46" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1958 'trunc' 'trunc_ln57_46' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1959 [1/1] (1.55ns)   --->   "%icmp_ln57_92 = icmp_ne  i8 %tmp_159, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1959 'icmp' 'icmp_ln57_92' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1960 [1/1] (2.44ns)   --->   "%icmp_ln57_93 = icmp_eq  i23 %trunc_ln57_46, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1960 'icmp' 'icmp_ln57_93' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1961 [2/2] (5.43ns)   --->   "%tmp_160 = fcmp_ogt  i32 %regions_2_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1961 'fcmp' 'tmp_160' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1962 [2/2] (3.25ns)   --->   "%regions_2_0_load_4 = load i9 %regions_2_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1962 'load' 'regions_2_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_105 : Operation 1963 [2/2] (3.25ns)   --->   "%regions_2_0_load_5 = load i9 %regions_2_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1963 'load' 'regions_2_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_105 : Operation 1964 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_100 = or i1 %and_ln57_69, i1 %and_ln57_65" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1964 'or' 'or_ln57_100' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 10.5>
ST_106 : Operation 1965 [2/4] (10.5ns)   --->   "%hdist_16 = fsub i32 %regions_2_1_load, i32 %regions_2_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1965 'fsub' 'hdist_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1966 [1/2] (5.43ns)   --->   "%tmp_156 = fcmp_ogt  i32 %regions_2_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1966 'fcmp' 'tmp_156' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1967 [1/2] (5.43ns)   --->   "%tmp_160 = fcmp_ogt  i32 %regions_2_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1967 'fcmp' 'tmp_160' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1968 [1/2] (3.25ns)   --->   "%regions_2_0_load_4 = load i9 %regions_2_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1968 'load' 'regions_2_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_106 : Operation 1969 [1/1] (0.00ns)   --->   "%bitcast_ln57_48 = bitcast i32 %regions_2_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1969 'bitcast' 'bitcast_ln57_48' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_48, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1970 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1971 [1/1] (0.00ns)   --->   "%trunc_ln57_48 = trunc i32 %bitcast_ln57_48" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1971 'trunc' 'trunc_ln57_48' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1972 [1/1] (1.55ns)   --->   "%icmp_ln57_96 = icmp_ne  i8 %tmp_163, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1972 'icmp' 'icmp_ln57_96' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1973 [1/1] (2.44ns)   --->   "%icmp_ln57_97 = icmp_eq  i23 %trunc_ln57_48, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1973 'icmp' 'icmp_ln57_97' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1974 [2/2] (5.43ns)   --->   "%tmp_164 = fcmp_ogt  i32 %regions_2_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1974 'fcmp' 'tmp_164' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1975 [1/2] (3.25ns)   --->   "%regions_2_0_load_5 = load i9 %regions_2_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1975 'load' 'regions_2_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_106 : Operation 1976 [1/1] (0.00ns)   --->   "%bitcast_ln57_50 = bitcast i32 %regions_2_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1976 'bitcast' 'bitcast_ln57_50' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_50, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1977 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1978 [1/1] (0.00ns)   --->   "%trunc_ln57_50 = trunc i32 %bitcast_ln57_50" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1978 'trunc' 'trunc_ln57_50' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1979 [1/1] (1.55ns)   --->   "%icmp_ln57_100 = icmp_ne  i8 %tmp_167, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1979 'icmp' 'icmp_ln57_100' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1980 [1/1] (2.44ns)   --->   "%icmp_ln57_101 = icmp_eq  i23 %trunc_ln57_50, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1980 'icmp' 'icmp_ln57_101' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1981 [2/2] (5.43ns)   --->   "%tmp_168 = fcmp_ogt  i32 %regions_2_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1981 'fcmp' 'tmp_168' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1982 [2/2] (3.25ns)   --->   "%regions_2_0_load_6 = load i9 %regions_2_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1982 'load' 'regions_2_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_106 : Operation 1983 [2/2] (3.25ns)   --->   "%regions_2_0_load_7 = load i9 %regions_2_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1983 'load' 'regions_2_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 107 <SV = 106> <Delay = 10.5>
ST_107 : Operation 1984 [1/4] (10.5ns)   --->   "%hdist_16 = fsub i32 %regions_2_1_load, i32 %regions_2_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1984 'fsub' 'hdist_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1985 [2/2] (3.25ns)   --->   "%regions_2_1_load_1 = load i9 %regions_2_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1985 'load' 'regions_2_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_107 : Operation 1986 [2/2] (3.25ns)   --->   "%regions_2_2_load_1 = load i9 %regions_2_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 1986 'load' 'regions_2_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_107 : Operation 1987 [1/2] (5.43ns)   --->   "%tmp_164 = fcmp_ogt  i32 %regions_2_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1987 'fcmp' 'tmp_164' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_85)   --->   "%or_ln57_87 = or i1 %icmp_ln57_101, i1 %icmp_ln57_100" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1988 'or' 'or_ln57_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_85)   --->   "%and_ln57_84 = and i1 %or_ln57_87, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1989 'and' 'and_ln57_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1990 [1/2] (5.43ns)   --->   "%tmp_168 = fcmp_ogt  i32 %regions_2_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1990 'fcmp' 'tmp_168' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1991 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_85 = and i1 %and_ln57_84, i1 %tmp_168" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1991 'and' 'and_ln57_85' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1992 [1/2] (3.25ns)   --->   "%regions_2_0_load_6 = load i9 %regions_2_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1992 'load' 'regions_2_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_107 : Operation 1993 [1/1] (0.00ns)   --->   "%bitcast_ln57_52 = bitcast i32 %regions_2_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1993 'bitcast' 'bitcast_ln57_52' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_52, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1994 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1995 [1/1] (0.00ns)   --->   "%trunc_ln57_52 = trunc i32 %bitcast_ln57_52" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1995 'trunc' 'trunc_ln57_52' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1996 [1/1] (1.55ns)   --->   "%icmp_ln57_104 = icmp_ne  i8 %tmp_171, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1996 'icmp' 'icmp_ln57_104' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1997 [1/1] (2.44ns)   --->   "%icmp_ln57_105 = icmp_eq  i23 %trunc_ln57_52, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1997 'icmp' 'icmp_ln57_105' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1998 [2/2] (5.43ns)   --->   "%tmp_172 = fcmp_ogt  i32 %regions_2_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1998 'fcmp' 'tmp_172' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1999 [1/2] (3.25ns)   --->   "%regions_2_0_load_7 = load i9 %regions_2_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 1999 'load' 'regions_2_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_107 : Operation 2000 [1/1] (0.00ns)   --->   "%bitcast_ln57_54 = bitcast i32 %regions_2_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2000 'bitcast' 'bitcast_ln57_54' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_175 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_54, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2001 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2002 [1/1] (0.00ns)   --->   "%trunc_ln57_54 = trunc i32 %bitcast_ln57_54" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2002 'trunc' 'trunc_ln57_54' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 2003 [1/1] (1.55ns)   --->   "%icmp_ln57_108 = icmp_ne  i8 %tmp_175, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2003 'icmp' 'icmp_ln57_108' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2004 [1/1] (2.44ns)   --->   "%icmp_ln57_109 = icmp_eq  i23 %trunc_ln57_54, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2004 'icmp' 'icmp_ln57_109' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2005 [2/2] (5.43ns)   --->   "%tmp_176 = fcmp_ogt  i32 %regions_2_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2005 'fcmp' 'tmp_176' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 13.7>
ST_108 : Operation 2006 [2/2] (12.3ns)   --->   "%scale_16 = fmul i32 %hdist_16, i32 %hdist_16" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2006 'fmul' 'scale_16' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2007 [1/2] (3.25ns)   --->   "%regions_2_1_load_1 = load i9 %regions_2_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2007 'load' 'regions_2_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_108 : Operation 2008 [1/2] (3.25ns)   --->   "%regions_2_2_load_1 = load i9 %regions_2_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2008 'load' 'regions_2_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_108 : Operation 2009 [4/4] (10.5ns)   --->   "%hdist_17 = fsub i32 %regions_2_1_load_1, i32 %regions_2_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2009 'fsub' 'hdist_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2010 [1/1] (0.00ns)   --->   "%bitcast_ln57_43 = bitcast i32 %regions_2_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2010 'bitcast' 'bitcast_ln57_43' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_43, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2011 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln57_43 = trunc i32 %bitcast_ln57_43" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2012 'trunc' 'trunc_ln57_43' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 2013 [1/1] (1.55ns)   --->   "%icmp_ln57_86 = icmp_ne  i8 %tmp_153, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2013 'icmp' 'icmp_ln57_86' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2014 [1/1] (2.44ns)   --->   "%icmp_ln57_87 = icmp_eq  i23 %trunc_ln57_43, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2014 'icmp' 'icmp_ln57_87' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2015 [2/2] (5.43ns)   --->   "%tmp_154 = fcmp_olt  i32 %regions_2_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2015 'fcmp' 'tmp_154' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2016 [1/2] (5.43ns)   --->   "%tmp_172 = fcmp_ogt  i32 %regions_2_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2016 'fcmp' 'tmp_172' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2017 [1/2] (5.43ns)   --->   "%tmp_176 = fcmp_ogt  i32 %regions_2_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2017 'fcmp' 'tmp_176' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 12.3>
ST_109 : Operation 2018 [1/2] (12.3ns)   --->   "%scale_16 = fmul i32 %hdist_16, i32 %hdist_16" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2018 'fmul' 'scale_16' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2019 [3/4] (10.5ns)   --->   "%hdist_17 = fsub i32 %regions_2_1_load_1, i32 %regions_2_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2019 'fsub' 'hdist_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_71)   --->   "%or_ln57_80 = or i1 %icmp_ln57_87, i1 %icmp_ln57_86" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2020 'or' 'or_ln57_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_71)   --->   "%and_ln57_70 = and i1 %or_ln57_80, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2021 'and' 'and_ln57_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2022 [1/2] (5.43ns)   --->   "%tmp_154 = fcmp_olt  i32 %regions_2_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2022 'fcmp' 'tmp_154' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2023 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_71 = and i1 %and_ln57_70, i1 %tmp_154" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2023 'and' 'and_ln57_71' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_102)   --->   "%or_ln57_81 = or i1 %icmp_ln57_89, i1 %icmp_ln57_88" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2024 'or' 'or_ln57_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_102)   --->   "%and_ln57_72 = and i1 %or_ln57_81, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2025 'and' 'and_ln57_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_102)   --->   "%and_ln57_73 = and i1 %and_ln57_72, i1 %tmp_156" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2026 'and' 'and_ln57_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_102)   --->   "%or_ln57_101 = or i1 %and_ln57_73, i1 %and_ln57_71" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2027 'or' 'or_ln57_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2028 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_102 = or i1 %or_ln57_101, i1 %or_ln57_100" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2028 'or' 'or_ln57_102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 10.5>
ST_110 : Operation 2029 [4/4] (10.5ns)   --->   "%area_16 = fadd i32 %scale_16, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2029 'fadd' 'area_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2030 [2/4] (10.5ns)   --->   "%hdist_17 = fsub i32 %regions_2_1_load_1, i32 %regions_2_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2030 'fsub' 'hdist_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 10.5>
ST_111 : Operation 2031 [3/4] (10.5ns)   --->   "%area_16 = fadd i32 %scale_16, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2031 'fadd' 'area_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2032 [1/4] (10.5ns)   --->   "%hdist_17 = fsub i32 %regions_2_1_load_1, i32 %regions_2_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2032 'fsub' 'hdist_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2033 [2/2] (3.25ns)   --->   "%regions_2_1_load_2 = load i9 %regions_2_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2033 'load' 'regions_2_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_111 : Operation 2034 [2/2] (3.25ns)   --->   "%regions_2_2_load_2 = load i9 %regions_2_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2034 'load' 'regions_2_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 112 <SV = 111> <Delay = 13.7>
ST_112 : Operation 2035 [2/4] (10.5ns)   --->   "%area_16 = fadd i32 %scale_16, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2035 'fadd' 'area_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2036 [2/2] (12.3ns)   --->   "%scale_17 = fmul i32 %hdist_17, i32 %hdist_17" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2036 'fmul' 'scale_17' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2037 [1/2] (3.25ns)   --->   "%regions_2_1_load_2 = load i9 %regions_2_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2037 'load' 'regions_2_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_112 : Operation 2038 [1/2] (3.25ns)   --->   "%regions_2_2_load_2 = load i9 %regions_2_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2038 'load' 'regions_2_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_112 : Operation 2039 [4/4] (10.5ns)   --->   "%hdist_18 = fsub i32 %regions_2_1_load_2, i32 %regions_2_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2039 'fsub' 'hdist_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2040 [1/1] (0.00ns)   --->   "%bitcast_ln57_45 = bitcast i32 %regions_2_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2040 'bitcast' 'bitcast_ln57_45' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_45, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2041 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2042 [1/1] (0.00ns)   --->   "%trunc_ln57_45 = trunc i32 %bitcast_ln57_45" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2042 'trunc' 'trunc_ln57_45' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 2043 [1/1] (1.55ns)   --->   "%icmp_ln57_90 = icmp_ne  i8 %tmp_157, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2043 'icmp' 'icmp_ln57_90' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2044 [1/1] (2.44ns)   --->   "%icmp_ln57_91 = icmp_eq  i23 %trunc_ln57_45, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2044 'icmp' 'icmp_ln57_91' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2045 [2/2] (5.43ns)   --->   "%tmp_158 = fcmp_olt  i32 %regions_2_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2045 'fcmp' 'tmp_158' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 12.3>
ST_113 : Operation 2046 [1/4] (10.5ns)   --->   "%area_16 = fadd i32 %scale_16, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2046 'fadd' 'area_16' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2047 [1/2] (12.3ns)   --->   "%scale_17 = fmul i32 %hdist_17, i32 %hdist_17" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2047 'fmul' 'scale_17' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2048 [3/4] (10.5ns)   --->   "%hdist_18 = fsub i32 %regions_2_1_load_2, i32 %regions_2_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2048 'fsub' 'hdist_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_75)   --->   "%or_ln57_82 = or i1 %icmp_ln57_91, i1 %icmp_ln57_90" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2049 'or' 'or_ln57_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_75)   --->   "%and_ln57_74 = and i1 %or_ln57_82, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2050 'and' 'and_ln57_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2051 [1/2] (5.43ns)   --->   "%tmp_158 = fcmp_olt  i32 %regions_2_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2051 'fcmp' 'tmp_158' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2052 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_75 = and i1 %and_ln57_74, i1 %tmp_158" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2052 'and' 'and_ln57_75' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_103)   --->   "%or_ln57_83 = or i1 %icmp_ln57_93, i1 %icmp_ln57_92" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2053 'or' 'or_ln57_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_103)   --->   "%and_ln57_76 = and i1 %or_ln57_83, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2054 'and' 'and_ln57_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_103)   --->   "%and_ln57_77 = and i1 %and_ln57_76, i1 %tmp_160" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2055 'and' 'and_ln57_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2056 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_103 = or i1 %and_ln57_77, i1 %and_ln57_75" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2056 'or' 'or_ln57_103' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 10.5>
ST_114 : Operation 2057 [4/4] (10.5ns)   --->   "%area_17 = fadd i32 %area_16, i32 %scale_17" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2057 'fadd' 'area_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2058 [2/4] (10.5ns)   --->   "%hdist_18 = fsub i32 %regions_2_1_load_2, i32 %regions_2_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2058 'fsub' 'hdist_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 10.5>
ST_115 : Operation 2059 [3/4] (10.5ns)   --->   "%area_17 = fadd i32 %area_16, i32 %scale_17" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2059 'fadd' 'area_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2060 [1/4] (10.5ns)   --->   "%hdist_18 = fsub i32 %regions_2_1_load_2, i32 %regions_2_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2060 'fsub' 'hdist_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 2061 [2/2] (3.25ns)   --->   "%regions_2_1_load_3 = load i9 %regions_2_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2061 'load' 'regions_2_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_115 : Operation 2062 [2/2] (3.25ns)   --->   "%regions_2_2_load_3 = load i9 %regions_2_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2062 'load' 'regions_2_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 116 <SV = 115> <Delay = 13.7>
ST_116 : Operation 2063 [2/4] (10.5ns)   --->   "%area_17 = fadd i32 %area_16, i32 %scale_17" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2063 'fadd' 'area_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2064 [2/2] (12.3ns)   --->   "%scale_18 = fmul i32 %hdist_18, i32 %hdist_18" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2064 'fmul' 'scale_18' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2065 [1/2] (3.25ns)   --->   "%regions_2_1_load_3 = load i9 %regions_2_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2065 'load' 'regions_2_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_116 : Operation 2066 [1/2] (3.25ns)   --->   "%regions_2_2_load_3 = load i9 %regions_2_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2066 'load' 'regions_2_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_116 : Operation 2067 [4/4] (10.5ns)   --->   "%hdist_19 = fsub i32 %regions_2_1_load_3, i32 %regions_2_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2067 'fsub' 'hdist_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2068 [1/1] (0.00ns)   --->   "%bitcast_ln57_47 = bitcast i32 %regions_2_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2068 'bitcast' 'bitcast_ln57_47' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2069 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_47, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2069 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2070 [1/1] (0.00ns)   --->   "%trunc_ln57_47 = trunc i32 %bitcast_ln57_47" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2070 'trunc' 'trunc_ln57_47' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 2071 [1/1] (1.55ns)   --->   "%icmp_ln57_94 = icmp_ne  i8 %tmp_161, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2071 'icmp' 'icmp_ln57_94' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2072 [1/1] (2.44ns)   --->   "%icmp_ln57_95 = icmp_eq  i23 %trunc_ln57_47, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2072 'icmp' 'icmp_ln57_95' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 2073 [2/2] (5.43ns)   --->   "%tmp_162 = fcmp_olt  i32 %regions_2_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2073 'fcmp' 'tmp_162' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 12.3>
ST_117 : Operation 2074 [1/4] (10.5ns)   --->   "%area_17 = fadd i32 %area_16, i32 %scale_17" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2074 'fadd' 'area_17' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2075 [1/2] (12.3ns)   --->   "%scale_18 = fmul i32 %hdist_18, i32 %hdist_18" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2075 'fmul' 'scale_18' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2076 [3/4] (10.5ns)   --->   "%hdist_19 = fsub i32 %regions_2_1_load_3, i32 %regions_2_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2076 'fsub' 'hdist_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 2077 [1/2] (5.43ns)   --->   "%tmp_162 = fcmp_olt  i32 %regions_2_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2077 'fcmp' 'tmp_162' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 10.5>
ST_118 : Operation 2078 [4/4] (10.5ns)   --->   "%area_18 = fadd i32 %area_17, i32 %scale_18" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2078 'fadd' 'area_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 2079 [2/4] (10.5ns)   --->   "%hdist_19 = fsub i32 %regions_2_1_load_3, i32 %regions_2_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2079 'fsub' 'hdist_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 10.5>
ST_119 : Operation 2080 [3/4] (10.5ns)   --->   "%area_18 = fadd i32 %area_17, i32 %scale_18" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2080 'fadd' 'area_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2081 [1/4] (10.5ns)   --->   "%hdist_19 = fsub i32 %regions_2_1_load_3, i32 %regions_2_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2081 'fsub' 'hdist_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 2082 [2/2] (3.25ns)   --->   "%regions_2_1_load_4 = load i9 %regions_2_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2082 'load' 'regions_2_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_119 : Operation 2083 [2/2] (3.25ns)   --->   "%regions_2_2_load_4 = load i9 %regions_2_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2083 'load' 'regions_2_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 120 <SV = 119> <Delay = 13.7>
ST_120 : Operation 2084 [2/4] (10.5ns)   --->   "%area_18 = fadd i32 %area_17, i32 %scale_18" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2084 'fadd' 'area_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2085 [2/2] (12.3ns)   --->   "%scale_19 = fmul i32 %hdist_19, i32 %hdist_19" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2085 'fmul' 'scale_19' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2086 [1/2] (3.25ns)   --->   "%regions_2_1_load_4 = load i9 %regions_2_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2086 'load' 'regions_2_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_120 : Operation 2087 [1/2] (3.25ns)   --->   "%regions_2_2_load_4 = load i9 %regions_2_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2087 'load' 'regions_2_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_120 : Operation 2088 [4/4] (10.5ns)   --->   "%hdist_20 = fsub i32 %regions_2_1_load_4, i32 %regions_2_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2088 'fsub' 'hdist_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2089 [1/1] (0.00ns)   --->   "%bitcast_ln57_49 = bitcast i32 %regions_2_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2089 'bitcast' 'bitcast_ln57_49' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_49, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2090 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2091 [1/1] (0.00ns)   --->   "%trunc_ln57_49 = trunc i32 %bitcast_ln57_49" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2091 'trunc' 'trunc_ln57_49' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 2092 [1/1] (1.55ns)   --->   "%icmp_ln57_98 = icmp_ne  i8 %tmp_165, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2092 'icmp' 'icmp_ln57_98' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2093 [1/1] (2.44ns)   --->   "%icmp_ln57_99 = icmp_eq  i23 %trunc_ln57_49, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2093 'icmp' 'icmp_ln57_99' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 2094 [2/2] (5.43ns)   --->   "%tmp_166 = fcmp_olt  i32 %regions_2_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2094 'fcmp' 'tmp_166' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 12.3>
ST_121 : Operation 2095 [1/4] (10.5ns)   --->   "%area_18 = fadd i32 %area_17, i32 %scale_18" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2095 'fadd' 'area_18' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2096 [1/2] (12.3ns)   --->   "%scale_19 = fmul i32 %hdist_19, i32 %hdist_19" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2096 'fmul' 'scale_19' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_96)   --->   "%or_ln57_84 = or i1 %icmp_ln57_95, i1 %icmp_ln57_94" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2097 'or' 'or_ln57_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_96)   --->   "%and_ln57_78 = and i1 %or_ln57_84, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2098 'and' 'and_ln57_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_96)   --->   "%and_ln57_79 = and i1 %and_ln57_78, i1 %tmp_162" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2099 'and' 'and_ln57_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2100 [3/4] (10.5ns)   --->   "%hdist_20 = fsub i32 %regions_2_1_load_4, i32 %regions_2_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2100 'fsub' 'hdist_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_98)   --->   "%or_ln57_85 = or i1 %icmp_ln57_97, i1 %icmp_ln57_96" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2101 'or' 'or_ln57_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_98)   --->   "%and_ln57_80 = and i1 %or_ln57_85, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2102 'and' 'and_ln57_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_98)   --->   "%and_ln57_81 = and i1 %and_ln57_80, i1 %tmp_164" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2103 'and' 'and_ln57_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_83)   --->   "%or_ln57_86 = or i1 %icmp_ln57_99, i1 %icmp_ln57_98" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2104 'or' 'or_ln57_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_83)   --->   "%and_ln57_82 = and i1 %or_ln57_86, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2105 'and' 'and_ln57_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2106 [1/2] (5.43ns)   --->   "%tmp_166 = fcmp_olt  i32 %regions_2_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2106 'fcmp' 'tmp_166' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_83 = and i1 %and_ln57_82, i1 %tmp_166" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2107 'and' 'and_ln57_83' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2108 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_96 = or i1 %and_ln57_79, i1 %and_ln57_83" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2108 'or' 'or_ln57_96' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_98)   --->   "%or_ln57_97 = or i1 %and_ln57_81, i1 %and_ln57_67" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2109 'or' 'or_ln57_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 2110 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_98 = or i1 %or_ln57_97, i1 %or_ln57_96" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2110 'or' 'or_ln57_98' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 10.5>
ST_122 : Operation 2111 [4/4] (10.5ns)   --->   "%area_19 = fadd i32 %area_18, i32 %scale_19" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2111 'fadd' 'area_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 2112 [2/4] (10.5ns)   --->   "%hdist_20 = fsub i32 %regions_2_1_load_4, i32 %regions_2_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2112 'fsub' 'hdist_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 10.5>
ST_123 : Operation 2113 [3/4] (10.5ns)   --->   "%area_19 = fadd i32 %area_18, i32 %scale_19" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2113 'fadd' 'area_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2114 [1/4] (10.5ns)   --->   "%hdist_20 = fsub i32 %regions_2_1_load_4, i32 %regions_2_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2114 'fsub' 'hdist_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 2115 [2/2] (3.25ns)   --->   "%regions_2_1_load_5 = load i9 %regions_2_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2115 'load' 'regions_2_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_123 : Operation 2116 [2/2] (3.25ns)   --->   "%regions_2_2_load_5 = load i9 %regions_2_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2116 'load' 'regions_2_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 124 <SV = 123> <Delay = 13.7>
ST_124 : Operation 2117 [2/4] (10.5ns)   --->   "%area_19 = fadd i32 %area_18, i32 %scale_19" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2117 'fadd' 'area_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2118 [2/2] (12.3ns)   --->   "%scale_20 = fmul i32 %hdist_20, i32 %hdist_20" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2118 'fmul' 'scale_20' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2119 [1/2] (3.25ns)   --->   "%regions_2_1_load_5 = load i9 %regions_2_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2119 'load' 'regions_2_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_124 : Operation 2120 [1/2] (3.25ns)   --->   "%regions_2_2_load_5 = load i9 %regions_2_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2120 'load' 'regions_2_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_124 : Operation 2121 [4/4] (10.5ns)   --->   "%hdist_21 = fsub i32 %regions_2_1_load_5, i32 %regions_2_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2121 'fsub' 'hdist_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2122 [1/1] (0.00ns)   --->   "%bitcast_ln57_51 = bitcast i32 %regions_2_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2122 'bitcast' 'bitcast_ln57_51' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2123 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_51, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2123 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2124 [1/1] (0.00ns)   --->   "%trunc_ln57_51 = trunc i32 %bitcast_ln57_51" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2124 'trunc' 'trunc_ln57_51' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 2125 [1/1] (1.55ns)   --->   "%icmp_ln57_102 = icmp_ne  i8 %tmp_169, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2125 'icmp' 'icmp_ln57_102' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2126 [1/1] (2.44ns)   --->   "%icmp_ln57_103 = icmp_eq  i23 %trunc_ln57_51, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2126 'icmp' 'icmp_ln57_103' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 2127 [2/2] (5.43ns)   --->   "%tmp_170 = fcmp_olt  i32 %regions_2_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2127 'fcmp' 'tmp_170' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 12.3>
ST_125 : Operation 2128 [1/4] (10.5ns)   --->   "%area_19 = fadd i32 %area_18, i32 %scale_19" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2128 'fadd' 'area_19' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2129 [1/2] (12.3ns)   --->   "%scale_20 = fmul i32 %hdist_20, i32 %hdist_20" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2129 'fmul' 'scale_20' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2130 [3/4] (10.5ns)   --->   "%hdist_21 = fsub i32 %regions_2_1_load_5, i32 %regions_2_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2130 'fsub' 'hdist_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 2131 [1/2] (5.43ns)   --->   "%tmp_170 = fcmp_olt  i32 %regions_2_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2131 'fcmp' 'tmp_170' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 10.5>
ST_126 : Operation 2132 [4/4] (10.5ns)   --->   "%area_20 = fadd i32 %area_19, i32 %scale_20" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2132 'fadd' 'area_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 2133 [2/4] (10.5ns)   --->   "%hdist_21 = fsub i32 %regions_2_1_load_5, i32 %regions_2_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2133 'fsub' 'hdist_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 10.5>
ST_127 : Operation 2134 [3/4] (10.5ns)   --->   "%area_20 = fadd i32 %area_19, i32 %scale_20" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2134 'fadd' 'area_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2135 [1/4] (10.5ns)   --->   "%hdist_21 = fsub i32 %regions_2_1_load_5, i32 %regions_2_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2135 'fsub' 'hdist_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 2136 [2/2] (3.25ns)   --->   "%regions_2_1_load_6 = load i9 %regions_2_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2136 'load' 'regions_2_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_127 : Operation 2137 [2/2] (3.25ns)   --->   "%regions_2_2_load_6 = load i9 %regions_2_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2137 'load' 'regions_2_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 128 <SV = 127> <Delay = 13.7>
ST_128 : Operation 2138 [2/4] (10.5ns)   --->   "%area_20 = fadd i32 %area_19, i32 %scale_20" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2138 'fadd' 'area_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2139 [2/2] (12.3ns)   --->   "%scale_21 = fmul i32 %hdist_21, i32 %hdist_21" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2139 'fmul' 'scale_21' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2140 [1/2] (3.25ns)   --->   "%regions_2_1_load_6 = load i9 %regions_2_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2140 'load' 'regions_2_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_128 : Operation 2141 [1/2] (3.25ns)   --->   "%regions_2_2_load_6 = load i9 %regions_2_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2141 'load' 'regions_2_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_128 : Operation 2142 [4/4] (10.5ns)   --->   "%hdist_22 = fsub i32 %regions_2_1_load_6, i32 %regions_2_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2142 'fsub' 'hdist_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2143 [1/1] (0.00ns)   --->   "%bitcast_ln57_53 = bitcast i32 %regions_2_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2143 'bitcast' 'bitcast_ln57_53' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2144 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_53, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2144 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2145 [1/1] (0.00ns)   --->   "%trunc_ln57_53 = trunc i32 %bitcast_ln57_53" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2145 'trunc' 'trunc_ln57_53' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 2146 [1/1] (1.55ns)   --->   "%icmp_ln57_106 = icmp_ne  i8 %tmp_173, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2146 'icmp' 'icmp_ln57_106' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2147 [1/1] (2.44ns)   --->   "%icmp_ln57_107 = icmp_eq  i23 %trunc_ln57_53, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2147 'icmp' 'icmp_ln57_107' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 2148 [2/2] (5.43ns)   --->   "%tmp_174 = fcmp_olt  i32 %regions_2_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2148 'fcmp' 'tmp_174' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 12.3>
ST_129 : Operation 2149 [1/4] (10.5ns)   --->   "%area_20 = fadd i32 %area_19, i32 %scale_20" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2149 'fadd' 'area_20' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2150 [1/2] (12.3ns)   --->   "%scale_21 = fmul i32 %hdist_21, i32 %hdist_21" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2150 'fmul' 'scale_21' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_95)   --->   "%or_ln57_88 = or i1 %icmp_ln57_103, i1 %icmp_ln57_102" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2151 'or' 'or_ln57_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_95)   --->   "%and_ln57_86 = and i1 %or_ln57_88, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2152 'and' 'and_ln57_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_95)   --->   "%and_ln57_87 = and i1 %and_ln57_86, i1 %tmp_170" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2153 'and' 'and_ln57_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2154 [3/4] (10.5ns)   --->   "%hdist_22 = fsub i32 %regions_2_1_load_6, i32 %regions_2_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2154 'fsub' 'hdist_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_93)   --->   "%or_ln57_89 = or i1 %icmp_ln57_105, i1 %icmp_ln57_104" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2155 'or' 'or_ln57_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_93)   --->   "%and_ln57_88 = and i1 %or_ln57_89, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2156 'and' 'and_ln57_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_93)   --->   "%and_ln57_89 = and i1 %and_ln57_88, i1 %tmp_172" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2157 'and' 'and_ln57_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_91)   --->   "%or_ln57_90 = or i1 %icmp_ln57_107, i1 %icmp_ln57_106" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2158 'or' 'or_ln57_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_91)   --->   "%and_ln57_90 = and i1 %or_ln57_90, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2159 'and' 'and_ln57_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2160 [1/2] (5.43ns)   --->   "%tmp_174 = fcmp_olt  i32 %regions_2_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2160 'fcmp' 'tmp_174' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2161 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_91 = and i1 %and_ln57_90, i1 %tmp_174" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2161 'and' 'and_ln57_91' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2162 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_93 = or i1 %and_ln57_89, i1 %and_ln57_91" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2162 'or' 'or_ln57_93' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_95)   --->   "%or_ln57_94 = or i1 %and_ln57_87, i1 %and_ln57_85" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2163 'or' 'or_ln57_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 2164 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_95 = or i1 %or_ln57_94, i1 %or_ln57_93" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2164 'or' 'or_ln57_95' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 10.5>
ST_130 : Operation 2165 [4/4] (10.5ns)   --->   "%area_21 = fadd i32 %area_20, i32 %scale_21" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2165 'fadd' 'area_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 2166 [2/4] (10.5ns)   --->   "%hdist_22 = fsub i32 %regions_2_1_load_6, i32 %regions_2_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2166 'fsub' 'hdist_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 10.5>
ST_131 : Operation 2167 [3/4] (10.5ns)   --->   "%area_21 = fadd i32 %area_20, i32 %scale_21" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2167 'fadd' 'area_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2168 [1/4] (10.5ns)   --->   "%hdist_22 = fsub i32 %regions_2_1_load_6, i32 %regions_2_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2168 'fsub' 'hdist_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 2169 [2/2] (3.25ns)   --->   "%regions_2_1_load_7 = load i9 %regions_2_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2169 'load' 'regions_2_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_131 : Operation 2170 [2/2] (3.25ns)   --->   "%regions_2_2_load_7 = load i9 %regions_2_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2170 'load' 'regions_2_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 132 <SV = 131> <Delay = 13.7>
ST_132 : Operation 2171 [2/4] (10.5ns)   --->   "%area_21 = fadd i32 %area_20, i32 %scale_21" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2171 'fadd' 'area_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2172 [2/2] (12.3ns)   --->   "%scale_22 = fmul i32 %hdist_22, i32 %hdist_22" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2172 'fmul' 'scale_22' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2173 [1/2] (3.25ns)   --->   "%regions_2_1_load_7 = load i9 %regions_2_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2173 'load' 'regions_2_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_132 : Operation 2174 [1/2] (3.25ns)   --->   "%regions_2_2_load_7 = load i9 %regions_2_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2174 'load' 'regions_2_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_132 : Operation 2175 [4/4] (10.5ns)   --->   "%hdist_23 = fsub i32 %regions_2_1_load_7, i32 %regions_2_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2175 'fsub' 'hdist_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2176 [1/1] (0.00ns)   --->   "%bitcast_ln57_55 = bitcast i32 %regions_2_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2176 'bitcast' 'bitcast_ln57_55' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2177 [1/1] (0.00ns)   --->   "%tmp_177 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_55, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2177 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2178 [1/1] (0.00ns)   --->   "%trunc_ln57_55 = trunc i32 %bitcast_ln57_55" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2178 'trunc' 'trunc_ln57_55' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 2179 [1/1] (1.55ns)   --->   "%icmp_ln57_110 = icmp_ne  i8 %tmp_177, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2179 'icmp' 'icmp_ln57_110' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2180 [1/1] (2.44ns)   --->   "%icmp_ln57_111 = icmp_eq  i23 %trunc_ln57_55, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2180 'icmp' 'icmp_ln57_111' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 2181 [2/2] (5.43ns)   --->   "%tmp_178 = fcmp_olt  i32 %regions_2_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2181 'fcmp' 'tmp_178' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 12.3>
ST_133 : Operation 2182 [1/4] (10.5ns)   --->   "%area_21 = fadd i32 %area_20, i32 %scale_21" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2182 'fadd' 'area_21' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2183 [1/2] (12.3ns)   --->   "%scale_22 = fmul i32 %hdist_22, i32 %hdist_22" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2183 'fmul' 'scale_22' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2184 [3/4] (10.5ns)   --->   "%hdist_23 = fsub i32 %regions_2_1_load_7, i32 %regions_2_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2184 'fsub' 'hdist_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_105)   --->   "%or_ln57_91 = or i1 %icmp_ln57_109, i1 %icmp_ln57_108" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2185 'or' 'or_ln57_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_105)   --->   "%and_ln57_92 = and i1 %or_ln57_91, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2186 'and' 'and_ln57_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_105)   --->   "%and_ln57_93 = and i1 %and_ln57_92, i1 %tmp_176" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2187 'and' 'and_ln57_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_95)   --->   "%or_ln57_92 = or i1 %icmp_ln57_111, i1 %icmp_ln57_110" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2188 'or' 'or_ln57_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_95)   --->   "%and_ln57_94 = and i1 %or_ln57_92, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2189 'and' 'and_ln57_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2190 [1/2] (5.43ns)   --->   "%tmp_178 = fcmp_olt  i32 %regions_2_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2190 'fcmp' 'tmp_178' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2191 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_95 = and i1 %and_ln57_94, i1 %tmp_178" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2191 'and' 'and_ln57_95' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_107)   --->   "%or_ln57_99 = or i1 %or_ln57_98, i1 %or_ln57_95" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2192 'or' 'or_ln57_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_105)   --->   "%or_ln57_104 = or i1 %and_ln57_93, i1 %and_ln57_95" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2193 'or' 'or_ln57_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2194 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_105 = or i1 %or_ln57_104, i1 %or_ln57_103" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2194 'or' 'or_ln57_105' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_107)   --->   "%or_ln57_106 = or i1 %or_ln57_105, i1 %or_ln57_102" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2195 'or' 'or_ln57_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 2196 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_107 = or i1 %or_ln57_106, i1 %or_ln57_99" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2196 'or' 'or_ln57_107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 10.5>
ST_134 : Operation 2197 [4/4] (10.5ns)   --->   "%area_22 = fadd i32 %area_21, i32 %scale_22" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2197 'fadd' 'area_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 2198 [2/4] (10.5ns)   --->   "%hdist_23 = fsub i32 %regions_2_1_load_7, i32 %regions_2_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2198 'fsub' 'hdist_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 10.5>
ST_135 : Operation 2199 [3/4] (10.5ns)   --->   "%area_22 = fadd i32 %area_21, i32 %scale_22" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2199 'fadd' 'area_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 2200 [1/4] (10.5ns)   --->   "%hdist_23 = fsub i32 %regions_2_1_load_7, i32 %regions_2_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2200 'fsub' 'hdist_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 12.3>
ST_136 : Operation 2201 [2/4] (10.5ns)   --->   "%area_22 = fadd i32 %area_21, i32 %scale_22" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2201 'fadd' 'area_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 2202 [2/2] (12.3ns)   --->   "%scale_23 = fmul i32 %hdist_23, i32 %hdist_23" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2202 'fmul' 'scale_23' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 12.3>
ST_137 : Operation 2203 [1/4] (10.5ns)   --->   "%area_22 = fadd i32 %area_21, i32 %scale_22" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2203 'fadd' 'area_22' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 2204 [1/2] (12.3ns)   --->   "%scale_23 = fmul i32 %hdist_23, i32 %hdist_23" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2204 'fmul' 'scale_23' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 10.5>
ST_138 : Operation 2205 [4/4] (10.5ns)   --->   "%area_23 = fadd i32 %area_22, i32 %scale_23" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2205 'fadd' 'area_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 10.5>
ST_139 : Operation 2206 [3/4] (10.5ns)   --->   "%area_23 = fadd i32 %area_22, i32 %scale_23" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2206 'fadd' 'area_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 10.5>
ST_140 : Operation 2207 [2/4] (10.5ns)   --->   "%area_23 = fadd i32 %area_22, i32 %scale_23" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2207 'fadd' 'area_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 10.5>
ST_141 : Operation 2208 [1/4] (10.5ns)   --->   "%area_23 = fadd i32 %area_22, i32 %scale_23" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2208 'fadd' 'area_23' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 14.0>
ST_142 : Operation 2209 [9/9] (14.0ns)   --->   "%tmp_score_1 = fdiv i32 1, i32 %area_23" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2209 'fdiv' 'tmp_score_1' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 14.0>
ST_143 : Operation 2210 [8/9] (14.0ns)   --->   "%tmp_score_1 = fdiv i32 1, i32 %area_23" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2210 'fdiv' 'tmp_score_1' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 14.0>
ST_144 : Operation 2211 [7/9] (14.0ns)   --->   "%tmp_score_1 = fdiv i32 1, i32 %area_23" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2211 'fdiv' 'tmp_score_1' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 14.0>
ST_145 : Operation 2212 [6/9] (14.0ns)   --->   "%tmp_score_1 = fdiv i32 1, i32 %area_23" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2212 'fdiv' 'tmp_score_1' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 14.0>
ST_146 : Operation 2213 [5/9] (14.0ns)   --->   "%tmp_score_1 = fdiv i32 1, i32 %area_23" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2213 'fdiv' 'tmp_score_1' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 14.0>
ST_147 : Operation 2214 [4/9] (14.0ns)   --->   "%tmp_score_1 = fdiv i32 1, i32 %area_23" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2214 'fdiv' 'tmp_score_1' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 14.0>
ST_148 : Operation 2215 [3/9] (14.0ns)   --->   "%tmp_score_1 = fdiv i32 1, i32 %area_23" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2215 'fdiv' 'tmp_score_1' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 14.0>
ST_149 : Operation 2216 [2/9] (14.0ns)   --->   "%tmp_score_1 = fdiv i32 1, i32 %area_23" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2216 'fdiv' 'tmp_score_1' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 14.0>
ST_150 : Operation 2217 [1/9] (14.0ns)   --->   "%tmp_score_1 = fdiv i32 1, i32 %area_23" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2217 'fdiv' 'tmp_score_1' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 5.43>
ST_151 : Operation 2218 [2/2] (5.43ns)   --->   "%tmp_182 = fcmp_ogt  i32 %tmp_score_1, i32 %score_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2218 'fcmp' 'tmp_182' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.40>
ST_152 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %idx_1, i32 1" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2219 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2220 [1/1] (0.00ns)   --->   "%bitcast_ln62_2 = bitcast i32 %tmp_score_1" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2220 'bitcast' 'bitcast_ln62_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2221 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2222 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i32 %bitcast_ln62_2" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2222 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2223 [1/1] (0.00ns)   --->   "%bitcast_ln62_3 = bitcast i32 %score_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2223 'bitcast' 'bitcast_ln62_3' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2224 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2224 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2225 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = trunc i32 %bitcast_ln62_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2225 'trunc' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2226 [1/1] (1.55ns)   --->   "%icmp_ln62_4 = icmp_ne  i8 %tmp_180, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2226 'icmp' 'icmp_ln62_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2227 [1/1] (2.44ns)   --->   "%icmp_ln62_5 = icmp_eq  i23 %trunc_ln62_2, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2227 'icmp' 'icmp_ln62_5' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%or_ln62_17 = or i1 %icmp_ln62_5, i1 %icmp_ln62_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2228 'or' 'or_ln62_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2229 [1/1] (1.55ns)   --->   "%icmp_ln62_6 = icmp_ne  i8 %tmp_181, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2229 'icmp' 'icmp_ln62_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2230 [1/1] (2.44ns)   --->   "%icmp_ln62_7 = icmp_eq  i23 %trunc_ln62_3, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2230 'icmp' 'icmp_ln62_7' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%or_ln62_18 = or i1 %icmp_ln62_7, i1 %icmp_ln62_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2231 'or' 'or_ln62_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%and_ln62_2 = and i1 %or_ln62_17, i1 %or_ln62_18" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2232 'and' 'and_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2233 [1/2] (5.43ns)   --->   "%tmp_182 = fcmp_ogt  i32 %tmp_score_1, i32 %score_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2233 'fcmp' 'tmp_182' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_1)   --->   "%and_ln62_3 = and i1 %and_ln62_2, i1 %tmp_182" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2234 'and' 'and_ln62_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2235 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_1 = or i1 %tmp_179, i1 %and_ln62_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2235 'or' 'or_ln62_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node score_5)   --->   "%select_ln62_1 = select i1 %or_ln62_1, i32 %tmp_score_1, i32 %score_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2236 'select' 'select_ln62_1' <Predicate = (!or_ln57_107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%select_ln62_2 = select i1 %or_ln62_1, i2 2, i2 %idx_1" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2237 'select' 'select_ln62_2' <Predicate = (!or_ln57_107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node idx_2)   --->   "%zext_ln62_1 = zext i2 %select_ln62_2" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2238 'zext' 'zext_ln62_1' <Predicate = (!or_ln57_107)> <Delay = 0.00>
ST_152 : Operation 2239 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_5 = select i1 %or_ln57_107, i32 %score_4, i32 %select_ln62_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2239 'select' 'score_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 2240 [1/1] (0.99ns) (out node of the LUT)   --->   "%idx_2 = select i1 %or_ln57_107, i3 %sext_ln35, i3 %zext_ln62_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2240 'select' 'idx_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i3 %idx_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 2241 'sext' 'sext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2242 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i3 %idx_2" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 2242 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2243 [1/1] (0.00ns)   --->   "%tmp_183 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %n_regions_read, i32 2, i32 7"   --->   Operation 2243 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 2244 [1/1] (1.42ns)   --->   "%icmp_ln1077_3 = icmp_slt  i6 %tmp_183, i6 1"   --->   Operation 2244 'icmp' 'icmp_ln1077_3' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 2245 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_3, void %for.body4.3.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 2245 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_152 : Operation 2246 [2/2] (3.25ns)   --->   "%regions_3_1_load = load i9 %regions_3_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2246 'load' 'regions_3_1_load' <Predicate = (!icmp_ln1077_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_152 : Operation 2247 [2/2] (3.25ns)   --->   "%regions_3_2_load = load i9 %regions_3_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2247 'load' 'regions_3_2_load' <Predicate = (!icmp_ln1077_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_152 : Operation 2248 [2/2] (3.25ns)   --->   "%regions_3_0_load = load i9 %regions_3_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2248 'load' 'regions_3_0_load' <Predicate = (!icmp_ln1077_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_152 : Operation 2249 [2/2] (3.25ns)   --->   "%regions_3_0_load_1 = load i9 %regions_3_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2249 'load' 'regions_3_0_load_1' <Predicate = (!icmp_ln1077_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 153 <SV = 152> <Delay = 13.7>
ST_153 : Operation 2250 [1/2] (3.25ns)   --->   "%regions_3_1_load = load i9 %regions_3_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2250 'load' 'regions_3_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_153 : Operation 2251 [1/2] (3.25ns)   --->   "%regions_3_2_load = load i9 %regions_3_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2251 'load' 'regions_3_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_153 : Operation 2252 [4/4] (10.5ns)   --->   "%hdist_24 = fsub i32 %regions_3_1_load, i32 %regions_3_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2252 'fsub' 'hdist_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2253 [1/2] (3.25ns)   --->   "%regions_3_0_load = load i9 %regions_3_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2253 'load' 'regions_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_153 : Operation 2254 [1/1] (0.00ns)   --->   "%bitcast_ln57_56 = bitcast i32 %regions_3_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2254 'bitcast' 'bitcast_ln57_56' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_56, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2255 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2256 [1/1] (0.00ns)   --->   "%trunc_ln57_56 = trunc i32 %bitcast_ln57_56" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2256 'trunc' 'trunc_ln57_56' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2257 [1/1] (1.55ns)   --->   "%icmp_ln57_112 = icmp_ne  i8 %tmp_184, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2257 'icmp' 'icmp_ln57_112' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2258 [1/1] (2.44ns)   --->   "%icmp_ln57_113 = icmp_eq  i23 %trunc_ln57_56, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2258 'icmp' 'icmp_ln57_113' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2259 [2/2] (5.43ns)   --->   "%tmp_185 = fcmp_ogt  i32 %regions_3_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2259 'fcmp' 'tmp_185' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2260 [1/1] (0.00ns)   --->   "%bitcast_ln57_57 = bitcast i32 %regions_3_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2260 'bitcast' 'bitcast_ln57_57' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2261 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_57, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2261 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2262 [1/1] (0.00ns)   --->   "%trunc_ln57_57 = trunc i32 %bitcast_ln57_57" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2262 'trunc' 'trunc_ln57_57' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2263 [1/1] (1.55ns)   --->   "%icmp_ln57_114 = icmp_ne  i8 %tmp_186, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2263 'icmp' 'icmp_ln57_114' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2264 [1/1] (2.44ns)   --->   "%icmp_ln57_115 = icmp_eq  i23 %trunc_ln57_57, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2264 'icmp' 'icmp_ln57_115' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2265 [2/2] (5.43ns)   --->   "%tmp_187 = fcmp_olt  i32 %regions_3_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2265 'fcmp' 'tmp_187' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2266 [1/2] (3.25ns)   --->   "%regions_3_0_load_1 = load i9 %regions_3_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2266 'load' 'regions_3_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_153 : Operation 2267 [1/1] (0.00ns)   --->   "%bitcast_ln57_58 = bitcast i32 %regions_3_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2267 'bitcast' 'bitcast_ln57_58' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2268 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_58, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2268 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2269 [1/1] (0.00ns)   --->   "%trunc_ln57_58 = trunc i32 %bitcast_ln57_58" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2269 'trunc' 'trunc_ln57_58' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 2270 [1/1] (1.55ns)   --->   "%icmp_ln57_116 = icmp_ne  i8 %tmp_188, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2270 'icmp' 'icmp_ln57_116' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2271 [1/1] (2.44ns)   --->   "%icmp_ln57_117 = icmp_eq  i23 %trunc_ln57_58, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2271 'icmp' 'icmp_ln57_117' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2272 [2/2] (5.43ns)   --->   "%tmp_189 = fcmp_ogt  i32 %regions_3_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2272 'fcmp' 'tmp_189' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 2273 [2/2] (3.25ns)   --->   "%regions_3_0_load_2 = load i9 %regions_3_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2273 'load' 'regions_3_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_153 : Operation 2274 [2/2] (3.25ns)   --->   "%regions_3_0_load_3 = load i9 %regions_3_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2274 'load' 'regions_3_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 154 <SV = 153> <Delay = 10.5>
ST_154 : Operation 2275 [3/4] (10.5ns)   --->   "%hdist_24 = fsub i32 %regions_3_1_load, i32 %regions_3_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2275 'fsub' 'hdist_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_97)   --->   "%or_ln57_108 = or i1 %icmp_ln57_113, i1 %icmp_ln57_112" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2276 'or' 'or_ln57_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_97)   --->   "%and_ln57_96 = and i1 %or_ln57_108, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2277 'and' 'and_ln57_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2278 [1/2] (5.43ns)   --->   "%tmp_185 = fcmp_ogt  i32 %regions_3_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2278 'fcmp' 'tmp_185' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2279 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_97 = and i1 %and_ln57_96, i1 %tmp_185" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2279 'and' 'and_ln57_97' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_99)   --->   "%or_ln57_109 = or i1 %icmp_ln57_115, i1 %icmp_ln57_114" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2280 'or' 'or_ln57_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_99)   --->   "%and_ln57_98 = and i1 %or_ln57_109, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2281 'and' 'and_ln57_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2282 [1/2] (5.43ns)   --->   "%tmp_187 = fcmp_olt  i32 %regions_3_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2282 'fcmp' 'tmp_187' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2283 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_99 = and i1 %and_ln57_98, i1 %tmp_187" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2283 'and' 'and_ln57_99' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_131)   --->   "%or_ln57_110 = or i1 %icmp_ln57_117, i1 %icmp_ln57_116" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2284 'or' 'or_ln57_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_131)   --->   "%and_ln57_100 = and i1 %or_ln57_110, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2285 'and' 'and_ln57_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2286 [1/2] (5.43ns)   --->   "%tmp_189 = fcmp_ogt  i32 %regions_3_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2286 'fcmp' 'tmp_189' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_131)   --->   "%and_ln57_101 = and i1 %and_ln57_100, i1 %tmp_189" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2287 'and' 'and_ln57_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2288 [1/2] (3.25ns)   --->   "%regions_3_0_load_2 = load i9 %regions_3_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2288 'load' 'regions_3_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_154 : Operation 2289 [1/1] (0.00ns)   --->   "%bitcast_ln57_60 = bitcast i32 %regions_3_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2289 'bitcast' 'bitcast_ln57_60' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2290 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_60, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2290 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2291 [1/1] (0.00ns)   --->   "%trunc_ln57_60 = trunc i32 %bitcast_ln57_60" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2291 'trunc' 'trunc_ln57_60' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2292 [1/1] (1.55ns)   --->   "%icmp_ln57_120 = icmp_ne  i8 %tmp_192, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2292 'icmp' 'icmp_ln57_120' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2293 [1/1] (2.44ns)   --->   "%icmp_ln57_121 = icmp_eq  i23 %trunc_ln57_60, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2293 'icmp' 'icmp_ln57_121' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2294 [2/2] (5.43ns)   --->   "%tmp_193 = fcmp_ogt  i32 %regions_3_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2294 'fcmp' 'tmp_193' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2295 [1/2] (3.25ns)   --->   "%regions_3_0_load_3 = load i9 %regions_3_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2295 'load' 'regions_3_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_154 : Operation 2296 [1/1] (0.00ns)   --->   "%bitcast_ln57_62 = bitcast i32 %regions_3_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2296 'bitcast' 'bitcast_ln57_62' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2297 [1/1] (0.00ns)   --->   "%tmp_196 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_62, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2297 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2298 [1/1] (0.00ns)   --->   "%trunc_ln57_62 = trunc i32 %bitcast_ln57_62" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2298 'trunc' 'trunc_ln57_62' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 2299 [1/1] (1.55ns)   --->   "%icmp_ln57_124 = icmp_ne  i8 %tmp_196, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2299 'icmp' 'icmp_ln57_124' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2300 [1/1] (2.44ns)   --->   "%icmp_ln57_125 = icmp_eq  i23 %trunc_ln57_62, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2300 'icmp' 'icmp_ln57_125' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2301 [2/2] (5.43ns)   --->   "%tmp_197 = fcmp_ogt  i32 %regions_3_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2301 'fcmp' 'tmp_197' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 2302 [2/2] (3.25ns)   --->   "%regions_3_0_load_4 = load i9 %regions_3_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2302 'load' 'regions_3_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_154 : Operation 2303 [2/2] (3.25ns)   --->   "%regions_3_0_load_5 = load i9 %regions_3_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2303 'load' 'regions_3_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_154 : Operation 2304 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_131 = or i1 %and_ln57_101, i1 %and_ln57_97" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2304 'or' 'or_ln57_131' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 10.5>
ST_155 : Operation 2305 [2/4] (10.5ns)   --->   "%hdist_24 = fsub i32 %regions_3_1_load, i32 %regions_3_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2305 'fsub' 'hdist_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2306 [1/2] (5.43ns)   --->   "%tmp_193 = fcmp_ogt  i32 %regions_3_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2306 'fcmp' 'tmp_193' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2307 [1/2] (5.43ns)   --->   "%tmp_197 = fcmp_ogt  i32 %regions_3_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2307 'fcmp' 'tmp_197' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2308 [1/2] (3.25ns)   --->   "%regions_3_0_load_4 = load i9 %regions_3_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2308 'load' 'regions_3_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_155 : Operation 2309 [1/1] (0.00ns)   --->   "%bitcast_ln57_64 = bitcast i32 %regions_3_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2309 'bitcast' 'bitcast_ln57_64' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2310 [1/1] (0.00ns)   --->   "%tmp_200 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_64, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2310 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2311 [1/1] (0.00ns)   --->   "%trunc_ln57_64 = trunc i32 %bitcast_ln57_64" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2311 'trunc' 'trunc_ln57_64' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2312 [1/1] (1.55ns)   --->   "%icmp_ln57_128 = icmp_ne  i8 %tmp_200, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2312 'icmp' 'icmp_ln57_128' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2313 [1/1] (2.44ns)   --->   "%icmp_ln57_129 = icmp_eq  i23 %trunc_ln57_64, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2313 'icmp' 'icmp_ln57_129' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2314 [2/2] (5.43ns)   --->   "%tmp_201 = fcmp_ogt  i32 %regions_3_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2314 'fcmp' 'tmp_201' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2315 [1/2] (3.25ns)   --->   "%regions_3_0_load_5 = load i9 %regions_3_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2315 'load' 'regions_3_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_155 : Operation 2316 [1/1] (0.00ns)   --->   "%bitcast_ln57_66 = bitcast i32 %regions_3_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2316 'bitcast' 'bitcast_ln57_66' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp_204 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_66, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2317 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2318 [1/1] (0.00ns)   --->   "%trunc_ln57_66 = trunc i32 %bitcast_ln57_66" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2318 'trunc' 'trunc_ln57_66' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 2319 [1/1] (1.55ns)   --->   "%icmp_ln57_132 = icmp_ne  i8 %tmp_204, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2319 'icmp' 'icmp_ln57_132' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2320 [1/1] (2.44ns)   --->   "%icmp_ln57_133 = icmp_eq  i23 %trunc_ln57_66, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2320 'icmp' 'icmp_ln57_133' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2321 [2/2] (5.43ns)   --->   "%tmp_205 = fcmp_ogt  i32 %regions_3_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2321 'fcmp' 'tmp_205' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 2322 [2/2] (3.25ns)   --->   "%regions_3_0_load_6 = load i9 %regions_3_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2322 'load' 'regions_3_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_155 : Operation 2323 [2/2] (3.25ns)   --->   "%regions_3_0_load_7 = load i9 %regions_3_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2323 'load' 'regions_3_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 156 <SV = 155> <Delay = 10.5>
ST_156 : Operation 2324 [1/4] (10.5ns)   --->   "%hdist_24 = fsub i32 %regions_3_1_load, i32 %regions_3_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2324 'fsub' 'hdist_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2325 [2/2] (3.25ns)   --->   "%regions_3_1_load_1 = load i9 %regions_3_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2325 'load' 'regions_3_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_156 : Operation 2326 [2/2] (3.25ns)   --->   "%regions_3_2_load_1 = load i9 %regions_3_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2326 'load' 'regions_3_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_156 : Operation 2327 [1/2] (5.43ns)   --->   "%tmp_201 = fcmp_ogt  i32 %regions_3_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2327 'fcmp' 'tmp_201' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_117)   --->   "%or_ln57_118 = or i1 %icmp_ln57_133, i1 %icmp_ln57_132" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2328 'or' 'or_ln57_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_117)   --->   "%and_ln57_116 = and i1 %or_ln57_118, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2329 'and' 'and_ln57_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2330 [1/2] (5.43ns)   --->   "%tmp_205 = fcmp_ogt  i32 %regions_3_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2330 'fcmp' 'tmp_205' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2331 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_117 = and i1 %and_ln57_116, i1 %tmp_205" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2331 'and' 'and_ln57_117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2332 [1/2] (3.25ns)   --->   "%regions_3_0_load_6 = load i9 %regions_3_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2332 'load' 'regions_3_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_156 : Operation 2333 [1/1] (0.00ns)   --->   "%bitcast_ln57_68 = bitcast i32 %regions_3_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2333 'bitcast' 'bitcast_ln57_68' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_208 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_68, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2334 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2335 [1/1] (0.00ns)   --->   "%trunc_ln57_68 = trunc i32 %bitcast_ln57_68" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2335 'trunc' 'trunc_ln57_68' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2336 [1/1] (1.55ns)   --->   "%icmp_ln57_136 = icmp_ne  i8 %tmp_208, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2336 'icmp' 'icmp_ln57_136' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2337 [1/1] (2.44ns)   --->   "%icmp_ln57_137 = icmp_eq  i23 %trunc_ln57_68, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2337 'icmp' 'icmp_ln57_137' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2338 [2/2] (5.43ns)   --->   "%tmp_209 = fcmp_ogt  i32 %regions_3_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2338 'fcmp' 'tmp_209' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2339 [1/2] (3.25ns)   --->   "%regions_3_0_load_7 = load i9 %regions_3_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2339 'load' 'regions_3_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_156 : Operation 2340 [1/1] (0.00ns)   --->   "%bitcast_ln57_70 = bitcast i32 %regions_3_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2340 'bitcast' 'bitcast_ln57_70' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2341 [1/1] (0.00ns)   --->   "%tmp_212 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_70, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2341 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2342 [1/1] (0.00ns)   --->   "%trunc_ln57_70 = trunc i32 %bitcast_ln57_70" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2342 'trunc' 'trunc_ln57_70' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 2343 [1/1] (1.55ns)   --->   "%icmp_ln57_140 = icmp_ne  i8 %tmp_212, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2343 'icmp' 'icmp_ln57_140' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2344 [1/1] (2.44ns)   --->   "%icmp_ln57_141 = icmp_eq  i23 %trunc_ln57_70, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2344 'icmp' 'icmp_ln57_141' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 2345 [2/2] (5.43ns)   --->   "%tmp_213 = fcmp_ogt  i32 %regions_3_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2345 'fcmp' 'tmp_213' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 13.7>
ST_157 : Operation 2346 [2/2] (12.3ns)   --->   "%scale_24 = fmul i32 %hdist_24, i32 %hdist_24" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2346 'fmul' 'scale_24' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2347 [1/2] (3.25ns)   --->   "%regions_3_1_load_1 = load i9 %regions_3_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2347 'load' 'regions_3_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_157 : Operation 2348 [1/2] (3.25ns)   --->   "%regions_3_2_load_1 = load i9 %regions_3_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2348 'load' 'regions_3_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_157 : Operation 2349 [4/4] (10.5ns)   --->   "%hdist_25 = fsub i32 %regions_3_1_load_1, i32 %regions_3_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2349 'fsub' 'hdist_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2350 [1/1] (0.00ns)   --->   "%bitcast_ln57_59 = bitcast i32 %regions_3_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2350 'bitcast' 'bitcast_ln57_59' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2351 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_59, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2351 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2352 [1/1] (0.00ns)   --->   "%trunc_ln57_59 = trunc i32 %bitcast_ln57_59" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2352 'trunc' 'trunc_ln57_59' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 2353 [1/1] (1.55ns)   --->   "%icmp_ln57_118 = icmp_ne  i8 %tmp_190, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2353 'icmp' 'icmp_ln57_118' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2354 [1/1] (2.44ns)   --->   "%icmp_ln57_119 = icmp_eq  i23 %trunc_ln57_59, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2354 'icmp' 'icmp_ln57_119' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2355 [2/2] (5.43ns)   --->   "%tmp_191 = fcmp_olt  i32 %regions_3_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2355 'fcmp' 'tmp_191' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2356 [1/2] (5.43ns)   --->   "%tmp_209 = fcmp_ogt  i32 %regions_3_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2356 'fcmp' 'tmp_209' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 2357 [1/2] (5.43ns)   --->   "%tmp_213 = fcmp_ogt  i32 %regions_3_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2357 'fcmp' 'tmp_213' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 12.3>
ST_158 : Operation 2358 [1/2] (12.3ns)   --->   "%scale_24 = fmul i32 %hdist_24, i32 %hdist_24" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2358 'fmul' 'scale_24' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2359 [3/4] (10.5ns)   --->   "%hdist_25 = fsub i32 %regions_3_1_load_1, i32 %regions_3_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2359 'fsub' 'hdist_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_103)   --->   "%or_ln57_111 = or i1 %icmp_ln57_119, i1 %icmp_ln57_118" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2360 'or' 'or_ln57_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_103)   --->   "%and_ln57_102 = and i1 %or_ln57_111, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2361 'and' 'and_ln57_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2362 [1/2] (5.43ns)   --->   "%tmp_191 = fcmp_olt  i32 %regions_3_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2362 'fcmp' 'tmp_191' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2363 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_103 = and i1 %and_ln57_102, i1 %tmp_191" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2363 'and' 'and_ln57_103' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_133)   --->   "%or_ln57_112 = or i1 %icmp_ln57_121, i1 %icmp_ln57_120" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2364 'or' 'or_ln57_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_133)   --->   "%and_ln57_104 = and i1 %or_ln57_112, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2365 'and' 'and_ln57_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_133)   --->   "%and_ln57_105 = and i1 %and_ln57_104, i1 %tmp_193" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2366 'and' 'and_ln57_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_133)   --->   "%or_ln57_132 = or i1 %and_ln57_105, i1 %and_ln57_103" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2367 'or' 'or_ln57_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 2368 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_133 = or i1 %or_ln57_132, i1 %or_ln57_131" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2368 'or' 'or_ln57_133' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 10.5>
ST_159 : Operation 2369 [4/4] (10.5ns)   --->   "%area_24 = fadd i32 %scale_24, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2369 'fadd' 'area_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 2370 [2/4] (10.5ns)   --->   "%hdist_25 = fsub i32 %regions_3_1_load_1, i32 %regions_3_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2370 'fsub' 'hdist_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 10.5>
ST_160 : Operation 2371 [3/4] (10.5ns)   --->   "%area_24 = fadd i32 %scale_24, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2371 'fadd' 'area_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2372 [1/4] (10.5ns)   --->   "%hdist_25 = fsub i32 %regions_3_1_load_1, i32 %regions_3_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2372 'fsub' 'hdist_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 2373 [2/2] (3.25ns)   --->   "%regions_3_1_load_2 = load i9 %regions_3_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2373 'load' 'regions_3_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_160 : Operation 2374 [2/2] (3.25ns)   --->   "%regions_3_2_load_2 = load i9 %regions_3_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2374 'load' 'regions_3_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 161 <SV = 160> <Delay = 13.7>
ST_161 : Operation 2375 [2/4] (10.5ns)   --->   "%area_24 = fadd i32 %scale_24, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2375 'fadd' 'area_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2376 [2/2] (12.3ns)   --->   "%scale_25 = fmul i32 %hdist_25, i32 %hdist_25" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2376 'fmul' 'scale_25' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2377 [1/2] (3.25ns)   --->   "%regions_3_1_load_2 = load i9 %regions_3_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2377 'load' 'regions_3_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_161 : Operation 2378 [1/2] (3.25ns)   --->   "%regions_3_2_load_2 = load i9 %regions_3_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2378 'load' 'regions_3_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_161 : Operation 2379 [4/4] (10.5ns)   --->   "%hdist_26 = fsub i32 %regions_3_1_load_2, i32 %regions_3_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2379 'fsub' 'hdist_26' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2380 [1/1] (0.00ns)   --->   "%bitcast_ln57_61 = bitcast i32 %regions_3_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2380 'bitcast' 'bitcast_ln57_61' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_194 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_61, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2381 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2382 [1/1] (0.00ns)   --->   "%trunc_ln57_61 = trunc i32 %bitcast_ln57_61" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2382 'trunc' 'trunc_ln57_61' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 2383 [1/1] (1.55ns)   --->   "%icmp_ln57_122 = icmp_ne  i8 %tmp_194, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2383 'icmp' 'icmp_ln57_122' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2384 [1/1] (2.44ns)   --->   "%icmp_ln57_123 = icmp_eq  i23 %trunc_ln57_61, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2384 'icmp' 'icmp_ln57_123' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 2385 [2/2] (5.43ns)   --->   "%tmp_195 = fcmp_olt  i32 %regions_3_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2385 'fcmp' 'tmp_195' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 12.3>
ST_162 : Operation 2386 [1/4] (10.5ns)   --->   "%area_24 = fadd i32 %scale_24, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2386 'fadd' 'area_24' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2387 [1/2] (12.3ns)   --->   "%scale_25 = fmul i32 %hdist_25, i32 %hdist_25" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2387 'fmul' 'scale_25' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2388 [3/4] (10.5ns)   --->   "%hdist_26 = fsub i32 %regions_3_1_load_2, i32 %regions_3_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2388 'fsub' 'hdist_26' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_107)   --->   "%or_ln57_113 = or i1 %icmp_ln57_123, i1 %icmp_ln57_122" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2389 'or' 'or_ln57_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_107)   --->   "%and_ln57_106 = and i1 %or_ln57_113, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2390 'and' 'and_ln57_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2391 [1/2] (5.43ns)   --->   "%tmp_195 = fcmp_olt  i32 %regions_3_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2391 'fcmp' 'tmp_195' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2392 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_107 = and i1 %and_ln57_106, i1 %tmp_195" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2392 'and' 'and_ln57_107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_134)   --->   "%or_ln57_114 = or i1 %icmp_ln57_125, i1 %icmp_ln57_124" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2393 'or' 'or_ln57_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_134)   --->   "%and_ln57_108 = and i1 %or_ln57_114, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2394 'and' 'and_ln57_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_134)   --->   "%and_ln57_109 = and i1 %and_ln57_108, i1 %tmp_197" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2395 'and' 'and_ln57_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 2396 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_134 = or i1 %and_ln57_109, i1 %and_ln57_107" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2396 'or' 'or_ln57_134' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 10.5>
ST_163 : Operation 2397 [4/4] (10.5ns)   --->   "%area_25 = fadd i32 %area_24, i32 %scale_25" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2397 'fadd' 'area_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 2398 [2/4] (10.5ns)   --->   "%hdist_26 = fsub i32 %regions_3_1_load_2, i32 %regions_3_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2398 'fsub' 'hdist_26' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 10.5>
ST_164 : Operation 2399 [3/4] (10.5ns)   --->   "%area_25 = fadd i32 %area_24, i32 %scale_25" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2399 'fadd' 'area_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2400 [1/4] (10.5ns)   --->   "%hdist_26 = fsub i32 %regions_3_1_load_2, i32 %regions_3_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2400 'fsub' 'hdist_26' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 2401 [2/2] (3.25ns)   --->   "%regions_3_1_load_3 = load i9 %regions_3_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2401 'load' 'regions_3_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_164 : Operation 2402 [2/2] (3.25ns)   --->   "%regions_3_2_load_3 = load i9 %regions_3_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2402 'load' 'regions_3_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 165 <SV = 164> <Delay = 13.7>
ST_165 : Operation 2403 [2/4] (10.5ns)   --->   "%area_25 = fadd i32 %area_24, i32 %scale_25" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2403 'fadd' 'area_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2404 [2/2] (12.3ns)   --->   "%scale_26 = fmul i32 %hdist_26, i32 %hdist_26" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2404 'fmul' 'scale_26' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2405 [1/2] (3.25ns)   --->   "%regions_3_1_load_3 = load i9 %regions_3_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2405 'load' 'regions_3_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_165 : Operation 2406 [1/2] (3.25ns)   --->   "%regions_3_2_load_3 = load i9 %regions_3_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2406 'load' 'regions_3_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_165 : Operation 2407 [4/4] (10.5ns)   --->   "%hdist_27 = fsub i32 %regions_3_1_load_3, i32 %regions_3_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2407 'fsub' 'hdist_27' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2408 [1/1] (0.00ns)   --->   "%bitcast_ln57_63 = bitcast i32 %regions_3_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2408 'bitcast' 'bitcast_ln57_63' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2409 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_63, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2409 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2410 [1/1] (0.00ns)   --->   "%trunc_ln57_63 = trunc i32 %bitcast_ln57_63" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2410 'trunc' 'trunc_ln57_63' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 2411 [1/1] (1.55ns)   --->   "%icmp_ln57_126 = icmp_ne  i8 %tmp_198, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2411 'icmp' 'icmp_ln57_126' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2412 [1/1] (2.44ns)   --->   "%icmp_ln57_127 = icmp_eq  i23 %trunc_ln57_63, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2412 'icmp' 'icmp_ln57_127' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 2413 [2/2] (5.43ns)   --->   "%tmp_199 = fcmp_olt  i32 %regions_3_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2413 'fcmp' 'tmp_199' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 12.3>
ST_166 : Operation 2414 [1/4] (10.5ns)   --->   "%area_25 = fadd i32 %area_24, i32 %scale_25" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2414 'fadd' 'area_25' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2415 [1/2] (12.3ns)   --->   "%scale_26 = fmul i32 %hdist_26, i32 %hdist_26" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2415 'fmul' 'scale_26' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2416 [3/4] (10.5ns)   --->   "%hdist_27 = fsub i32 %regions_3_1_load_3, i32 %regions_3_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2416 'fsub' 'hdist_27' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 2417 [1/2] (5.43ns)   --->   "%tmp_199 = fcmp_olt  i32 %regions_3_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2417 'fcmp' 'tmp_199' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 10.5>
ST_167 : Operation 2418 [4/4] (10.5ns)   --->   "%area_26 = fadd i32 %area_25, i32 %scale_26" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2418 'fadd' 'area_26' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 2419 [2/4] (10.5ns)   --->   "%hdist_27 = fsub i32 %regions_3_1_load_3, i32 %regions_3_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2419 'fsub' 'hdist_27' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 10.5>
ST_168 : Operation 2420 [3/4] (10.5ns)   --->   "%area_26 = fadd i32 %area_25, i32 %scale_26" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2420 'fadd' 'area_26' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2421 [1/4] (10.5ns)   --->   "%hdist_27 = fsub i32 %regions_3_1_load_3, i32 %regions_3_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2421 'fsub' 'hdist_27' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 2422 [2/2] (3.25ns)   --->   "%regions_3_1_load_4 = load i9 %regions_3_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2422 'load' 'regions_3_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_168 : Operation 2423 [2/2] (3.25ns)   --->   "%regions_3_2_load_4 = load i9 %regions_3_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2423 'load' 'regions_3_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 169 <SV = 168> <Delay = 13.7>
ST_169 : Operation 2424 [2/4] (10.5ns)   --->   "%area_26 = fadd i32 %area_25, i32 %scale_26" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2424 'fadd' 'area_26' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2425 [2/2] (12.3ns)   --->   "%scale_27 = fmul i32 %hdist_27, i32 %hdist_27" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2425 'fmul' 'scale_27' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2426 [1/2] (3.25ns)   --->   "%regions_3_1_load_4 = load i9 %regions_3_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2426 'load' 'regions_3_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_169 : Operation 2427 [1/2] (3.25ns)   --->   "%regions_3_2_load_4 = load i9 %regions_3_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2427 'load' 'regions_3_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_169 : Operation 2428 [4/4] (10.5ns)   --->   "%hdist_28 = fsub i32 %regions_3_1_load_4, i32 %regions_3_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2428 'fsub' 'hdist_28' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2429 [1/1] (0.00ns)   --->   "%bitcast_ln57_65 = bitcast i32 %regions_3_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2429 'bitcast' 'bitcast_ln57_65' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2430 [1/1] (0.00ns)   --->   "%tmp_202 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_65, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2430 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2431 [1/1] (0.00ns)   --->   "%trunc_ln57_65 = trunc i32 %bitcast_ln57_65" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2431 'trunc' 'trunc_ln57_65' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 2432 [1/1] (1.55ns)   --->   "%icmp_ln57_130 = icmp_ne  i8 %tmp_202, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2432 'icmp' 'icmp_ln57_130' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2433 [1/1] (2.44ns)   --->   "%icmp_ln57_131 = icmp_eq  i23 %trunc_ln57_65, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2433 'icmp' 'icmp_ln57_131' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2434 [2/2] (5.43ns)   --->   "%tmp_203 = fcmp_olt  i32 %regions_3_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2434 'fcmp' 'tmp_203' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 12.3>
ST_170 : Operation 2435 [1/4] (10.5ns)   --->   "%area_26 = fadd i32 %area_25, i32 %scale_26" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2435 'fadd' 'area_26' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2436 [1/2] (12.3ns)   --->   "%scale_27 = fmul i32 %hdist_27, i32 %hdist_27" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2436 'fmul' 'scale_27' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_127)   --->   "%or_ln57_115 = or i1 %icmp_ln57_127, i1 %icmp_ln57_126" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2437 'or' 'or_ln57_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_127)   --->   "%and_ln57_110 = and i1 %or_ln57_115, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2438 'and' 'and_ln57_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_127)   --->   "%and_ln57_111 = and i1 %and_ln57_110, i1 %tmp_199" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2439 'and' 'and_ln57_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2440 [3/4] (10.5ns)   --->   "%hdist_28 = fsub i32 %regions_3_1_load_4, i32 %regions_3_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2440 'fsub' 'hdist_28' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_129)   --->   "%or_ln57_116 = or i1 %icmp_ln57_129, i1 %icmp_ln57_128" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2441 'or' 'or_ln57_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_129)   --->   "%and_ln57_112 = and i1 %or_ln57_116, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2442 'and' 'and_ln57_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_129)   --->   "%and_ln57_113 = and i1 %and_ln57_112, i1 %tmp_201" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2443 'and' 'and_ln57_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_115)   --->   "%or_ln57_117 = or i1 %icmp_ln57_131, i1 %icmp_ln57_130" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2444 'or' 'or_ln57_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_115)   --->   "%and_ln57_114 = and i1 %or_ln57_117, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2445 'and' 'and_ln57_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2446 [1/2] (5.43ns)   --->   "%tmp_203 = fcmp_olt  i32 %regions_3_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2446 'fcmp' 'tmp_203' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2447 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_115 = and i1 %and_ln57_114, i1 %tmp_203" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2447 'and' 'and_ln57_115' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2448 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_127 = or i1 %and_ln57_111, i1 %and_ln57_115" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2448 'or' 'or_ln57_127' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_129)   --->   "%or_ln57_128 = or i1 %and_ln57_113, i1 %and_ln57_99" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2449 'or' 'or_ln57_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2450 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_129 = or i1 %or_ln57_128, i1 %or_ln57_127" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2450 'or' 'or_ln57_129' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 10.5>
ST_171 : Operation 2451 [4/4] (10.5ns)   --->   "%area_27 = fadd i32 %area_26, i32 %scale_27" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2451 'fadd' 'area_27' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2452 [2/4] (10.5ns)   --->   "%hdist_28 = fsub i32 %regions_3_1_load_4, i32 %regions_3_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2452 'fsub' 'hdist_28' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 10.5>
ST_172 : Operation 2453 [3/4] (10.5ns)   --->   "%area_27 = fadd i32 %area_26, i32 %scale_27" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2453 'fadd' 'area_27' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2454 [1/4] (10.5ns)   --->   "%hdist_28 = fsub i32 %regions_3_1_load_4, i32 %regions_3_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2454 'fsub' 'hdist_28' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 2455 [2/2] (3.25ns)   --->   "%regions_3_1_load_5 = load i9 %regions_3_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2455 'load' 'regions_3_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_172 : Operation 2456 [2/2] (3.25ns)   --->   "%regions_3_2_load_5 = load i9 %regions_3_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2456 'load' 'regions_3_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 173 <SV = 172> <Delay = 13.7>
ST_173 : Operation 2457 [2/4] (10.5ns)   --->   "%area_27 = fadd i32 %area_26, i32 %scale_27" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2457 'fadd' 'area_27' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2458 [2/2] (12.3ns)   --->   "%scale_28 = fmul i32 %hdist_28, i32 %hdist_28" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2458 'fmul' 'scale_28' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2459 [1/2] (3.25ns)   --->   "%regions_3_1_load_5 = load i9 %regions_3_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2459 'load' 'regions_3_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_173 : Operation 2460 [1/2] (3.25ns)   --->   "%regions_3_2_load_5 = load i9 %regions_3_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2460 'load' 'regions_3_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_173 : Operation 2461 [4/4] (10.5ns)   --->   "%hdist_29 = fsub i32 %regions_3_1_load_5, i32 %regions_3_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2461 'fsub' 'hdist_29' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2462 [1/1] (0.00ns)   --->   "%bitcast_ln57_67 = bitcast i32 %regions_3_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2462 'bitcast' 'bitcast_ln57_67' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2463 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_67, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2463 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2464 [1/1] (0.00ns)   --->   "%trunc_ln57_67 = trunc i32 %bitcast_ln57_67" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2464 'trunc' 'trunc_ln57_67' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 2465 [1/1] (1.55ns)   --->   "%icmp_ln57_134 = icmp_ne  i8 %tmp_206, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2465 'icmp' 'icmp_ln57_134' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2466 [1/1] (2.44ns)   --->   "%icmp_ln57_135 = icmp_eq  i23 %trunc_ln57_67, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2466 'icmp' 'icmp_ln57_135' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 2467 [2/2] (5.43ns)   --->   "%tmp_207 = fcmp_olt  i32 %regions_3_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2467 'fcmp' 'tmp_207' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 12.3>
ST_174 : Operation 2468 [1/4] (10.5ns)   --->   "%area_27 = fadd i32 %area_26, i32 %scale_27" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2468 'fadd' 'area_27' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2469 [1/2] (12.3ns)   --->   "%scale_28 = fmul i32 %hdist_28, i32 %hdist_28" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2469 'fmul' 'scale_28' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2470 [3/4] (10.5ns)   --->   "%hdist_29 = fsub i32 %regions_3_1_load_5, i32 %regions_3_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2470 'fsub' 'hdist_29' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2471 [1/2] (5.43ns)   --->   "%tmp_207 = fcmp_olt  i32 %regions_3_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2471 'fcmp' 'tmp_207' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 10.5>
ST_175 : Operation 2472 [4/4] (10.5ns)   --->   "%area_28 = fadd i32 %area_27, i32 %scale_28" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2472 'fadd' 'area_28' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 2473 [2/4] (10.5ns)   --->   "%hdist_29 = fsub i32 %regions_3_1_load_5, i32 %regions_3_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2473 'fsub' 'hdist_29' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 10.5>
ST_176 : Operation 2474 [3/4] (10.5ns)   --->   "%area_28 = fadd i32 %area_27, i32 %scale_28" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2474 'fadd' 'area_28' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2475 [1/4] (10.5ns)   --->   "%hdist_29 = fsub i32 %regions_3_1_load_5, i32 %regions_3_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2475 'fsub' 'hdist_29' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2476 [2/2] (3.25ns)   --->   "%regions_3_1_load_6 = load i9 %regions_3_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2476 'load' 'regions_3_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_176 : Operation 2477 [2/2] (3.25ns)   --->   "%regions_3_2_load_6 = load i9 %regions_3_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2477 'load' 'regions_3_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 177 <SV = 176> <Delay = 13.7>
ST_177 : Operation 2478 [2/4] (10.5ns)   --->   "%area_28 = fadd i32 %area_27, i32 %scale_28" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2478 'fadd' 'area_28' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2479 [2/2] (12.3ns)   --->   "%scale_29 = fmul i32 %hdist_29, i32 %hdist_29" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2479 'fmul' 'scale_29' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2480 [1/2] (3.25ns)   --->   "%regions_3_1_load_6 = load i9 %regions_3_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2480 'load' 'regions_3_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_177 : Operation 2481 [1/2] (3.25ns)   --->   "%regions_3_2_load_6 = load i9 %regions_3_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2481 'load' 'regions_3_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_177 : Operation 2482 [4/4] (10.5ns)   --->   "%hdist_30 = fsub i32 %regions_3_1_load_6, i32 %regions_3_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2482 'fsub' 'hdist_30' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2483 [1/1] (0.00ns)   --->   "%bitcast_ln57_69 = bitcast i32 %regions_3_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2483 'bitcast' 'bitcast_ln57_69' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2484 [1/1] (0.00ns)   --->   "%tmp_210 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_69, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2484 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2485 [1/1] (0.00ns)   --->   "%trunc_ln57_69 = trunc i32 %bitcast_ln57_69" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2485 'trunc' 'trunc_ln57_69' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 2486 [1/1] (1.55ns)   --->   "%icmp_ln57_138 = icmp_ne  i8 %tmp_210, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2486 'icmp' 'icmp_ln57_138' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2487 [1/1] (2.44ns)   --->   "%icmp_ln57_139 = icmp_eq  i23 %trunc_ln57_69, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2487 'icmp' 'icmp_ln57_139' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 2488 [2/2] (5.43ns)   --->   "%tmp_211 = fcmp_olt  i32 %regions_3_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2488 'fcmp' 'tmp_211' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 12.3>
ST_178 : Operation 2489 [1/4] (10.5ns)   --->   "%area_28 = fadd i32 %area_27, i32 %scale_28" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2489 'fadd' 'area_28' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2490 [1/2] (12.3ns)   --->   "%scale_29 = fmul i32 %hdist_29, i32 %hdist_29" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2490 'fmul' 'scale_29' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_126)   --->   "%or_ln57_119 = or i1 %icmp_ln57_135, i1 %icmp_ln57_134" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2491 'or' 'or_ln57_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_126)   --->   "%and_ln57_118 = and i1 %or_ln57_119, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2492 'and' 'and_ln57_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_126)   --->   "%and_ln57_119 = and i1 %and_ln57_118, i1 %tmp_207" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2493 'and' 'and_ln57_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2494 [3/4] (10.5ns)   --->   "%hdist_30 = fsub i32 %regions_3_1_load_6, i32 %regions_3_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2494 'fsub' 'hdist_30' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_124)   --->   "%or_ln57_120 = or i1 %icmp_ln57_137, i1 %icmp_ln57_136" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2495 'or' 'or_ln57_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_124)   --->   "%and_ln57_120 = and i1 %or_ln57_120, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2496 'and' 'and_ln57_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_124)   --->   "%and_ln57_121 = and i1 %and_ln57_120, i1 %tmp_209" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2497 'and' 'and_ln57_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_123)   --->   "%or_ln57_121 = or i1 %icmp_ln57_139, i1 %icmp_ln57_138" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2498 'or' 'or_ln57_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_123)   --->   "%and_ln57_122 = and i1 %or_ln57_121, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2499 'and' 'and_ln57_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2500 [1/2] (5.43ns)   --->   "%tmp_211 = fcmp_olt  i32 %regions_3_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2500 'fcmp' 'tmp_211' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2501 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_123 = and i1 %and_ln57_122, i1 %tmp_211" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2501 'and' 'and_ln57_123' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2502 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_124 = or i1 %and_ln57_121, i1 %and_ln57_123" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2502 'or' 'or_ln57_124' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_126)   --->   "%or_ln57_125 = or i1 %and_ln57_119, i1 %and_ln57_117" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2503 'or' 'or_ln57_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2504 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_126 = or i1 %or_ln57_125, i1 %or_ln57_124" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2504 'or' 'or_ln57_126' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 10.5>
ST_179 : Operation 2505 [4/4] (10.5ns)   --->   "%area_29 = fadd i32 %area_28, i32 %scale_29" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2505 'fadd' 'area_29' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2506 [2/4] (10.5ns)   --->   "%hdist_30 = fsub i32 %regions_3_1_load_6, i32 %regions_3_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2506 'fsub' 'hdist_30' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 10.5>
ST_180 : Operation 2507 [3/4] (10.5ns)   --->   "%area_29 = fadd i32 %area_28, i32 %scale_29" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2507 'fadd' 'area_29' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2508 [1/4] (10.5ns)   --->   "%hdist_30 = fsub i32 %regions_3_1_load_6, i32 %regions_3_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2508 'fsub' 'hdist_30' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2509 [2/2] (3.25ns)   --->   "%regions_3_1_load_7 = load i9 %regions_3_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2509 'load' 'regions_3_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_180 : Operation 2510 [2/2] (3.25ns)   --->   "%regions_3_2_load_7 = load i9 %regions_3_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2510 'load' 'regions_3_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 181 <SV = 180> <Delay = 13.7>
ST_181 : Operation 2511 [2/4] (10.5ns)   --->   "%area_29 = fadd i32 %area_28, i32 %scale_29" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2511 'fadd' 'area_29' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2512 [2/2] (12.3ns)   --->   "%scale_30 = fmul i32 %hdist_30, i32 %hdist_30" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2512 'fmul' 'scale_30' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2513 [1/2] (3.25ns)   --->   "%regions_3_1_load_7 = load i9 %regions_3_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2513 'load' 'regions_3_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_181 : Operation 2514 [1/2] (3.25ns)   --->   "%regions_3_2_load_7 = load i9 %regions_3_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2514 'load' 'regions_3_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_181 : Operation 2515 [4/4] (10.5ns)   --->   "%hdist_31 = fsub i32 %regions_3_1_load_7, i32 %regions_3_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2515 'fsub' 'hdist_31' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2516 [1/1] (0.00ns)   --->   "%bitcast_ln57_71 = bitcast i32 %regions_3_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2516 'bitcast' 'bitcast_ln57_71' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2517 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_71, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2517 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2518 [1/1] (0.00ns)   --->   "%trunc_ln57_71 = trunc i32 %bitcast_ln57_71" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2518 'trunc' 'trunc_ln57_71' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 2519 [1/1] (1.55ns)   --->   "%icmp_ln57_142 = icmp_ne  i8 %tmp_214, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2519 'icmp' 'icmp_ln57_142' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2520 [1/1] (2.44ns)   --->   "%icmp_ln57_143 = icmp_eq  i23 %trunc_ln57_71, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2520 'icmp' 'icmp_ln57_143' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2521 [2/2] (5.43ns)   --->   "%tmp_215 = fcmp_olt  i32 %regions_3_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2521 'fcmp' 'tmp_215' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 12.3>
ST_182 : Operation 2522 [1/4] (10.5ns)   --->   "%area_29 = fadd i32 %area_28, i32 %scale_29" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2522 'fadd' 'area_29' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2523 [1/2] (12.3ns)   --->   "%scale_30 = fmul i32 %hdist_30, i32 %hdist_30" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2523 'fmul' 'scale_30' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2524 [3/4] (10.5ns)   --->   "%hdist_31 = fsub i32 %regions_3_1_load_7, i32 %regions_3_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2524 'fsub' 'hdist_31' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_136)   --->   "%or_ln57_122 = or i1 %icmp_ln57_141, i1 %icmp_ln57_140" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2525 'or' 'or_ln57_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_136)   --->   "%and_ln57_124 = and i1 %or_ln57_122, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2526 'and' 'and_ln57_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_136)   --->   "%and_ln57_125 = and i1 %and_ln57_124, i1 %tmp_213" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2527 'and' 'and_ln57_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_127)   --->   "%or_ln57_123 = or i1 %icmp_ln57_143, i1 %icmp_ln57_142" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2528 'or' 'or_ln57_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_127)   --->   "%and_ln57_126 = and i1 %or_ln57_123, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2529 'and' 'and_ln57_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2530 [1/2] (5.43ns)   --->   "%tmp_215 = fcmp_olt  i32 %regions_3_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2530 'fcmp' 'tmp_215' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2531 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_127 = and i1 %and_ln57_126, i1 %tmp_215" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2531 'and' 'and_ln57_127' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_138)   --->   "%or_ln57_130 = or i1 %or_ln57_129, i1 %or_ln57_126" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2532 'or' 'or_ln57_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_136)   --->   "%or_ln57_135 = or i1 %and_ln57_125, i1 %and_ln57_127" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2533 'or' 'or_ln57_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2534 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_136 = or i1 %or_ln57_135, i1 %or_ln57_134" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2534 'or' 'or_ln57_136' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_138)   --->   "%or_ln57_137 = or i1 %or_ln57_136, i1 %or_ln57_133" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2535 'or' 'or_ln57_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 2536 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_138 = or i1 %or_ln57_137, i1 %or_ln57_130" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2536 'or' 'or_ln57_138' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 10.5>
ST_183 : Operation 2537 [4/4] (10.5ns)   --->   "%area_30 = fadd i32 %area_29, i32 %scale_30" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2537 'fadd' 'area_30' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2538 [2/4] (10.5ns)   --->   "%hdist_31 = fsub i32 %regions_3_1_load_7, i32 %regions_3_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2538 'fsub' 'hdist_31' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 10.5>
ST_184 : Operation 2539 [3/4] (10.5ns)   --->   "%area_30 = fadd i32 %area_29, i32 %scale_30" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2539 'fadd' 'area_30' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2540 [1/4] (10.5ns)   --->   "%hdist_31 = fsub i32 %regions_3_1_load_7, i32 %regions_3_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2540 'fsub' 'hdist_31' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 12.3>
ST_185 : Operation 2541 [2/4] (10.5ns)   --->   "%area_30 = fadd i32 %area_29, i32 %scale_30" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2541 'fadd' 'area_30' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2542 [2/2] (12.3ns)   --->   "%scale_31 = fmul i32 %hdist_31, i32 %hdist_31" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2542 'fmul' 'scale_31' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 12.3>
ST_186 : Operation 2543 [1/4] (10.5ns)   --->   "%area_30 = fadd i32 %area_29, i32 %scale_30" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2543 'fadd' 'area_30' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2544 [1/2] (12.3ns)   --->   "%scale_31 = fmul i32 %hdist_31, i32 %hdist_31" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2544 'fmul' 'scale_31' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 10.5>
ST_187 : Operation 2545 [4/4] (10.5ns)   --->   "%area_31 = fadd i32 %area_30, i32 %scale_31" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2545 'fadd' 'area_31' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 10.5>
ST_188 : Operation 2546 [3/4] (10.5ns)   --->   "%area_31 = fadd i32 %area_30, i32 %scale_31" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2546 'fadd' 'area_31' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 10.5>
ST_189 : Operation 2547 [2/4] (10.5ns)   --->   "%area_31 = fadd i32 %area_30, i32 %scale_31" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2547 'fadd' 'area_31' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 10.5>
ST_190 : Operation 2548 [1/4] (10.5ns)   --->   "%area_31 = fadd i32 %area_30, i32 %scale_31" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2548 'fadd' 'area_31' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 14.0>
ST_191 : Operation 2549 [9/9] (14.0ns)   --->   "%tmp_score_2 = fdiv i32 1, i32 %area_31" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2549 'fdiv' 'tmp_score_2' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 14.0>
ST_192 : Operation 2550 [8/9] (14.0ns)   --->   "%tmp_score_2 = fdiv i32 1, i32 %area_31" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2550 'fdiv' 'tmp_score_2' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 14.0>
ST_193 : Operation 2551 [7/9] (14.0ns)   --->   "%tmp_score_2 = fdiv i32 1, i32 %area_31" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2551 'fdiv' 'tmp_score_2' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 14.0>
ST_194 : Operation 2552 [6/9] (14.0ns)   --->   "%tmp_score_2 = fdiv i32 1, i32 %area_31" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2552 'fdiv' 'tmp_score_2' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 14.0>
ST_195 : Operation 2553 [5/9] (14.0ns)   --->   "%tmp_score_2 = fdiv i32 1, i32 %area_31" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2553 'fdiv' 'tmp_score_2' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 14.0>
ST_196 : Operation 2554 [4/9] (14.0ns)   --->   "%tmp_score_2 = fdiv i32 1, i32 %area_31" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2554 'fdiv' 'tmp_score_2' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 14.0>
ST_197 : Operation 2555 [3/9] (14.0ns)   --->   "%tmp_score_2 = fdiv i32 1, i32 %area_31" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2555 'fdiv' 'tmp_score_2' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 14.0>
ST_198 : Operation 2556 [2/9] (14.0ns)   --->   "%tmp_score_2 = fdiv i32 1, i32 %area_31" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2556 'fdiv' 'tmp_score_2' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 14.0>
ST_199 : Operation 2557 [1/9] (14.0ns)   --->   "%tmp_score_2 = fdiv i32 1, i32 %area_31" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2557 'fdiv' 'tmp_score_2' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 5.43>
ST_200 : Operation 2558 [2/2] (5.43ns)   --->   "%tmp_219 = fcmp_ogt  i32 %tmp_score_2, i32 %score_5" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2558 'fcmp' 'tmp_219' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.40>
ST_201 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_2)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %idx_2, i32 2" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2559 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2560 [1/1] (0.00ns)   --->   "%bitcast_ln62_4 = bitcast i32 %tmp_score_2" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2560 'bitcast' 'bitcast_ln62_4' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2561 [1/1] (0.00ns)   --->   "%tmp_217 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2561 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2562 [1/1] (0.00ns)   --->   "%trunc_ln62_4 = trunc i32 %bitcast_ln62_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2562 'trunc' 'trunc_ln62_4' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2563 [1/1] (0.00ns)   --->   "%bitcast_ln62_5 = bitcast i32 %score_5" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2563 'bitcast' 'bitcast_ln62_5' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2564 [1/1] (0.00ns)   --->   "%tmp_218 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2564 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2565 [1/1] (0.00ns)   --->   "%trunc_ln62_5 = trunc i32 %bitcast_ln62_5" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2565 'trunc' 'trunc_ln62_5' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2566 [1/1] (1.55ns)   --->   "%icmp_ln62_8 = icmp_ne  i8 %tmp_217, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2566 'icmp' 'icmp_ln62_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2567 [1/1] (2.44ns)   --->   "%icmp_ln62_9 = icmp_eq  i23 %trunc_ln62_4, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2567 'icmp' 'icmp_ln62_9' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_2)   --->   "%or_ln62_19 = or i1 %icmp_ln62_9, i1 %icmp_ln62_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2568 'or' 'or_ln62_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2569 [1/1] (1.55ns)   --->   "%icmp_ln62_10 = icmp_ne  i8 %tmp_218, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2569 'icmp' 'icmp_ln62_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2570 [1/1] (2.44ns)   --->   "%icmp_ln62_11 = icmp_eq  i23 %trunc_ln62_5, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2570 'icmp' 'icmp_ln62_11' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_2)   --->   "%or_ln62_20 = or i1 %icmp_ln62_11, i1 %icmp_ln62_10" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2571 'or' 'or_ln62_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_2)   --->   "%and_ln62_4 = and i1 %or_ln62_19, i1 %or_ln62_20" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2572 'and' 'and_ln62_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2573 [1/2] (5.43ns)   --->   "%tmp_219 = fcmp_ogt  i32 %tmp_score_2, i32 %score_5" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2573 'fcmp' 'tmp_219' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_2)   --->   "%and_ln62_5 = and i1 %and_ln62_4, i1 %tmp_219" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2574 'and' 'and_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2575 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_2 = or i1 %tmp_216, i1 %and_ln62_5" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2575 'or' 'or_ln62_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node score_6)   --->   "%select_ln62_3 = select i1 %or_ln62_2, i32 %tmp_score_2, i32 %score_5" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2576 'select' 'select_ln62_3' <Predicate = (!or_ln57_138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node idx_3)   --->   "%select_ln62_4 = select i1 %or_ln62_2, i2 3, i2 %trunc_ln35" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2577 'select' 'select_ln62_4' <Predicate = (!or_ln57_138)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node idx_3)   --->   "%zext_ln62_2 = zext i2 %select_ln62_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2578 'zext' 'zext_ln62_2' <Predicate = (!or_ln57_138)> <Delay = 0.00>
ST_201 : Operation 2579 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_6 = select i1 %or_ln57_138, i32 %score_5, i32 %select_ln62_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2579 'select' 'score_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 2580 [1/1] (0.99ns) (out node of the LUT)   --->   "%idx_3 = select i1 %or_ln57_138, i3 %idx_2, i3 %zext_ln62_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2580 'select' 'idx_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_201 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i3 %idx_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 2581 'sext' 'sext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2582 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i3 %idx_3" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 2582 'sext' 'sext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 2583 [1/1] (1.55ns)   --->   "%icmp_ln1077_4 = icmp_slt  i8 %n_regions_read, i8 5"   --->   Operation 2583 'icmp' 'icmp_ln1077_4' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2584 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_4, void %for.body4.4.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 2584 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_201 : Operation 2585 [2/2] (3.25ns)   --->   "%regions_4_1_load = load i9 %regions_4_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2585 'load' 'regions_4_1_load' <Predicate = (!icmp_ln1077_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_201 : Operation 2586 [2/2] (3.25ns)   --->   "%regions_4_2_load = load i9 %regions_4_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2586 'load' 'regions_4_2_load' <Predicate = (!icmp_ln1077_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_201 : Operation 2587 [2/2] (3.25ns)   --->   "%regions_4_0_load = load i9 %regions_4_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2587 'load' 'regions_4_0_load' <Predicate = (!icmp_ln1077_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_201 : Operation 2588 [2/2] (3.25ns)   --->   "%regions_4_0_load_1 = load i9 %regions_4_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2588 'load' 'regions_4_0_load_1' <Predicate = (!icmp_ln1077_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 202 <SV = 201> <Delay = 13.7>
ST_202 : Operation 2589 [1/2] (3.25ns)   --->   "%regions_4_1_load = load i9 %regions_4_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2589 'load' 'regions_4_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_202 : Operation 2590 [1/2] (3.25ns)   --->   "%regions_4_2_load = load i9 %regions_4_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2590 'load' 'regions_4_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_202 : Operation 2591 [4/4] (10.5ns)   --->   "%hdist_32 = fsub i32 %regions_4_1_load, i32 %regions_4_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2591 'fsub' 'hdist_32' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2592 [1/2] (3.25ns)   --->   "%regions_4_0_load = load i9 %regions_4_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2592 'load' 'regions_4_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_202 : Operation 2593 [1/1] (0.00ns)   --->   "%bitcast_ln57_72 = bitcast i32 %regions_4_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2593 'bitcast' 'bitcast_ln57_72' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2594 [1/1] (0.00ns)   --->   "%tmp_220 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_72, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2594 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2595 [1/1] (0.00ns)   --->   "%trunc_ln57_72 = trunc i32 %bitcast_ln57_72" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2595 'trunc' 'trunc_ln57_72' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2596 [1/1] (1.55ns)   --->   "%icmp_ln57_144 = icmp_ne  i8 %tmp_220, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2596 'icmp' 'icmp_ln57_144' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2597 [1/1] (2.44ns)   --->   "%icmp_ln57_145 = icmp_eq  i23 %trunc_ln57_72, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2597 'icmp' 'icmp_ln57_145' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2598 [2/2] (5.43ns)   --->   "%tmp_221 = fcmp_ogt  i32 %regions_4_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2598 'fcmp' 'tmp_221' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2599 [1/1] (0.00ns)   --->   "%bitcast_ln57_73 = bitcast i32 %regions_4_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2599 'bitcast' 'bitcast_ln57_73' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2600 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_73, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2600 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2601 [1/1] (0.00ns)   --->   "%trunc_ln57_73 = trunc i32 %bitcast_ln57_73" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2601 'trunc' 'trunc_ln57_73' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2602 [1/1] (1.55ns)   --->   "%icmp_ln57_146 = icmp_ne  i8 %tmp_222, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2602 'icmp' 'icmp_ln57_146' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2603 [1/1] (2.44ns)   --->   "%icmp_ln57_147 = icmp_eq  i23 %trunc_ln57_73, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2603 'icmp' 'icmp_ln57_147' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2604 [2/2] (5.43ns)   --->   "%tmp_223 = fcmp_olt  i32 %regions_4_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2604 'fcmp' 'tmp_223' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2605 [1/2] (3.25ns)   --->   "%regions_4_0_load_1 = load i9 %regions_4_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2605 'load' 'regions_4_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_202 : Operation 2606 [1/1] (0.00ns)   --->   "%bitcast_ln57_74 = bitcast i32 %regions_4_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2606 'bitcast' 'bitcast_ln57_74' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2607 [1/1] (0.00ns)   --->   "%tmp_224 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_74, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2607 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2608 [1/1] (0.00ns)   --->   "%trunc_ln57_74 = trunc i32 %bitcast_ln57_74" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2608 'trunc' 'trunc_ln57_74' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 2609 [1/1] (1.55ns)   --->   "%icmp_ln57_148 = icmp_ne  i8 %tmp_224, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2609 'icmp' 'icmp_ln57_148' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2610 [1/1] (2.44ns)   --->   "%icmp_ln57_149 = icmp_eq  i23 %trunc_ln57_74, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2610 'icmp' 'icmp_ln57_149' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2611 [2/2] (5.43ns)   --->   "%tmp_225 = fcmp_ogt  i32 %regions_4_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2611 'fcmp' 'tmp_225' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2612 [2/2] (3.25ns)   --->   "%regions_4_0_load_2 = load i9 %regions_4_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2612 'load' 'regions_4_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_202 : Operation 2613 [2/2] (3.25ns)   --->   "%regions_4_0_load_3 = load i9 %regions_4_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2613 'load' 'regions_4_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 203 <SV = 202> <Delay = 10.5>
ST_203 : Operation 2614 [3/4] (10.5ns)   --->   "%hdist_32 = fsub i32 %regions_4_1_load, i32 %regions_4_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2614 'fsub' 'hdist_32' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_129)   --->   "%or_ln57_139 = or i1 %icmp_ln57_145, i1 %icmp_ln57_144" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2615 'or' 'or_ln57_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_129)   --->   "%and_ln57_128 = and i1 %or_ln57_139, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2616 'and' 'and_ln57_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2617 [1/2] (5.43ns)   --->   "%tmp_221 = fcmp_ogt  i32 %regions_4_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2617 'fcmp' 'tmp_221' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2618 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_129 = and i1 %and_ln57_128, i1 %tmp_221" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2618 'and' 'and_ln57_129' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_131)   --->   "%or_ln57_140 = or i1 %icmp_ln57_147, i1 %icmp_ln57_146" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2619 'or' 'or_ln57_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2620 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_131)   --->   "%and_ln57_130 = and i1 %or_ln57_140, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2620 'and' 'and_ln57_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2621 [1/2] (5.43ns)   --->   "%tmp_223 = fcmp_olt  i32 %regions_4_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2621 'fcmp' 'tmp_223' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2622 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_131 = and i1 %and_ln57_130, i1 %tmp_223" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2622 'and' 'and_ln57_131' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_162)   --->   "%or_ln57_141 = or i1 %icmp_ln57_149, i1 %icmp_ln57_148" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2623 'or' 'or_ln57_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_162)   --->   "%and_ln57_132 = and i1 %or_ln57_141, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2624 'and' 'and_ln57_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2625 [1/2] (5.43ns)   --->   "%tmp_225 = fcmp_ogt  i32 %regions_4_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2625 'fcmp' 'tmp_225' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_162)   --->   "%and_ln57_133 = and i1 %and_ln57_132, i1 %tmp_225" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2626 'and' 'and_ln57_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2627 [1/2] (3.25ns)   --->   "%regions_4_0_load_2 = load i9 %regions_4_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2627 'load' 'regions_4_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_203 : Operation 2628 [1/1] (0.00ns)   --->   "%bitcast_ln57_76 = bitcast i32 %regions_4_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2628 'bitcast' 'bitcast_ln57_76' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2629 [1/1] (0.00ns)   --->   "%tmp_228 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_76, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2629 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2630 [1/1] (0.00ns)   --->   "%trunc_ln57_76 = trunc i32 %bitcast_ln57_76" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2630 'trunc' 'trunc_ln57_76' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2631 [1/1] (1.55ns)   --->   "%icmp_ln57_152 = icmp_ne  i8 %tmp_228, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2631 'icmp' 'icmp_ln57_152' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2632 [1/1] (2.44ns)   --->   "%icmp_ln57_153 = icmp_eq  i23 %trunc_ln57_76, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2632 'icmp' 'icmp_ln57_153' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2633 [2/2] (5.43ns)   --->   "%tmp_229 = fcmp_ogt  i32 %regions_4_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2633 'fcmp' 'tmp_229' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2634 [1/2] (3.25ns)   --->   "%regions_4_0_load_3 = load i9 %regions_4_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2634 'load' 'regions_4_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_203 : Operation 2635 [1/1] (0.00ns)   --->   "%bitcast_ln57_78 = bitcast i32 %regions_4_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2635 'bitcast' 'bitcast_ln57_78' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2636 [1/1] (0.00ns)   --->   "%tmp_232 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_78, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2636 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2637 [1/1] (0.00ns)   --->   "%trunc_ln57_78 = trunc i32 %bitcast_ln57_78" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2637 'trunc' 'trunc_ln57_78' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 2638 [1/1] (1.55ns)   --->   "%icmp_ln57_156 = icmp_ne  i8 %tmp_232, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2638 'icmp' 'icmp_ln57_156' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2639 [1/1] (2.44ns)   --->   "%icmp_ln57_157 = icmp_eq  i23 %trunc_ln57_78, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2639 'icmp' 'icmp_ln57_157' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2640 [2/2] (5.43ns)   --->   "%tmp_233 = fcmp_ogt  i32 %regions_4_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2640 'fcmp' 'tmp_233' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2641 [2/2] (3.25ns)   --->   "%regions_4_0_load_4 = load i9 %regions_4_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2641 'load' 'regions_4_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_203 : Operation 2642 [2/2] (3.25ns)   --->   "%regions_4_0_load_5 = load i9 %regions_4_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2642 'load' 'regions_4_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_203 : Operation 2643 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_162 = or i1 %and_ln57_133, i1 %and_ln57_129" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2643 'or' 'or_ln57_162' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 10.5>
ST_204 : Operation 2644 [2/4] (10.5ns)   --->   "%hdist_32 = fsub i32 %regions_4_1_load, i32 %regions_4_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2644 'fsub' 'hdist_32' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2645 [1/2] (5.43ns)   --->   "%tmp_229 = fcmp_ogt  i32 %regions_4_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2645 'fcmp' 'tmp_229' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2646 [1/2] (5.43ns)   --->   "%tmp_233 = fcmp_ogt  i32 %regions_4_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2646 'fcmp' 'tmp_233' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2647 [1/2] (3.25ns)   --->   "%regions_4_0_load_4 = load i9 %regions_4_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2647 'load' 'regions_4_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_204 : Operation 2648 [1/1] (0.00ns)   --->   "%bitcast_ln57_80 = bitcast i32 %regions_4_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2648 'bitcast' 'bitcast_ln57_80' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2649 [1/1] (0.00ns)   --->   "%tmp_236 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_80, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2649 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2650 [1/1] (0.00ns)   --->   "%trunc_ln57_80 = trunc i32 %bitcast_ln57_80" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2650 'trunc' 'trunc_ln57_80' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2651 [1/1] (1.55ns)   --->   "%icmp_ln57_160 = icmp_ne  i8 %tmp_236, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2651 'icmp' 'icmp_ln57_160' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2652 [1/1] (2.44ns)   --->   "%icmp_ln57_161 = icmp_eq  i23 %trunc_ln57_80, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2652 'icmp' 'icmp_ln57_161' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2653 [2/2] (5.43ns)   --->   "%tmp_237 = fcmp_ogt  i32 %regions_4_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2653 'fcmp' 'tmp_237' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2654 [1/2] (3.25ns)   --->   "%regions_4_0_load_5 = load i9 %regions_4_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2654 'load' 'regions_4_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_204 : Operation 2655 [1/1] (0.00ns)   --->   "%bitcast_ln57_82 = bitcast i32 %regions_4_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2655 'bitcast' 'bitcast_ln57_82' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2656 [1/1] (0.00ns)   --->   "%tmp_240 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_82, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2656 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2657 [1/1] (0.00ns)   --->   "%trunc_ln57_82 = trunc i32 %bitcast_ln57_82" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2657 'trunc' 'trunc_ln57_82' <Predicate = true> <Delay = 0.00>
ST_204 : Operation 2658 [1/1] (1.55ns)   --->   "%icmp_ln57_164 = icmp_ne  i8 %tmp_240, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2658 'icmp' 'icmp_ln57_164' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2659 [1/1] (2.44ns)   --->   "%icmp_ln57_165 = icmp_eq  i23 %trunc_ln57_82, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2659 'icmp' 'icmp_ln57_165' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2660 [2/2] (5.43ns)   --->   "%tmp_241 = fcmp_ogt  i32 %regions_4_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2660 'fcmp' 'tmp_241' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2661 [2/2] (3.25ns)   --->   "%regions_4_0_load_6 = load i9 %regions_4_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2661 'load' 'regions_4_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_204 : Operation 2662 [2/2] (3.25ns)   --->   "%regions_4_0_load_7 = load i9 %regions_4_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2662 'load' 'regions_4_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 205 <SV = 204> <Delay = 10.5>
ST_205 : Operation 2663 [1/4] (10.5ns)   --->   "%hdist_32 = fsub i32 %regions_4_1_load, i32 %regions_4_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2663 'fsub' 'hdist_32' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2664 [2/2] (3.25ns)   --->   "%regions_4_1_load_1 = load i9 %regions_4_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2664 'load' 'regions_4_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_205 : Operation 2665 [2/2] (3.25ns)   --->   "%regions_4_2_load_1 = load i9 %regions_4_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2665 'load' 'regions_4_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_205 : Operation 2666 [1/2] (5.43ns)   --->   "%tmp_237 = fcmp_ogt  i32 %regions_4_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2666 'fcmp' 'tmp_237' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_149)   --->   "%or_ln57_149 = or i1 %icmp_ln57_165, i1 %icmp_ln57_164" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2667 'or' 'or_ln57_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_149)   --->   "%and_ln57_148 = and i1 %or_ln57_149, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2668 'and' 'and_ln57_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2669 [1/2] (5.43ns)   --->   "%tmp_241 = fcmp_ogt  i32 %regions_4_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2669 'fcmp' 'tmp_241' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2670 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_149 = and i1 %and_ln57_148, i1 %tmp_241" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2670 'and' 'and_ln57_149' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2671 [1/2] (3.25ns)   --->   "%regions_4_0_load_6 = load i9 %regions_4_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2671 'load' 'regions_4_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_205 : Operation 2672 [1/1] (0.00ns)   --->   "%bitcast_ln57_84 = bitcast i32 %regions_4_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2672 'bitcast' 'bitcast_ln57_84' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp_244 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_84, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2673 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2674 [1/1] (0.00ns)   --->   "%trunc_ln57_84 = trunc i32 %bitcast_ln57_84" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2674 'trunc' 'trunc_ln57_84' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2675 [1/1] (1.55ns)   --->   "%icmp_ln57_168 = icmp_ne  i8 %tmp_244, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2675 'icmp' 'icmp_ln57_168' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2676 [1/1] (2.44ns)   --->   "%icmp_ln57_169 = icmp_eq  i23 %trunc_ln57_84, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2676 'icmp' 'icmp_ln57_169' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2677 [2/2] (5.43ns)   --->   "%tmp_245 = fcmp_ogt  i32 %regions_4_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2677 'fcmp' 'tmp_245' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2678 [1/2] (3.25ns)   --->   "%regions_4_0_load_7 = load i9 %regions_4_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2678 'load' 'regions_4_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_205 : Operation 2679 [1/1] (0.00ns)   --->   "%bitcast_ln57_86 = bitcast i32 %regions_4_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2679 'bitcast' 'bitcast_ln57_86' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2680 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_86, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2680 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2681 [1/1] (0.00ns)   --->   "%trunc_ln57_86 = trunc i32 %bitcast_ln57_86" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2681 'trunc' 'trunc_ln57_86' <Predicate = true> <Delay = 0.00>
ST_205 : Operation 2682 [1/1] (1.55ns)   --->   "%icmp_ln57_172 = icmp_ne  i8 %tmp_248, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2682 'icmp' 'icmp_ln57_172' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2683 [1/1] (2.44ns)   --->   "%icmp_ln57_173 = icmp_eq  i23 %trunc_ln57_86, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2683 'icmp' 'icmp_ln57_173' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2684 [2/2] (5.43ns)   --->   "%tmp_249 = fcmp_ogt  i32 %regions_4_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2684 'fcmp' 'tmp_249' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 13.7>
ST_206 : Operation 2685 [2/2] (12.3ns)   --->   "%scale_32 = fmul i32 %hdist_32, i32 %hdist_32" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2685 'fmul' 'scale_32' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2686 [1/2] (3.25ns)   --->   "%regions_4_1_load_1 = load i9 %regions_4_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2686 'load' 'regions_4_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_206 : Operation 2687 [1/2] (3.25ns)   --->   "%regions_4_2_load_1 = load i9 %regions_4_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2687 'load' 'regions_4_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_206 : Operation 2688 [4/4] (10.5ns)   --->   "%hdist_33 = fsub i32 %regions_4_1_load_1, i32 %regions_4_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2688 'fsub' 'hdist_33' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2689 [1/1] (0.00ns)   --->   "%bitcast_ln57_75 = bitcast i32 %regions_4_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2689 'bitcast' 'bitcast_ln57_75' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_226 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_75, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2690 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2691 [1/1] (0.00ns)   --->   "%trunc_ln57_75 = trunc i32 %bitcast_ln57_75" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2691 'trunc' 'trunc_ln57_75' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 2692 [1/1] (1.55ns)   --->   "%icmp_ln57_150 = icmp_ne  i8 %tmp_226, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2692 'icmp' 'icmp_ln57_150' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2693 [1/1] (2.44ns)   --->   "%icmp_ln57_151 = icmp_eq  i23 %trunc_ln57_75, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2693 'icmp' 'icmp_ln57_151' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2694 [2/2] (5.43ns)   --->   "%tmp_227 = fcmp_olt  i32 %regions_4_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2694 'fcmp' 'tmp_227' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2695 [1/2] (5.43ns)   --->   "%tmp_245 = fcmp_ogt  i32 %regions_4_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2695 'fcmp' 'tmp_245' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2696 [1/2] (5.43ns)   --->   "%tmp_249 = fcmp_ogt  i32 %regions_4_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2696 'fcmp' 'tmp_249' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 12.3>
ST_207 : Operation 2697 [1/2] (12.3ns)   --->   "%scale_32 = fmul i32 %hdist_32, i32 %hdist_32" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2697 'fmul' 'scale_32' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2698 [3/4] (10.5ns)   --->   "%hdist_33 = fsub i32 %regions_4_1_load_1, i32 %regions_4_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2698 'fsub' 'hdist_33' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_135)   --->   "%or_ln57_142 = or i1 %icmp_ln57_151, i1 %icmp_ln57_150" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2699 'or' 'or_ln57_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_135)   --->   "%and_ln57_134 = and i1 %or_ln57_142, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2700 'and' 'and_ln57_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2701 [1/2] (5.43ns)   --->   "%tmp_227 = fcmp_olt  i32 %regions_4_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2701 'fcmp' 'tmp_227' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2702 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_135 = and i1 %and_ln57_134, i1 %tmp_227" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2702 'and' 'and_ln57_135' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_164)   --->   "%or_ln57_143 = or i1 %icmp_ln57_153, i1 %icmp_ln57_152" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2703 'or' 'or_ln57_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_164)   --->   "%and_ln57_136 = and i1 %or_ln57_143, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2704 'and' 'and_ln57_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_164)   --->   "%and_ln57_137 = and i1 %and_ln57_136, i1 %tmp_229" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2705 'and' 'and_ln57_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_164)   --->   "%or_ln57_163 = or i1 %and_ln57_137, i1 %and_ln57_135" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2706 'or' 'or_ln57_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2707 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_164 = or i1 %or_ln57_163, i1 %or_ln57_162" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2707 'or' 'or_ln57_164' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 10.5>
ST_208 : Operation 2708 [4/4] (10.5ns)   --->   "%area_32 = fadd i32 %scale_32, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2708 'fadd' 'area_32' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2709 [2/4] (10.5ns)   --->   "%hdist_33 = fsub i32 %regions_4_1_load_1, i32 %regions_4_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2709 'fsub' 'hdist_33' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 10.5>
ST_209 : Operation 2710 [3/4] (10.5ns)   --->   "%area_32 = fadd i32 %scale_32, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2710 'fadd' 'area_32' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2711 [1/4] (10.5ns)   --->   "%hdist_33 = fsub i32 %regions_4_1_load_1, i32 %regions_4_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2711 'fsub' 'hdist_33' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2712 [2/2] (3.25ns)   --->   "%regions_4_1_load_2 = load i9 %regions_4_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2712 'load' 'regions_4_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_209 : Operation 2713 [2/2] (3.25ns)   --->   "%regions_4_2_load_2 = load i9 %regions_4_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2713 'load' 'regions_4_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 210 <SV = 209> <Delay = 13.7>
ST_210 : Operation 2714 [2/4] (10.5ns)   --->   "%area_32 = fadd i32 %scale_32, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2714 'fadd' 'area_32' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2715 [2/2] (12.3ns)   --->   "%scale_33 = fmul i32 %hdist_33, i32 %hdist_33" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2715 'fmul' 'scale_33' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2716 [1/2] (3.25ns)   --->   "%regions_4_1_load_2 = load i9 %regions_4_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2716 'load' 'regions_4_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_210 : Operation 2717 [1/2] (3.25ns)   --->   "%regions_4_2_load_2 = load i9 %regions_4_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2717 'load' 'regions_4_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_210 : Operation 2718 [4/4] (10.5ns)   --->   "%hdist_34 = fsub i32 %regions_4_1_load_2, i32 %regions_4_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2718 'fsub' 'hdist_34' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2719 [1/1] (0.00ns)   --->   "%bitcast_ln57_77 = bitcast i32 %regions_4_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2719 'bitcast' 'bitcast_ln57_77' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2720 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_77, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2720 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2721 [1/1] (0.00ns)   --->   "%trunc_ln57_77 = trunc i32 %bitcast_ln57_77" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2721 'trunc' 'trunc_ln57_77' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 2722 [1/1] (1.55ns)   --->   "%icmp_ln57_154 = icmp_ne  i8 %tmp_230, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2722 'icmp' 'icmp_ln57_154' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2723 [1/1] (2.44ns)   --->   "%icmp_ln57_155 = icmp_eq  i23 %trunc_ln57_77, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2723 'icmp' 'icmp_ln57_155' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2724 [2/2] (5.43ns)   --->   "%tmp_231 = fcmp_olt  i32 %regions_4_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2724 'fcmp' 'tmp_231' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 12.3>
ST_211 : Operation 2725 [1/4] (10.5ns)   --->   "%area_32 = fadd i32 %scale_32, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2725 'fadd' 'area_32' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2726 [1/2] (12.3ns)   --->   "%scale_33 = fmul i32 %hdist_33, i32 %hdist_33" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2726 'fmul' 'scale_33' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2727 [3/4] (10.5ns)   --->   "%hdist_34 = fsub i32 %regions_4_1_load_2, i32 %regions_4_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2727 'fsub' 'hdist_34' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_139)   --->   "%or_ln57_144 = or i1 %icmp_ln57_155, i1 %icmp_ln57_154" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2728 'or' 'or_ln57_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_139)   --->   "%and_ln57_138 = and i1 %or_ln57_144, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2729 'and' 'and_ln57_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2730 [1/2] (5.43ns)   --->   "%tmp_231 = fcmp_olt  i32 %regions_4_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2730 'fcmp' 'tmp_231' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2731 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_139 = and i1 %and_ln57_138, i1 %tmp_231" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2731 'and' 'and_ln57_139' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_165)   --->   "%or_ln57_145 = or i1 %icmp_ln57_157, i1 %icmp_ln57_156" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2732 'or' 'or_ln57_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_165)   --->   "%and_ln57_140 = and i1 %or_ln57_145, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2733 'and' 'and_ln57_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_165)   --->   "%and_ln57_141 = and i1 %and_ln57_140, i1 %tmp_233" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2734 'and' 'and_ln57_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2735 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_165 = or i1 %and_ln57_141, i1 %and_ln57_139" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2735 'or' 'or_ln57_165' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 10.5>
ST_212 : Operation 2736 [4/4] (10.5ns)   --->   "%area_33 = fadd i32 %area_32, i32 %scale_33" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2736 'fadd' 'area_33' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2737 [2/4] (10.5ns)   --->   "%hdist_34 = fsub i32 %regions_4_1_load_2, i32 %regions_4_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2737 'fsub' 'hdist_34' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 10.5>
ST_213 : Operation 2738 [3/4] (10.5ns)   --->   "%area_33 = fadd i32 %area_32, i32 %scale_33" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2738 'fadd' 'area_33' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2739 [1/4] (10.5ns)   --->   "%hdist_34 = fsub i32 %regions_4_1_load_2, i32 %regions_4_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2739 'fsub' 'hdist_34' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2740 [2/2] (3.25ns)   --->   "%regions_4_1_load_3 = load i9 %regions_4_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2740 'load' 'regions_4_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_213 : Operation 2741 [2/2] (3.25ns)   --->   "%regions_4_2_load_3 = load i9 %regions_4_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2741 'load' 'regions_4_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 214 <SV = 213> <Delay = 13.7>
ST_214 : Operation 2742 [2/4] (10.5ns)   --->   "%area_33 = fadd i32 %area_32, i32 %scale_33" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2742 'fadd' 'area_33' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2743 [2/2] (12.3ns)   --->   "%scale_34 = fmul i32 %hdist_34, i32 %hdist_34" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2743 'fmul' 'scale_34' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2744 [1/2] (3.25ns)   --->   "%regions_4_1_load_3 = load i9 %regions_4_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2744 'load' 'regions_4_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_214 : Operation 2745 [1/2] (3.25ns)   --->   "%regions_4_2_load_3 = load i9 %regions_4_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2745 'load' 'regions_4_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_214 : Operation 2746 [4/4] (10.5ns)   --->   "%hdist_35 = fsub i32 %regions_4_1_load_3, i32 %regions_4_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2746 'fsub' 'hdist_35' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2747 [1/1] (0.00ns)   --->   "%bitcast_ln57_79 = bitcast i32 %regions_4_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2747 'bitcast' 'bitcast_ln57_79' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2748 [1/1] (0.00ns)   --->   "%tmp_234 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_79, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2748 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2749 [1/1] (0.00ns)   --->   "%trunc_ln57_79 = trunc i32 %bitcast_ln57_79" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2749 'trunc' 'trunc_ln57_79' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 2750 [1/1] (1.55ns)   --->   "%icmp_ln57_158 = icmp_ne  i8 %tmp_234, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2750 'icmp' 'icmp_ln57_158' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2751 [1/1] (2.44ns)   --->   "%icmp_ln57_159 = icmp_eq  i23 %trunc_ln57_79, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2751 'icmp' 'icmp_ln57_159' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2752 [2/2] (5.43ns)   --->   "%tmp_235 = fcmp_olt  i32 %regions_4_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2752 'fcmp' 'tmp_235' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 12.3>
ST_215 : Operation 2753 [1/4] (10.5ns)   --->   "%area_33 = fadd i32 %area_32, i32 %scale_33" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2753 'fadd' 'area_33' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2754 [1/2] (12.3ns)   --->   "%scale_34 = fmul i32 %hdist_34, i32 %hdist_34" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2754 'fmul' 'scale_34' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2755 [3/4] (10.5ns)   --->   "%hdist_35 = fsub i32 %regions_4_1_load_3, i32 %regions_4_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2755 'fsub' 'hdist_35' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2756 [1/2] (5.43ns)   --->   "%tmp_235 = fcmp_olt  i32 %regions_4_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2756 'fcmp' 'tmp_235' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 10.5>
ST_216 : Operation 2757 [4/4] (10.5ns)   --->   "%area_34 = fadd i32 %area_33, i32 %scale_34" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2757 'fadd' 'area_34' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2758 [2/4] (10.5ns)   --->   "%hdist_35 = fsub i32 %regions_4_1_load_3, i32 %regions_4_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2758 'fsub' 'hdist_35' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 10.5>
ST_217 : Operation 2759 [3/4] (10.5ns)   --->   "%area_34 = fadd i32 %area_33, i32 %scale_34" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2759 'fadd' 'area_34' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2760 [1/4] (10.5ns)   --->   "%hdist_35 = fsub i32 %regions_4_1_load_3, i32 %regions_4_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2760 'fsub' 'hdist_35' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2761 [2/2] (3.25ns)   --->   "%regions_4_1_load_4 = load i9 %regions_4_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2761 'load' 'regions_4_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_217 : Operation 2762 [2/2] (3.25ns)   --->   "%regions_4_2_load_4 = load i9 %regions_4_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2762 'load' 'regions_4_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 218 <SV = 217> <Delay = 13.7>
ST_218 : Operation 2763 [2/4] (10.5ns)   --->   "%area_34 = fadd i32 %area_33, i32 %scale_34" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2763 'fadd' 'area_34' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2764 [2/2] (12.3ns)   --->   "%scale_35 = fmul i32 %hdist_35, i32 %hdist_35" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2764 'fmul' 'scale_35' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2765 [1/2] (3.25ns)   --->   "%regions_4_1_load_4 = load i9 %regions_4_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2765 'load' 'regions_4_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_218 : Operation 2766 [1/2] (3.25ns)   --->   "%regions_4_2_load_4 = load i9 %regions_4_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2766 'load' 'regions_4_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_218 : Operation 2767 [4/4] (10.5ns)   --->   "%hdist_36 = fsub i32 %regions_4_1_load_4, i32 %regions_4_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2767 'fsub' 'hdist_36' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2768 [1/1] (0.00ns)   --->   "%bitcast_ln57_81 = bitcast i32 %regions_4_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2768 'bitcast' 'bitcast_ln57_81' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2769 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_81, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2769 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2770 [1/1] (0.00ns)   --->   "%trunc_ln57_81 = trunc i32 %bitcast_ln57_81" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2770 'trunc' 'trunc_ln57_81' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 2771 [1/1] (1.55ns)   --->   "%icmp_ln57_162 = icmp_ne  i8 %tmp_238, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2771 'icmp' 'icmp_ln57_162' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2772 [1/1] (2.44ns)   --->   "%icmp_ln57_163 = icmp_eq  i23 %trunc_ln57_81, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2772 'icmp' 'icmp_ln57_163' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2773 [2/2] (5.43ns)   --->   "%tmp_239 = fcmp_olt  i32 %regions_4_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2773 'fcmp' 'tmp_239' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 12.3>
ST_219 : Operation 2774 [1/4] (10.5ns)   --->   "%area_34 = fadd i32 %area_33, i32 %scale_34" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2774 'fadd' 'area_34' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2775 [1/2] (12.3ns)   --->   "%scale_35 = fmul i32 %hdist_35, i32 %hdist_35" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2775 'fmul' 'scale_35' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_158)   --->   "%or_ln57_146 = or i1 %icmp_ln57_159, i1 %icmp_ln57_158" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2776 'or' 'or_ln57_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_158)   --->   "%and_ln57_142 = and i1 %or_ln57_146, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2777 'and' 'and_ln57_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_158)   --->   "%and_ln57_143 = and i1 %and_ln57_142, i1 %tmp_235" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2778 'and' 'and_ln57_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2779 [3/4] (10.5ns)   --->   "%hdist_36 = fsub i32 %regions_4_1_load_4, i32 %regions_4_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2779 'fsub' 'hdist_36' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_160)   --->   "%or_ln57_147 = or i1 %icmp_ln57_161, i1 %icmp_ln57_160" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2780 'or' 'or_ln57_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_160)   --->   "%and_ln57_144 = and i1 %or_ln57_147, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2781 'and' 'and_ln57_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_160)   --->   "%and_ln57_145 = and i1 %and_ln57_144, i1 %tmp_237" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2782 'and' 'and_ln57_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_147)   --->   "%or_ln57_148 = or i1 %icmp_ln57_163, i1 %icmp_ln57_162" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2783 'or' 'or_ln57_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_147)   --->   "%and_ln57_146 = and i1 %or_ln57_148, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2784 'and' 'and_ln57_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2785 [1/2] (5.43ns)   --->   "%tmp_239 = fcmp_olt  i32 %regions_4_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2785 'fcmp' 'tmp_239' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2786 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_147 = and i1 %and_ln57_146, i1 %tmp_239" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2786 'and' 'and_ln57_147' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2787 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_158 = or i1 %and_ln57_143, i1 %and_ln57_147" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2787 'or' 'or_ln57_158' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_160)   --->   "%or_ln57_159 = or i1 %and_ln57_145, i1 %and_ln57_131" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2788 'or' 'or_ln57_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2789 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_160 = or i1 %or_ln57_159, i1 %or_ln57_158" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2789 'or' 'or_ln57_160' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 10.5>
ST_220 : Operation 2790 [4/4] (10.5ns)   --->   "%area_35 = fadd i32 %area_34, i32 %scale_35" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2790 'fadd' 'area_35' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2791 [2/4] (10.5ns)   --->   "%hdist_36 = fsub i32 %regions_4_1_load_4, i32 %regions_4_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2791 'fsub' 'hdist_36' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 10.5>
ST_221 : Operation 2792 [3/4] (10.5ns)   --->   "%area_35 = fadd i32 %area_34, i32 %scale_35" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2792 'fadd' 'area_35' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2793 [1/4] (10.5ns)   --->   "%hdist_36 = fsub i32 %regions_4_1_load_4, i32 %regions_4_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2793 'fsub' 'hdist_36' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2794 [2/2] (3.25ns)   --->   "%regions_4_1_load_5 = load i9 %regions_4_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2794 'load' 'regions_4_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_221 : Operation 2795 [2/2] (3.25ns)   --->   "%regions_4_2_load_5 = load i9 %regions_4_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2795 'load' 'regions_4_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 222 <SV = 221> <Delay = 13.7>
ST_222 : Operation 2796 [2/4] (10.5ns)   --->   "%area_35 = fadd i32 %area_34, i32 %scale_35" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2796 'fadd' 'area_35' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2797 [2/2] (12.3ns)   --->   "%scale_36 = fmul i32 %hdist_36, i32 %hdist_36" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2797 'fmul' 'scale_36' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2798 [1/2] (3.25ns)   --->   "%regions_4_1_load_5 = load i9 %regions_4_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2798 'load' 'regions_4_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_222 : Operation 2799 [1/2] (3.25ns)   --->   "%regions_4_2_load_5 = load i9 %regions_4_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2799 'load' 'regions_4_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_222 : Operation 2800 [4/4] (10.5ns)   --->   "%hdist_37 = fsub i32 %regions_4_1_load_5, i32 %regions_4_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2800 'fsub' 'hdist_37' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2801 [1/1] (0.00ns)   --->   "%bitcast_ln57_83 = bitcast i32 %regions_4_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2801 'bitcast' 'bitcast_ln57_83' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2802 [1/1] (0.00ns)   --->   "%tmp_242 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_83, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2802 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2803 [1/1] (0.00ns)   --->   "%trunc_ln57_83 = trunc i32 %bitcast_ln57_83" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2803 'trunc' 'trunc_ln57_83' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 2804 [1/1] (1.55ns)   --->   "%icmp_ln57_166 = icmp_ne  i8 %tmp_242, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2804 'icmp' 'icmp_ln57_166' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2805 [1/1] (2.44ns)   --->   "%icmp_ln57_167 = icmp_eq  i23 %trunc_ln57_83, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2805 'icmp' 'icmp_ln57_167' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2806 [2/2] (5.43ns)   --->   "%tmp_243 = fcmp_olt  i32 %regions_4_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2806 'fcmp' 'tmp_243' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 12.3>
ST_223 : Operation 2807 [1/4] (10.5ns)   --->   "%area_35 = fadd i32 %area_34, i32 %scale_35" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2807 'fadd' 'area_35' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2808 [1/2] (12.3ns)   --->   "%scale_36 = fmul i32 %hdist_36, i32 %hdist_36" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2808 'fmul' 'scale_36' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2809 [3/4] (10.5ns)   --->   "%hdist_37 = fsub i32 %regions_4_1_load_5, i32 %regions_4_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2809 'fsub' 'hdist_37' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2810 [1/2] (5.43ns)   --->   "%tmp_243 = fcmp_olt  i32 %regions_4_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2810 'fcmp' 'tmp_243' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 10.5>
ST_224 : Operation 2811 [4/4] (10.5ns)   --->   "%area_36 = fadd i32 %area_35, i32 %scale_36" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2811 'fadd' 'area_36' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2812 [2/4] (10.5ns)   --->   "%hdist_37 = fsub i32 %regions_4_1_load_5, i32 %regions_4_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2812 'fsub' 'hdist_37' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 10.5>
ST_225 : Operation 2813 [3/4] (10.5ns)   --->   "%area_36 = fadd i32 %area_35, i32 %scale_36" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2813 'fadd' 'area_36' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2814 [1/4] (10.5ns)   --->   "%hdist_37 = fsub i32 %regions_4_1_load_5, i32 %regions_4_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2814 'fsub' 'hdist_37' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2815 [2/2] (3.25ns)   --->   "%regions_4_1_load_6 = load i9 %regions_4_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2815 'load' 'regions_4_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_225 : Operation 2816 [2/2] (3.25ns)   --->   "%regions_4_2_load_6 = load i9 %regions_4_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2816 'load' 'regions_4_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 226 <SV = 225> <Delay = 13.7>
ST_226 : Operation 2817 [2/4] (10.5ns)   --->   "%area_36 = fadd i32 %area_35, i32 %scale_36" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2817 'fadd' 'area_36' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2818 [2/2] (12.3ns)   --->   "%scale_37 = fmul i32 %hdist_37, i32 %hdist_37" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2818 'fmul' 'scale_37' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2819 [1/2] (3.25ns)   --->   "%regions_4_1_load_6 = load i9 %regions_4_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2819 'load' 'regions_4_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_226 : Operation 2820 [1/2] (3.25ns)   --->   "%regions_4_2_load_6 = load i9 %regions_4_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2820 'load' 'regions_4_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_226 : Operation 2821 [4/4] (10.5ns)   --->   "%hdist_38 = fsub i32 %regions_4_1_load_6, i32 %regions_4_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2821 'fsub' 'hdist_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2822 [1/1] (0.00ns)   --->   "%bitcast_ln57_85 = bitcast i32 %regions_4_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2822 'bitcast' 'bitcast_ln57_85' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2823 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_85, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2823 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2824 [1/1] (0.00ns)   --->   "%trunc_ln57_85 = trunc i32 %bitcast_ln57_85" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2824 'trunc' 'trunc_ln57_85' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 2825 [1/1] (1.55ns)   --->   "%icmp_ln57_170 = icmp_ne  i8 %tmp_246, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2825 'icmp' 'icmp_ln57_170' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2826 [1/1] (2.44ns)   --->   "%icmp_ln57_171 = icmp_eq  i23 %trunc_ln57_85, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2826 'icmp' 'icmp_ln57_171' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2827 [2/2] (5.43ns)   --->   "%tmp_247 = fcmp_olt  i32 %regions_4_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2827 'fcmp' 'tmp_247' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 12.3>
ST_227 : Operation 2828 [1/4] (10.5ns)   --->   "%area_36 = fadd i32 %area_35, i32 %scale_36" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2828 'fadd' 'area_36' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2829 [1/2] (12.3ns)   --->   "%scale_37 = fmul i32 %hdist_37, i32 %hdist_37" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2829 'fmul' 'scale_37' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_157)   --->   "%or_ln57_150 = or i1 %icmp_ln57_167, i1 %icmp_ln57_166" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2830 'or' 'or_ln57_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_157)   --->   "%and_ln57_150 = and i1 %or_ln57_150, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2831 'and' 'and_ln57_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_157)   --->   "%and_ln57_151 = and i1 %and_ln57_150, i1 %tmp_243" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2832 'and' 'and_ln57_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2833 [3/4] (10.5ns)   --->   "%hdist_38 = fsub i32 %regions_4_1_load_6, i32 %regions_4_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2833 'fsub' 'hdist_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_155)   --->   "%or_ln57_151 = or i1 %icmp_ln57_169, i1 %icmp_ln57_168" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2834 'or' 'or_ln57_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_155)   --->   "%and_ln57_152 = and i1 %or_ln57_151, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2835 'and' 'and_ln57_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_155)   --->   "%and_ln57_153 = and i1 %and_ln57_152, i1 %tmp_245" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2836 'and' 'and_ln57_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_155)   --->   "%or_ln57_152 = or i1 %icmp_ln57_171, i1 %icmp_ln57_170" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2837 'or' 'or_ln57_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_155)   --->   "%and_ln57_154 = and i1 %or_ln57_152, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2838 'and' 'and_ln57_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2839 [1/2] (5.43ns)   --->   "%tmp_247 = fcmp_olt  i32 %regions_4_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2839 'fcmp' 'tmp_247' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2840 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_155 = and i1 %and_ln57_154, i1 %tmp_247" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2840 'and' 'and_ln57_155' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2841 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_155 = or i1 %and_ln57_153, i1 %and_ln57_155" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2841 'or' 'or_ln57_155' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_157)   --->   "%or_ln57_156 = or i1 %and_ln57_151, i1 %and_ln57_149" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2842 'or' 'or_ln57_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2843 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_157 = or i1 %or_ln57_156, i1 %or_ln57_155" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2843 'or' 'or_ln57_157' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 10.5>
ST_228 : Operation 2844 [4/4] (10.5ns)   --->   "%area_37 = fadd i32 %area_36, i32 %scale_37" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2844 'fadd' 'area_37' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2845 [2/4] (10.5ns)   --->   "%hdist_38 = fsub i32 %regions_4_1_load_6, i32 %regions_4_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2845 'fsub' 'hdist_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 10.5>
ST_229 : Operation 2846 [3/4] (10.5ns)   --->   "%area_37 = fadd i32 %area_36, i32 %scale_37" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2846 'fadd' 'area_37' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2847 [1/4] (10.5ns)   --->   "%hdist_38 = fsub i32 %regions_4_1_load_6, i32 %regions_4_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2847 'fsub' 'hdist_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2848 [2/2] (3.25ns)   --->   "%regions_4_1_load_7 = load i9 %regions_4_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2848 'load' 'regions_4_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_229 : Operation 2849 [2/2] (3.25ns)   --->   "%regions_4_2_load_7 = load i9 %regions_4_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2849 'load' 'regions_4_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 230 <SV = 229> <Delay = 13.7>
ST_230 : Operation 2850 [2/4] (10.5ns)   --->   "%area_37 = fadd i32 %area_36, i32 %scale_37" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2850 'fadd' 'area_37' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2851 [2/2] (12.3ns)   --->   "%scale_38 = fmul i32 %hdist_38, i32 %hdist_38" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2851 'fmul' 'scale_38' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2852 [1/2] (3.25ns)   --->   "%regions_4_1_load_7 = load i9 %regions_4_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2852 'load' 'regions_4_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_230 : Operation 2853 [1/2] (3.25ns)   --->   "%regions_4_2_load_7 = load i9 %regions_4_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2853 'load' 'regions_4_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_230 : Operation 2854 [4/4] (10.5ns)   --->   "%hdist_39 = fsub i32 %regions_4_1_load_7, i32 %regions_4_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2854 'fsub' 'hdist_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2855 [1/1] (0.00ns)   --->   "%bitcast_ln57_87 = bitcast i32 %regions_4_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2855 'bitcast' 'bitcast_ln57_87' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2856 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_87, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2856 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2857 [1/1] (0.00ns)   --->   "%trunc_ln57_87 = trunc i32 %bitcast_ln57_87" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2857 'trunc' 'trunc_ln57_87' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 2858 [1/1] (1.55ns)   --->   "%icmp_ln57_174 = icmp_ne  i8 %tmp_250, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2858 'icmp' 'icmp_ln57_174' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2859 [1/1] (2.44ns)   --->   "%icmp_ln57_175 = icmp_eq  i23 %trunc_ln57_87, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2859 'icmp' 'icmp_ln57_175' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 2860 [2/2] (5.43ns)   --->   "%tmp_251 = fcmp_olt  i32 %regions_4_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2860 'fcmp' 'tmp_251' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 12.3>
ST_231 : Operation 2861 [1/4] (10.5ns)   --->   "%area_37 = fadd i32 %area_36, i32 %scale_37" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2861 'fadd' 'area_37' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2862 [1/2] (12.3ns)   --->   "%scale_38 = fmul i32 %hdist_38, i32 %hdist_38" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2862 'fmul' 'scale_38' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2863 [3/4] (10.5ns)   --->   "%hdist_39 = fsub i32 %regions_4_1_load_7, i32 %regions_4_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2863 'fsub' 'hdist_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_167)   --->   "%or_ln57_153 = or i1 %icmp_ln57_173, i1 %icmp_ln57_172" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2864 'or' 'or_ln57_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_167)   --->   "%and_ln57_156 = and i1 %or_ln57_153, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2865 'and' 'and_ln57_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_167)   --->   "%and_ln57_157 = and i1 %and_ln57_156, i1 %tmp_249" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2866 'and' 'and_ln57_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_159)   --->   "%or_ln57_154 = or i1 %icmp_ln57_175, i1 %icmp_ln57_174" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2867 'or' 'or_ln57_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_159)   --->   "%and_ln57_158 = and i1 %or_ln57_154, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2868 'and' 'and_ln57_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2869 [1/2] (5.43ns)   --->   "%tmp_251 = fcmp_olt  i32 %regions_4_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2869 'fcmp' 'tmp_251' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2870 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_159 = and i1 %and_ln57_158, i1 %tmp_251" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2870 'and' 'and_ln57_159' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_169)   --->   "%or_ln57_161 = or i1 %or_ln57_160, i1 %or_ln57_157" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2871 'or' 'or_ln57_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_167)   --->   "%or_ln57_166 = or i1 %and_ln57_157, i1 %and_ln57_159" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2872 'or' 'or_ln57_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2873 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_167 = or i1 %or_ln57_166, i1 %or_ln57_165" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2873 'or' 'or_ln57_167' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_169)   --->   "%or_ln57_168 = or i1 %or_ln57_167, i1 %or_ln57_164" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2874 'or' 'or_ln57_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 2875 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_169 = or i1 %or_ln57_168, i1 %or_ln57_161" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2875 'or' 'or_ln57_169' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 10.5>
ST_232 : Operation 2876 [4/4] (10.5ns)   --->   "%area_38 = fadd i32 %area_37, i32 %scale_38" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2876 'fadd' 'area_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 2877 [2/4] (10.5ns)   --->   "%hdist_39 = fsub i32 %regions_4_1_load_7, i32 %regions_4_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2877 'fsub' 'hdist_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 10.5>
ST_233 : Operation 2878 [3/4] (10.5ns)   --->   "%area_38 = fadd i32 %area_37, i32 %scale_38" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2878 'fadd' 'area_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 2879 [1/4] (10.5ns)   --->   "%hdist_39 = fsub i32 %regions_4_1_load_7, i32 %regions_4_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2879 'fsub' 'hdist_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 12.3>
ST_234 : Operation 2880 [2/4] (10.5ns)   --->   "%area_38 = fadd i32 %area_37, i32 %scale_38" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2880 'fadd' 'area_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 2881 [2/2] (12.3ns)   --->   "%scale_39 = fmul i32 %hdist_39, i32 %hdist_39" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2881 'fmul' 'scale_39' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 12.3>
ST_235 : Operation 2882 [1/4] (10.5ns)   --->   "%area_38 = fadd i32 %area_37, i32 %scale_38" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2882 'fadd' 'area_38' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 2883 [1/2] (12.3ns)   --->   "%scale_39 = fmul i32 %hdist_39, i32 %hdist_39" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 2883 'fmul' 'scale_39' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 10.5>
ST_236 : Operation 2884 [4/4] (10.5ns)   --->   "%area_39 = fadd i32 %area_38, i32 %scale_39" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2884 'fadd' 'area_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 10.5>
ST_237 : Operation 2885 [3/4] (10.5ns)   --->   "%area_39 = fadd i32 %area_38, i32 %scale_39" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2885 'fadd' 'area_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 10.5>
ST_238 : Operation 2886 [2/4] (10.5ns)   --->   "%area_39 = fadd i32 %area_38, i32 %scale_39" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2886 'fadd' 'area_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 10.5>
ST_239 : Operation 2887 [1/4] (10.5ns)   --->   "%area_39 = fadd i32 %area_38, i32 %scale_39" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 2887 'fadd' 'area_39' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 14.0>
ST_240 : Operation 2888 [9/9] (14.0ns)   --->   "%tmp_score_3 = fdiv i32 1, i32 %area_39" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2888 'fdiv' 'tmp_score_3' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 14.0>
ST_241 : Operation 2889 [8/9] (14.0ns)   --->   "%tmp_score_3 = fdiv i32 1, i32 %area_39" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2889 'fdiv' 'tmp_score_3' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 14.0>
ST_242 : Operation 2890 [7/9] (14.0ns)   --->   "%tmp_score_3 = fdiv i32 1, i32 %area_39" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2890 'fdiv' 'tmp_score_3' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 14.0>
ST_243 : Operation 2891 [6/9] (14.0ns)   --->   "%tmp_score_3 = fdiv i32 1, i32 %area_39" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2891 'fdiv' 'tmp_score_3' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 14.0>
ST_244 : Operation 2892 [5/9] (14.0ns)   --->   "%tmp_score_3 = fdiv i32 1, i32 %area_39" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2892 'fdiv' 'tmp_score_3' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 14.0>
ST_245 : Operation 2893 [4/9] (14.0ns)   --->   "%tmp_score_3 = fdiv i32 1, i32 %area_39" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2893 'fdiv' 'tmp_score_3' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 14.0>
ST_246 : Operation 2894 [3/9] (14.0ns)   --->   "%tmp_score_3 = fdiv i32 1, i32 %area_39" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2894 'fdiv' 'tmp_score_3' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 14.0>
ST_247 : Operation 2895 [2/9] (14.0ns)   --->   "%tmp_score_3 = fdiv i32 1, i32 %area_39" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2895 'fdiv' 'tmp_score_3' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 14.0>
ST_248 : Operation 2896 [1/9] (14.0ns)   --->   "%tmp_score_3 = fdiv i32 1, i32 %area_39" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 2896 'fdiv' 'tmp_score_3' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 5.43>
ST_249 : Operation 2897 [2/2] (5.43ns)   --->   "%tmp_255 = fcmp_ogt  i32 %tmp_score_3, i32 %score_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2897 'fcmp' 'tmp_255' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 7.38>
ST_250 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_3)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %idx_3, i32 2" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2898 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2899 [1/1] (0.00ns)   --->   "%bitcast_ln62_6 = bitcast i32 %tmp_score_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2899 'bitcast' 'bitcast_ln62_6' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2900 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2900 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2901 [1/1] (0.00ns)   --->   "%trunc_ln62_6 = trunc i32 %bitcast_ln62_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2901 'trunc' 'trunc_ln62_6' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2902 [1/1] (0.00ns)   --->   "%bitcast_ln62_7 = bitcast i32 %score_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2902 'bitcast' 'bitcast_ln62_7' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2903 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2903 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2904 [1/1] (0.00ns)   --->   "%trunc_ln62_7 = trunc i32 %bitcast_ln62_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2904 'trunc' 'trunc_ln62_7' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2905 [1/1] (1.55ns)   --->   "%icmp_ln62_12 = icmp_ne  i8 %tmp_253, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2905 'icmp' 'icmp_ln62_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2906 [1/1] (2.44ns)   --->   "%icmp_ln62_13 = icmp_eq  i23 %trunc_ln62_6, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2906 'icmp' 'icmp_ln62_13' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_3)   --->   "%or_ln62_21 = or i1 %icmp_ln62_13, i1 %icmp_ln62_12" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2907 'or' 'or_ln62_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2908 [1/1] (1.55ns)   --->   "%icmp_ln62_14 = icmp_ne  i8 %tmp_254, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2908 'icmp' 'icmp_ln62_14' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2909 [1/1] (2.44ns)   --->   "%icmp_ln62_15 = icmp_eq  i23 %trunc_ln62_7, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2909 'icmp' 'icmp_ln62_15' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_3)   --->   "%or_ln62_22 = or i1 %icmp_ln62_15, i1 %icmp_ln62_14" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2910 'or' 'or_ln62_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_3)   --->   "%and_ln62_6 = and i1 %or_ln62_21, i1 %or_ln62_22" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2911 'and' 'and_ln62_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2912 [1/2] (5.43ns)   --->   "%tmp_255 = fcmp_ogt  i32 %tmp_score_3, i32 %score_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2912 'fcmp' 'tmp_255' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_3)   --->   "%and_ln62_7 = and i1 %and_ln62_6, i1 %tmp_255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2913 'and' 'and_ln62_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2914 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_3 = or i1 %tmp_252, i1 %and_ln62_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2914 'or' 'or_ln62_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node score_7)   --->   "%select_ln62_5 = select i1 %or_ln62_3, i32 %tmp_score_3, i32 %score_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2915 'select' 'select_ln62_5' <Predicate = (!or_ln57_169)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 2916 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%select_ln62_6 = select i1 %or_ln62_3, i3 4, i3 %idx_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2916 'select' 'select_ln62_6' <Predicate = (!or_ln57_169)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 2917 [1/1] (0.00ns) (grouped into LUT with out node idx_4)   --->   "%zext_ln62_3 = zext i3 %select_ln62_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 2917 'zext' 'zext_ln62_3' <Predicate = (!or_ln57_169)> <Delay = 0.00>
ST_250 : Operation 2918 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_7 = select i1 %or_ln57_169, i32 %score_6, i32 %select_ln62_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2918 'select' 'score_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 2919 [1/1] (0.98ns) (out node of the LUT)   --->   "%idx_4 = select i1 %or_ln57_169, i4 %sext_ln35_3, i4 %zext_ln62_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2919 'select' 'idx_4' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 2920 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i4 %idx_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 2920 'sext' 'sext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2921 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i4 %idx_4" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 2921 'trunc' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_250 : Operation 2922 [1/1] (1.55ns)   --->   "%icmp_ln1077_5 = icmp_slt  i8 %n_regions_read, i8 6"   --->   Operation 2922 'icmp' 'icmp_ln1077_5' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2923 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_5, void %for.body4.5.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 2923 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_250 : Operation 2924 [2/2] (3.25ns)   --->   "%regions_5_1_load = load i9 %regions_5_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2924 'load' 'regions_5_1_load' <Predicate = (!icmp_ln1077_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_250 : Operation 2925 [2/2] (3.25ns)   --->   "%regions_5_2_load = load i9 %regions_5_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2925 'load' 'regions_5_2_load' <Predicate = (!icmp_ln1077_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_250 : Operation 2926 [2/2] (3.25ns)   --->   "%regions_5_0_load = load i9 %regions_5_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2926 'load' 'regions_5_0_load' <Predicate = (!icmp_ln1077_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_250 : Operation 2927 [2/2] (3.25ns)   --->   "%regions_5_0_load_1 = load i9 %regions_5_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2927 'load' 'regions_5_0_load_1' <Predicate = (!icmp_ln1077_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 251 <SV = 250> <Delay = 13.7>
ST_251 : Operation 2928 [1/2] (3.25ns)   --->   "%regions_5_1_load = load i9 %regions_5_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2928 'load' 'regions_5_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_251 : Operation 2929 [1/2] (3.25ns)   --->   "%regions_5_2_load = load i9 %regions_5_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2929 'load' 'regions_5_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_251 : Operation 2930 [4/4] (10.5ns)   --->   "%hdist_40 = fsub i32 %regions_5_1_load, i32 %regions_5_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2930 'fsub' 'hdist_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2931 [1/2] (3.25ns)   --->   "%regions_5_0_load = load i9 %regions_5_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2931 'load' 'regions_5_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_251 : Operation 2932 [1/1] (0.00ns)   --->   "%bitcast_ln57_88 = bitcast i32 %regions_5_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2932 'bitcast' 'bitcast_ln57_88' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2933 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_88, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2933 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2934 [1/1] (0.00ns)   --->   "%trunc_ln57_88 = trunc i32 %bitcast_ln57_88" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2934 'trunc' 'trunc_ln57_88' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2935 [1/1] (1.55ns)   --->   "%icmp_ln57_176 = icmp_ne  i8 %tmp_256, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2935 'icmp' 'icmp_ln57_176' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2936 [1/1] (2.44ns)   --->   "%icmp_ln57_177 = icmp_eq  i23 %trunc_ln57_88, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2936 'icmp' 'icmp_ln57_177' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2937 [2/2] (5.43ns)   --->   "%tmp_257 = fcmp_ogt  i32 %regions_5_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2937 'fcmp' 'tmp_257' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2938 [1/1] (0.00ns)   --->   "%bitcast_ln57_89 = bitcast i32 %regions_5_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2938 'bitcast' 'bitcast_ln57_89' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2939 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_89, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2939 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2940 [1/1] (0.00ns)   --->   "%trunc_ln57_89 = trunc i32 %bitcast_ln57_89" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2940 'trunc' 'trunc_ln57_89' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2941 [1/1] (1.55ns)   --->   "%icmp_ln57_178 = icmp_ne  i8 %tmp_258, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2941 'icmp' 'icmp_ln57_178' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2942 [1/1] (2.44ns)   --->   "%icmp_ln57_179 = icmp_eq  i23 %trunc_ln57_89, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2942 'icmp' 'icmp_ln57_179' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2943 [2/2] (5.43ns)   --->   "%tmp_259 = fcmp_olt  i32 %regions_5_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2943 'fcmp' 'tmp_259' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2944 [1/2] (3.25ns)   --->   "%regions_5_0_load_1 = load i9 %regions_5_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2944 'load' 'regions_5_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_251 : Operation 2945 [1/1] (0.00ns)   --->   "%bitcast_ln57_90 = bitcast i32 %regions_5_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2945 'bitcast' 'bitcast_ln57_90' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2946 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_90, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2946 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2947 [1/1] (0.00ns)   --->   "%trunc_ln57_90 = trunc i32 %bitcast_ln57_90" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2947 'trunc' 'trunc_ln57_90' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 2948 [1/1] (1.55ns)   --->   "%icmp_ln57_180 = icmp_ne  i8 %tmp_260, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2948 'icmp' 'icmp_ln57_180' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2949 [1/1] (2.44ns)   --->   "%icmp_ln57_181 = icmp_eq  i23 %trunc_ln57_90, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2949 'icmp' 'icmp_ln57_181' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2950 [2/2] (5.43ns)   --->   "%tmp_261 = fcmp_ogt  i32 %regions_5_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2950 'fcmp' 'tmp_261' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2951 [2/2] (3.25ns)   --->   "%regions_5_0_load_2 = load i9 %regions_5_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2951 'load' 'regions_5_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_251 : Operation 2952 [2/2] (3.25ns)   --->   "%regions_5_0_load_3 = load i9 %regions_5_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2952 'load' 'regions_5_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 252 <SV = 251> <Delay = 10.5>
ST_252 : Operation 2953 [3/4] (10.5ns)   --->   "%hdist_40 = fsub i32 %regions_5_1_load, i32 %regions_5_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2953 'fsub' 'hdist_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_161)   --->   "%or_ln57_170 = or i1 %icmp_ln57_177, i1 %icmp_ln57_176" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2954 'or' 'or_ln57_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_161)   --->   "%and_ln57_160 = and i1 %or_ln57_170, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2955 'and' 'and_ln57_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2956 [1/2] (5.43ns)   --->   "%tmp_257 = fcmp_ogt  i32 %regions_5_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2956 'fcmp' 'tmp_257' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2957 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_161 = and i1 %and_ln57_160, i1 %tmp_257" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2957 'and' 'and_ln57_161' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_163)   --->   "%or_ln57_171 = or i1 %icmp_ln57_179, i1 %icmp_ln57_178" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2958 'or' 'or_ln57_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_163)   --->   "%and_ln57_162 = and i1 %or_ln57_171, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2959 'and' 'and_ln57_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2960 [1/2] (5.43ns)   --->   "%tmp_259 = fcmp_olt  i32 %regions_5_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2960 'fcmp' 'tmp_259' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2961 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_163 = and i1 %and_ln57_162, i1 %tmp_259" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2961 'and' 'and_ln57_163' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_193)   --->   "%or_ln57_172 = or i1 %icmp_ln57_181, i1 %icmp_ln57_180" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2962 'or' 'or_ln57_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_193)   --->   "%and_ln57_164 = and i1 %or_ln57_172, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2963 'and' 'and_ln57_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2964 [1/2] (5.43ns)   --->   "%tmp_261 = fcmp_ogt  i32 %regions_5_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2964 'fcmp' 'tmp_261' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_193)   --->   "%and_ln57_165 = and i1 %and_ln57_164, i1 %tmp_261" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2965 'and' 'and_ln57_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2966 [1/2] (3.25ns)   --->   "%regions_5_0_load_2 = load i9 %regions_5_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2966 'load' 'regions_5_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_252 : Operation 2967 [1/1] (0.00ns)   --->   "%bitcast_ln57_92 = bitcast i32 %regions_5_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2967 'bitcast' 'bitcast_ln57_92' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2968 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_92, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2968 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2969 [1/1] (0.00ns)   --->   "%trunc_ln57_92 = trunc i32 %bitcast_ln57_92" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2969 'trunc' 'trunc_ln57_92' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2970 [1/1] (1.55ns)   --->   "%icmp_ln57_184 = icmp_ne  i8 %tmp_264, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2970 'icmp' 'icmp_ln57_184' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2971 [1/1] (2.44ns)   --->   "%icmp_ln57_185 = icmp_eq  i23 %trunc_ln57_92, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2971 'icmp' 'icmp_ln57_185' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2972 [2/2] (5.43ns)   --->   "%tmp_265 = fcmp_ogt  i32 %regions_5_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2972 'fcmp' 'tmp_265' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2973 [1/2] (3.25ns)   --->   "%regions_5_0_load_3 = load i9 %regions_5_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2973 'load' 'regions_5_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_252 : Operation 2974 [1/1] (0.00ns)   --->   "%bitcast_ln57_94 = bitcast i32 %regions_5_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2974 'bitcast' 'bitcast_ln57_94' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2975 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_94, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2975 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2976 [1/1] (0.00ns)   --->   "%trunc_ln57_94 = trunc i32 %bitcast_ln57_94" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2976 'trunc' 'trunc_ln57_94' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2977 [1/1] (1.55ns)   --->   "%icmp_ln57_188 = icmp_ne  i8 %tmp_268, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2977 'icmp' 'icmp_ln57_188' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2978 [1/1] (2.44ns)   --->   "%icmp_ln57_189 = icmp_eq  i23 %trunc_ln57_94, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2978 'icmp' 'icmp_ln57_189' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2979 [2/2] (5.43ns)   --->   "%tmp_269 = fcmp_ogt  i32 %regions_5_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2979 'fcmp' 'tmp_269' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2980 [2/2] (3.25ns)   --->   "%regions_5_0_load_4 = load i9 %regions_5_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2980 'load' 'regions_5_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_252 : Operation 2981 [2/2] (3.25ns)   --->   "%regions_5_0_load_5 = load i9 %regions_5_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2981 'load' 'regions_5_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_252 : Operation 2982 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_193 = or i1 %and_ln57_165, i1 %and_ln57_161" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2982 'or' 'or_ln57_193' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 10.5>
ST_253 : Operation 2983 [2/4] (10.5ns)   --->   "%hdist_40 = fsub i32 %regions_5_1_load, i32 %regions_5_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 2983 'fsub' 'hdist_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2984 [1/2] (5.43ns)   --->   "%tmp_265 = fcmp_ogt  i32 %regions_5_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2984 'fcmp' 'tmp_265' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2985 [1/2] (5.43ns)   --->   "%tmp_269 = fcmp_ogt  i32 %regions_5_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2985 'fcmp' 'tmp_269' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2986 [1/2] (3.25ns)   --->   "%regions_5_0_load_4 = load i9 %regions_5_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2986 'load' 'regions_5_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_253 : Operation 2987 [1/1] (0.00ns)   --->   "%bitcast_ln57_96 = bitcast i32 %regions_5_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2987 'bitcast' 'bitcast_ln57_96' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2988 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_96, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2988 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2989 [1/1] (0.00ns)   --->   "%trunc_ln57_96 = trunc i32 %bitcast_ln57_96" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2989 'trunc' 'trunc_ln57_96' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2990 [1/1] (1.55ns)   --->   "%icmp_ln57_192 = icmp_ne  i8 %tmp_272, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2990 'icmp' 'icmp_ln57_192' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2991 [1/1] (2.44ns)   --->   "%icmp_ln57_193 = icmp_eq  i23 %trunc_ln57_96, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2991 'icmp' 'icmp_ln57_193' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2992 [2/2] (5.43ns)   --->   "%tmp_273 = fcmp_ogt  i32 %regions_5_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2992 'fcmp' 'tmp_273' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2993 [1/2] (3.25ns)   --->   "%regions_5_0_load_5 = load i9 %regions_5_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2993 'load' 'regions_5_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_253 : Operation 2994 [1/1] (0.00ns)   --->   "%bitcast_ln57_98 = bitcast i32 %regions_5_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2994 'bitcast' 'bitcast_ln57_98' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2995 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_98, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2995 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2996 [1/1] (0.00ns)   --->   "%trunc_ln57_98 = trunc i32 %bitcast_ln57_98" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2996 'trunc' 'trunc_ln57_98' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2997 [1/1] (1.55ns)   --->   "%icmp_ln57_196 = icmp_ne  i8 %tmp_276, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2997 'icmp' 'icmp_ln57_196' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2998 [1/1] (2.44ns)   --->   "%icmp_ln57_197 = icmp_eq  i23 %trunc_ln57_98, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2998 'icmp' 'icmp_ln57_197' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2999 [2/2] (5.43ns)   --->   "%tmp_277 = fcmp_ogt  i32 %regions_5_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 2999 'fcmp' 'tmp_277' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3000 [2/2] (3.25ns)   --->   "%regions_5_0_load_6 = load i9 %regions_5_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3000 'load' 'regions_5_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_253 : Operation 3001 [2/2] (3.25ns)   --->   "%regions_5_0_load_7 = load i9 %regions_5_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3001 'load' 'regions_5_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 254 <SV = 253> <Delay = 10.5>
ST_254 : Operation 3002 [1/4] (10.5ns)   --->   "%hdist_40 = fsub i32 %regions_5_1_load, i32 %regions_5_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3002 'fsub' 'hdist_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3003 [2/2] (3.25ns)   --->   "%regions_5_1_load_1 = load i9 %regions_5_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3003 'load' 'regions_5_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_254 : Operation 3004 [2/2] (3.25ns)   --->   "%regions_5_2_load_1 = load i9 %regions_5_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3004 'load' 'regions_5_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_254 : Operation 3005 [1/2] (5.43ns)   --->   "%tmp_273 = fcmp_ogt  i32 %regions_5_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3005 'fcmp' 'tmp_273' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_181)   --->   "%or_ln57_180 = or i1 %icmp_ln57_197, i1 %icmp_ln57_196" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3006 'or' 'or_ln57_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_181)   --->   "%and_ln57_180 = and i1 %or_ln57_180, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3007 'and' 'and_ln57_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3008 [1/2] (5.43ns)   --->   "%tmp_277 = fcmp_ogt  i32 %regions_5_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3008 'fcmp' 'tmp_277' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3009 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_181 = and i1 %and_ln57_180, i1 %tmp_277" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3009 'and' 'and_ln57_181' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3010 [1/2] (3.25ns)   --->   "%regions_5_0_load_6 = load i9 %regions_5_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3010 'load' 'regions_5_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_254 : Operation 3011 [1/1] (0.00ns)   --->   "%bitcast_ln57_100 = bitcast i32 %regions_5_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3011 'bitcast' 'bitcast_ln57_100' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 3012 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_100, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3012 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 3013 [1/1] (0.00ns)   --->   "%trunc_ln57_100 = trunc i32 %bitcast_ln57_100" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3013 'trunc' 'trunc_ln57_100' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 3014 [1/1] (1.55ns)   --->   "%icmp_ln57_200 = icmp_ne  i8 %tmp_280, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3014 'icmp' 'icmp_ln57_200' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3015 [1/1] (2.44ns)   --->   "%icmp_ln57_201 = icmp_eq  i23 %trunc_ln57_100, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3015 'icmp' 'icmp_ln57_201' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3016 [2/2] (5.43ns)   --->   "%tmp_281 = fcmp_ogt  i32 %regions_5_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3016 'fcmp' 'tmp_281' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3017 [1/2] (3.25ns)   --->   "%regions_5_0_load_7 = load i9 %regions_5_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3017 'load' 'regions_5_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_254 : Operation 3018 [1/1] (0.00ns)   --->   "%bitcast_ln57_102 = bitcast i32 %regions_5_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3018 'bitcast' 'bitcast_ln57_102' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 3019 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_102, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3019 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 3020 [1/1] (0.00ns)   --->   "%trunc_ln57_102 = trunc i32 %bitcast_ln57_102" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3020 'trunc' 'trunc_ln57_102' <Predicate = true> <Delay = 0.00>
ST_254 : Operation 3021 [1/1] (1.55ns)   --->   "%icmp_ln57_204 = icmp_ne  i8 %tmp_284, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3021 'icmp' 'icmp_ln57_204' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3022 [1/1] (2.44ns)   --->   "%icmp_ln57_205 = icmp_eq  i23 %trunc_ln57_102, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3022 'icmp' 'icmp_ln57_205' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3023 [2/2] (5.43ns)   --->   "%tmp_285 = fcmp_ogt  i32 %regions_5_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3023 'fcmp' 'tmp_285' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 13.7>
ST_255 : Operation 3024 [2/2] (12.3ns)   --->   "%scale_40 = fmul i32 %hdist_40, i32 %hdist_40" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3024 'fmul' 'scale_40' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3025 [1/2] (3.25ns)   --->   "%regions_5_1_load_1 = load i9 %regions_5_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3025 'load' 'regions_5_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_255 : Operation 3026 [1/2] (3.25ns)   --->   "%regions_5_2_load_1 = load i9 %regions_5_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3026 'load' 'regions_5_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_255 : Operation 3027 [4/4] (10.5ns)   --->   "%hdist_41 = fsub i32 %regions_5_1_load_1, i32 %regions_5_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3027 'fsub' 'hdist_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3028 [1/1] (0.00ns)   --->   "%bitcast_ln57_91 = bitcast i32 %regions_5_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3028 'bitcast' 'bitcast_ln57_91' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 3029 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_91, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3029 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 3030 [1/1] (0.00ns)   --->   "%trunc_ln57_91 = trunc i32 %bitcast_ln57_91" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3030 'trunc' 'trunc_ln57_91' <Predicate = true> <Delay = 0.00>
ST_255 : Operation 3031 [1/1] (1.55ns)   --->   "%icmp_ln57_182 = icmp_ne  i8 %tmp_262, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3031 'icmp' 'icmp_ln57_182' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3032 [1/1] (2.44ns)   --->   "%icmp_ln57_183 = icmp_eq  i23 %trunc_ln57_91, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3032 'icmp' 'icmp_ln57_183' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3033 [2/2] (5.43ns)   --->   "%tmp_263 = fcmp_olt  i32 %regions_5_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3033 'fcmp' 'tmp_263' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3034 [1/2] (5.43ns)   --->   "%tmp_281 = fcmp_ogt  i32 %regions_5_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3034 'fcmp' 'tmp_281' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3035 [1/2] (5.43ns)   --->   "%tmp_285 = fcmp_ogt  i32 %regions_5_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3035 'fcmp' 'tmp_285' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 12.3>
ST_256 : Operation 3036 [1/2] (12.3ns)   --->   "%scale_40 = fmul i32 %hdist_40, i32 %hdist_40" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3036 'fmul' 'scale_40' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3037 [3/4] (10.5ns)   --->   "%hdist_41 = fsub i32 %regions_5_1_load_1, i32 %regions_5_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3037 'fsub' 'hdist_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_167)   --->   "%or_ln57_173 = or i1 %icmp_ln57_183, i1 %icmp_ln57_182" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3038 'or' 'or_ln57_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_167)   --->   "%and_ln57_166 = and i1 %or_ln57_173, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3039 'and' 'and_ln57_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3040 [1/2] (5.43ns)   --->   "%tmp_263 = fcmp_olt  i32 %regions_5_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3040 'fcmp' 'tmp_263' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3041 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_167 = and i1 %and_ln57_166, i1 %tmp_263" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3041 'and' 'and_ln57_167' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_195)   --->   "%or_ln57_174 = or i1 %icmp_ln57_185, i1 %icmp_ln57_184" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3042 'or' 'or_ln57_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3043 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_195)   --->   "%and_ln57_168 = and i1 %or_ln57_174, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3043 'and' 'and_ln57_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_195)   --->   "%and_ln57_169 = and i1 %and_ln57_168, i1 %tmp_265" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3044 'and' 'and_ln57_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_195)   --->   "%or_ln57_194 = or i1 %and_ln57_169, i1 %and_ln57_167" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3045 'or' 'or_ln57_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3046 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_195 = or i1 %or_ln57_194, i1 %or_ln57_193" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3046 'or' 'or_ln57_195' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 10.5>
ST_257 : Operation 3047 [4/4] (10.5ns)   --->   "%area_40 = fadd i32 %scale_40, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3047 'fadd' 'area_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3048 [2/4] (10.5ns)   --->   "%hdist_41 = fsub i32 %regions_5_1_load_1, i32 %regions_5_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3048 'fsub' 'hdist_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 10.5>
ST_258 : Operation 3049 [3/4] (10.5ns)   --->   "%area_40 = fadd i32 %scale_40, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3049 'fadd' 'area_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 3050 [1/4] (10.5ns)   --->   "%hdist_41 = fsub i32 %regions_5_1_load_1, i32 %regions_5_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3050 'fsub' 'hdist_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 3051 [2/2] (3.25ns)   --->   "%regions_5_1_load_2 = load i9 %regions_5_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3051 'load' 'regions_5_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_258 : Operation 3052 [2/2] (3.25ns)   --->   "%regions_5_2_load_2 = load i9 %regions_5_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3052 'load' 'regions_5_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 259 <SV = 258> <Delay = 13.7>
ST_259 : Operation 3053 [2/4] (10.5ns)   --->   "%area_40 = fadd i32 %scale_40, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3053 'fadd' 'area_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3054 [2/2] (12.3ns)   --->   "%scale_41 = fmul i32 %hdist_41, i32 %hdist_41" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3054 'fmul' 'scale_41' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3055 [1/2] (3.25ns)   --->   "%regions_5_1_load_2 = load i9 %regions_5_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3055 'load' 'regions_5_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_259 : Operation 3056 [1/2] (3.25ns)   --->   "%regions_5_2_load_2 = load i9 %regions_5_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3056 'load' 'regions_5_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_259 : Operation 3057 [4/4] (10.5ns)   --->   "%hdist_42 = fsub i32 %regions_5_1_load_2, i32 %regions_5_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3057 'fsub' 'hdist_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3058 [1/1] (0.00ns)   --->   "%bitcast_ln57_93 = bitcast i32 %regions_5_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3058 'bitcast' 'bitcast_ln57_93' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 3059 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_93, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3059 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 3060 [1/1] (0.00ns)   --->   "%trunc_ln57_93 = trunc i32 %bitcast_ln57_93" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3060 'trunc' 'trunc_ln57_93' <Predicate = true> <Delay = 0.00>
ST_259 : Operation 3061 [1/1] (1.55ns)   --->   "%icmp_ln57_186 = icmp_ne  i8 %tmp_266, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3061 'icmp' 'icmp_ln57_186' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3062 [1/1] (2.44ns)   --->   "%icmp_ln57_187 = icmp_eq  i23 %trunc_ln57_93, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3062 'icmp' 'icmp_ln57_187' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3063 [2/2] (5.43ns)   --->   "%tmp_267 = fcmp_olt  i32 %regions_5_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3063 'fcmp' 'tmp_267' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 12.3>
ST_260 : Operation 3064 [1/4] (10.5ns)   --->   "%area_40 = fadd i32 %scale_40, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3064 'fadd' 'area_40' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3065 [1/2] (12.3ns)   --->   "%scale_41 = fmul i32 %hdist_41, i32 %hdist_41" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3065 'fmul' 'scale_41' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3066 [3/4] (10.5ns)   --->   "%hdist_42 = fsub i32 %regions_5_1_load_2, i32 %regions_5_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3066 'fsub' 'hdist_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_171)   --->   "%or_ln57_175 = or i1 %icmp_ln57_187, i1 %icmp_ln57_186" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3067 'or' 'or_ln57_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_171)   --->   "%and_ln57_170 = and i1 %or_ln57_175, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3068 'and' 'and_ln57_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3069 [1/2] (5.43ns)   --->   "%tmp_267 = fcmp_olt  i32 %regions_5_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3069 'fcmp' 'tmp_267' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3070 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_171 = and i1 %and_ln57_170, i1 %tmp_267" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3070 'and' 'and_ln57_171' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_196)   --->   "%or_ln57_176 = or i1 %icmp_ln57_189, i1 %icmp_ln57_188" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3071 'or' 'or_ln57_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_196)   --->   "%and_ln57_172 = and i1 %or_ln57_176, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3072 'and' 'and_ln57_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_196)   --->   "%and_ln57_173 = and i1 %and_ln57_172, i1 %tmp_269" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3073 'and' 'and_ln57_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 3074 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_196 = or i1 %and_ln57_173, i1 %and_ln57_171" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3074 'or' 'or_ln57_196' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 10.5>
ST_261 : Operation 3075 [4/4] (10.5ns)   --->   "%area_41 = fadd i32 %area_40, i32 %scale_41" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3075 'fadd' 'area_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 3076 [2/4] (10.5ns)   --->   "%hdist_42 = fsub i32 %regions_5_1_load_2, i32 %regions_5_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3076 'fsub' 'hdist_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 10.5>
ST_262 : Operation 3077 [3/4] (10.5ns)   --->   "%area_41 = fadd i32 %area_40, i32 %scale_41" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3077 'fadd' 'area_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3078 [1/4] (10.5ns)   --->   "%hdist_42 = fsub i32 %regions_5_1_load_2, i32 %regions_5_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3078 'fsub' 'hdist_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 3079 [2/2] (3.25ns)   --->   "%regions_5_1_load_3 = load i9 %regions_5_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3079 'load' 'regions_5_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_262 : Operation 3080 [2/2] (3.25ns)   --->   "%regions_5_2_load_3 = load i9 %regions_5_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3080 'load' 'regions_5_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 263 <SV = 262> <Delay = 13.7>
ST_263 : Operation 3081 [2/4] (10.5ns)   --->   "%area_41 = fadd i32 %area_40, i32 %scale_41" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3081 'fadd' 'area_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3082 [2/2] (12.3ns)   --->   "%scale_42 = fmul i32 %hdist_42, i32 %hdist_42" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3082 'fmul' 'scale_42' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3083 [1/2] (3.25ns)   --->   "%regions_5_1_load_3 = load i9 %regions_5_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3083 'load' 'regions_5_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_263 : Operation 3084 [1/2] (3.25ns)   --->   "%regions_5_2_load_3 = load i9 %regions_5_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3084 'load' 'regions_5_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_263 : Operation 3085 [4/4] (10.5ns)   --->   "%hdist_43 = fsub i32 %regions_5_1_load_3, i32 %regions_5_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3085 'fsub' 'hdist_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3086 [1/1] (0.00ns)   --->   "%bitcast_ln57_95 = bitcast i32 %regions_5_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3086 'bitcast' 'bitcast_ln57_95' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 3087 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_95, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3087 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 3088 [1/1] (0.00ns)   --->   "%trunc_ln57_95 = trunc i32 %bitcast_ln57_95" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3088 'trunc' 'trunc_ln57_95' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 3089 [1/1] (1.55ns)   --->   "%icmp_ln57_190 = icmp_ne  i8 %tmp_270, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3089 'icmp' 'icmp_ln57_190' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3090 [1/1] (2.44ns)   --->   "%icmp_ln57_191 = icmp_eq  i23 %trunc_ln57_95, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3090 'icmp' 'icmp_ln57_191' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 3091 [2/2] (5.43ns)   --->   "%tmp_271 = fcmp_olt  i32 %regions_5_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3091 'fcmp' 'tmp_271' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 12.3>
ST_264 : Operation 3092 [1/4] (10.5ns)   --->   "%area_41 = fadd i32 %area_40, i32 %scale_41" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3092 'fadd' 'area_41' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3093 [1/2] (12.3ns)   --->   "%scale_42 = fmul i32 %hdist_42, i32 %hdist_42" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3093 'fmul' 'scale_42' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3094 [3/4] (10.5ns)   --->   "%hdist_43 = fsub i32 %regions_5_1_load_3, i32 %regions_5_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3094 'fsub' 'hdist_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 3095 [1/2] (5.43ns)   --->   "%tmp_271 = fcmp_olt  i32 %regions_5_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3095 'fcmp' 'tmp_271' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 10.5>
ST_265 : Operation 3096 [4/4] (10.5ns)   --->   "%area_42 = fadd i32 %area_41, i32 %scale_42" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3096 'fadd' 'area_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 3097 [2/4] (10.5ns)   --->   "%hdist_43 = fsub i32 %regions_5_1_load_3, i32 %regions_5_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3097 'fsub' 'hdist_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 10.5>
ST_266 : Operation 3098 [3/4] (10.5ns)   --->   "%area_42 = fadd i32 %area_41, i32 %scale_42" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3098 'fadd' 'area_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 3099 [1/4] (10.5ns)   --->   "%hdist_43 = fsub i32 %regions_5_1_load_3, i32 %regions_5_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3099 'fsub' 'hdist_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 3100 [2/2] (3.25ns)   --->   "%regions_5_1_load_4 = load i9 %regions_5_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3100 'load' 'regions_5_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_266 : Operation 3101 [2/2] (3.25ns)   --->   "%regions_5_2_load_4 = load i9 %regions_5_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3101 'load' 'regions_5_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 267 <SV = 266> <Delay = 13.7>
ST_267 : Operation 3102 [2/4] (10.5ns)   --->   "%area_42 = fadd i32 %area_41, i32 %scale_42" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3102 'fadd' 'area_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 3103 [2/2] (12.3ns)   --->   "%scale_43 = fmul i32 %hdist_43, i32 %hdist_43" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3103 'fmul' 'scale_43' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 3104 [1/2] (3.25ns)   --->   "%regions_5_1_load_4 = load i9 %regions_5_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3104 'load' 'regions_5_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_267 : Operation 3105 [1/2] (3.25ns)   --->   "%regions_5_2_load_4 = load i9 %regions_5_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3105 'load' 'regions_5_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_267 : Operation 3106 [4/4] (10.5ns)   --->   "%hdist_44 = fsub i32 %regions_5_1_load_4, i32 %regions_5_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3106 'fsub' 'hdist_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 3107 [1/1] (0.00ns)   --->   "%bitcast_ln57_97 = bitcast i32 %regions_5_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3107 'bitcast' 'bitcast_ln57_97' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 3108 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_97, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3108 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 3109 [1/1] (0.00ns)   --->   "%trunc_ln57_97 = trunc i32 %bitcast_ln57_97" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3109 'trunc' 'trunc_ln57_97' <Predicate = true> <Delay = 0.00>
ST_267 : Operation 3110 [1/1] (1.55ns)   --->   "%icmp_ln57_194 = icmp_ne  i8 %tmp_274, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3110 'icmp' 'icmp_ln57_194' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 3111 [1/1] (2.44ns)   --->   "%icmp_ln57_195 = icmp_eq  i23 %trunc_ln57_97, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3111 'icmp' 'icmp_ln57_195' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 3112 [2/2] (5.43ns)   --->   "%tmp_275 = fcmp_olt  i32 %regions_5_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3112 'fcmp' 'tmp_275' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 12.3>
ST_268 : Operation 3113 [1/4] (10.5ns)   --->   "%area_42 = fadd i32 %area_41, i32 %scale_42" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3113 'fadd' 'area_42' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3114 [1/2] (12.3ns)   --->   "%scale_43 = fmul i32 %hdist_43, i32 %hdist_43" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3114 'fmul' 'scale_43' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_189)   --->   "%or_ln57_177 = or i1 %icmp_ln57_191, i1 %icmp_ln57_190" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3115 'or' 'or_ln57_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_189)   --->   "%and_ln57_174 = and i1 %or_ln57_177, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3116 'and' 'and_ln57_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_189)   --->   "%and_ln57_175 = and i1 %and_ln57_174, i1 %tmp_271" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3117 'and' 'and_ln57_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3118 [3/4] (10.5ns)   --->   "%hdist_44 = fsub i32 %regions_5_1_load_4, i32 %regions_5_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3118 'fsub' 'hdist_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_191)   --->   "%or_ln57_178 = or i1 %icmp_ln57_193, i1 %icmp_ln57_192" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3119 'or' 'or_ln57_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_191)   --->   "%and_ln57_176 = and i1 %or_ln57_178, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3120 'and' 'and_ln57_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3121 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_191)   --->   "%and_ln57_177 = and i1 %and_ln57_176, i1 %tmp_273" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3121 'and' 'and_ln57_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3122 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_179)   --->   "%or_ln57_179 = or i1 %icmp_ln57_195, i1 %icmp_ln57_194" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3122 'or' 'or_ln57_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_179)   --->   "%and_ln57_178 = and i1 %or_ln57_179, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3123 'and' 'and_ln57_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3124 [1/2] (5.43ns)   --->   "%tmp_275 = fcmp_olt  i32 %regions_5_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3124 'fcmp' 'tmp_275' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3125 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_179 = and i1 %and_ln57_178, i1 %tmp_275" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3125 'and' 'and_ln57_179' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3126 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_189 = or i1 %and_ln57_175, i1 %and_ln57_179" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3126 'or' 'or_ln57_189' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_191)   --->   "%or_ln57_190 = or i1 %and_ln57_177, i1 %and_ln57_163" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3127 'or' 'or_ln57_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 3128 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_191 = or i1 %or_ln57_190, i1 %or_ln57_189" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3128 'or' 'or_ln57_191' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 10.5>
ST_269 : Operation 3129 [4/4] (10.5ns)   --->   "%area_43 = fadd i32 %area_42, i32 %scale_43" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3129 'fadd' 'area_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 3130 [2/4] (10.5ns)   --->   "%hdist_44 = fsub i32 %regions_5_1_load_4, i32 %regions_5_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3130 'fsub' 'hdist_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 10.5>
ST_270 : Operation 3131 [3/4] (10.5ns)   --->   "%area_43 = fadd i32 %area_42, i32 %scale_43" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3131 'fadd' 'area_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 3132 [1/4] (10.5ns)   --->   "%hdist_44 = fsub i32 %regions_5_1_load_4, i32 %regions_5_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3132 'fsub' 'hdist_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 3133 [2/2] (3.25ns)   --->   "%regions_5_1_load_5 = load i9 %regions_5_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3133 'load' 'regions_5_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_270 : Operation 3134 [2/2] (3.25ns)   --->   "%regions_5_2_load_5 = load i9 %regions_5_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3134 'load' 'regions_5_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 271 <SV = 270> <Delay = 13.7>
ST_271 : Operation 3135 [2/4] (10.5ns)   --->   "%area_43 = fadd i32 %area_42, i32 %scale_43" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3135 'fadd' 'area_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 3136 [2/2] (12.3ns)   --->   "%scale_44 = fmul i32 %hdist_44, i32 %hdist_44" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3136 'fmul' 'scale_44' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 3137 [1/2] (3.25ns)   --->   "%regions_5_1_load_5 = load i9 %regions_5_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3137 'load' 'regions_5_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_271 : Operation 3138 [1/2] (3.25ns)   --->   "%regions_5_2_load_5 = load i9 %regions_5_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3138 'load' 'regions_5_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_271 : Operation 3139 [4/4] (10.5ns)   --->   "%hdist_45 = fsub i32 %regions_5_1_load_5, i32 %regions_5_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3139 'fsub' 'hdist_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 3140 [1/1] (0.00ns)   --->   "%bitcast_ln57_99 = bitcast i32 %regions_5_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3140 'bitcast' 'bitcast_ln57_99' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 3141 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_99, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3141 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 3142 [1/1] (0.00ns)   --->   "%trunc_ln57_99 = trunc i32 %bitcast_ln57_99" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3142 'trunc' 'trunc_ln57_99' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 3143 [1/1] (1.55ns)   --->   "%icmp_ln57_198 = icmp_ne  i8 %tmp_278, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3143 'icmp' 'icmp_ln57_198' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 3144 [1/1] (2.44ns)   --->   "%icmp_ln57_199 = icmp_eq  i23 %trunc_ln57_99, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3144 'icmp' 'icmp_ln57_199' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 3145 [2/2] (5.43ns)   --->   "%tmp_279 = fcmp_olt  i32 %regions_5_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3145 'fcmp' 'tmp_279' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 12.3>
ST_272 : Operation 3146 [1/4] (10.5ns)   --->   "%area_43 = fadd i32 %area_42, i32 %scale_43" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3146 'fadd' 'area_43' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 3147 [1/2] (12.3ns)   --->   "%scale_44 = fmul i32 %hdist_44, i32 %hdist_44" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3147 'fmul' 'scale_44' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 3148 [3/4] (10.5ns)   --->   "%hdist_45 = fsub i32 %regions_5_1_load_5, i32 %regions_5_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3148 'fsub' 'hdist_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 3149 [1/2] (5.43ns)   --->   "%tmp_279 = fcmp_olt  i32 %regions_5_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3149 'fcmp' 'tmp_279' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 10.5>
ST_273 : Operation 3150 [4/4] (10.5ns)   --->   "%area_44 = fadd i32 %area_43, i32 %scale_44" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3150 'fadd' 'area_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 3151 [2/4] (10.5ns)   --->   "%hdist_45 = fsub i32 %regions_5_1_load_5, i32 %regions_5_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3151 'fsub' 'hdist_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 10.5>
ST_274 : Operation 3152 [3/4] (10.5ns)   --->   "%area_44 = fadd i32 %area_43, i32 %scale_44" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3152 'fadd' 'area_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 3153 [1/4] (10.5ns)   --->   "%hdist_45 = fsub i32 %regions_5_1_load_5, i32 %regions_5_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3153 'fsub' 'hdist_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 3154 [2/2] (3.25ns)   --->   "%regions_5_1_load_6 = load i9 %regions_5_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3154 'load' 'regions_5_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_274 : Operation 3155 [2/2] (3.25ns)   --->   "%regions_5_2_load_6 = load i9 %regions_5_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3155 'load' 'regions_5_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 275 <SV = 274> <Delay = 13.7>
ST_275 : Operation 3156 [2/4] (10.5ns)   --->   "%area_44 = fadd i32 %area_43, i32 %scale_44" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3156 'fadd' 'area_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 3157 [2/2] (12.3ns)   --->   "%scale_45 = fmul i32 %hdist_45, i32 %hdist_45" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3157 'fmul' 'scale_45' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 3158 [1/2] (3.25ns)   --->   "%regions_5_1_load_6 = load i9 %regions_5_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3158 'load' 'regions_5_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_275 : Operation 3159 [1/2] (3.25ns)   --->   "%regions_5_2_load_6 = load i9 %regions_5_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3159 'load' 'regions_5_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_275 : Operation 3160 [4/4] (10.5ns)   --->   "%hdist_46 = fsub i32 %regions_5_1_load_6, i32 %regions_5_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3160 'fsub' 'hdist_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 3161 [1/1] (0.00ns)   --->   "%bitcast_ln57_101 = bitcast i32 %regions_5_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3161 'bitcast' 'bitcast_ln57_101' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 3162 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_101, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3162 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 3163 [1/1] (0.00ns)   --->   "%trunc_ln57_101 = trunc i32 %bitcast_ln57_101" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3163 'trunc' 'trunc_ln57_101' <Predicate = true> <Delay = 0.00>
ST_275 : Operation 3164 [1/1] (1.55ns)   --->   "%icmp_ln57_202 = icmp_ne  i8 %tmp_282, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3164 'icmp' 'icmp_ln57_202' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 3165 [1/1] (2.44ns)   --->   "%icmp_ln57_203 = icmp_eq  i23 %trunc_ln57_101, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3165 'icmp' 'icmp_ln57_203' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 3166 [2/2] (5.43ns)   --->   "%tmp_283 = fcmp_olt  i32 %regions_5_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3166 'fcmp' 'tmp_283' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 12.3>
ST_276 : Operation 3167 [1/4] (10.5ns)   --->   "%area_44 = fadd i32 %area_43, i32 %scale_44" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3167 'fadd' 'area_44' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3168 [1/2] (12.3ns)   --->   "%scale_45 = fmul i32 %hdist_45, i32 %hdist_45" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3168 'fmul' 'scale_45' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_188)   --->   "%or_ln57_181 = or i1 %icmp_ln57_199, i1 %icmp_ln57_198" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3169 'or' 'or_ln57_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_188)   --->   "%and_ln57_182 = and i1 %or_ln57_181, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3170 'and' 'and_ln57_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_188)   --->   "%and_ln57_183 = and i1 %and_ln57_182, i1 %tmp_279" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3171 'and' 'and_ln57_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3172 [3/4] (10.5ns)   --->   "%hdist_46 = fsub i32 %regions_5_1_load_6, i32 %regions_5_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3172 'fsub' 'hdist_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_186)   --->   "%or_ln57_182 = or i1 %icmp_ln57_201, i1 %icmp_ln57_200" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3173 'or' 'or_ln57_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_186)   --->   "%and_ln57_184 = and i1 %or_ln57_182, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3174 'and' 'and_ln57_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_186)   --->   "%and_ln57_185 = and i1 %and_ln57_184, i1 %tmp_281" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3175 'and' 'and_ln57_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_187)   --->   "%or_ln57_183 = or i1 %icmp_ln57_203, i1 %icmp_ln57_202" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3176 'or' 'or_ln57_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_187)   --->   "%and_ln57_186 = and i1 %or_ln57_183, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3177 'and' 'and_ln57_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3178 [1/2] (5.43ns)   --->   "%tmp_283 = fcmp_olt  i32 %regions_5_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3178 'fcmp' 'tmp_283' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3179 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_187 = and i1 %and_ln57_186, i1 %tmp_283" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3179 'and' 'and_ln57_187' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3180 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_186 = or i1 %and_ln57_185, i1 %and_ln57_187" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3180 'or' 'or_ln57_186' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_188)   --->   "%or_ln57_187 = or i1 %and_ln57_183, i1 %and_ln57_181" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3181 'or' 'or_ln57_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 3182 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_188 = or i1 %or_ln57_187, i1 %or_ln57_186" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3182 'or' 'or_ln57_188' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 10.5>
ST_277 : Operation 3183 [4/4] (10.5ns)   --->   "%area_45 = fadd i32 %area_44, i32 %scale_45" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3183 'fadd' 'area_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 3184 [2/4] (10.5ns)   --->   "%hdist_46 = fsub i32 %regions_5_1_load_6, i32 %regions_5_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3184 'fsub' 'hdist_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 10.5>
ST_278 : Operation 3185 [3/4] (10.5ns)   --->   "%area_45 = fadd i32 %area_44, i32 %scale_45" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3185 'fadd' 'area_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 3186 [1/4] (10.5ns)   --->   "%hdist_46 = fsub i32 %regions_5_1_load_6, i32 %regions_5_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3186 'fsub' 'hdist_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 3187 [2/2] (3.25ns)   --->   "%regions_5_1_load_7 = load i9 %regions_5_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3187 'load' 'regions_5_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_278 : Operation 3188 [2/2] (3.25ns)   --->   "%regions_5_2_load_7 = load i9 %regions_5_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3188 'load' 'regions_5_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 279 <SV = 278> <Delay = 13.7>
ST_279 : Operation 3189 [2/4] (10.5ns)   --->   "%area_45 = fadd i32 %area_44, i32 %scale_45" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3189 'fadd' 'area_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 3190 [2/2] (12.3ns)   --->   "%scale_46 = fmul i32 %hdist_46, i32 %hdist_46" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3190 'fmul' 'scale_46' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 3191 [1/2] (3.25ns)   --->   "%regions_5_1_load_7 = load i9 %regions_5_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3191 'load' 'regions_5_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_279 : Operation 3192 [1/2] (3.25ns)   --->   "%regions_5_2_load_7 = load i9 %regions_5_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3192 'load' 'regions_5_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_279 : Operation 3193 [4/4] (10.5ns)   --->   "%hdist_47 = fsub i32 %regions_5_1_load_7, i32 %regions_5_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3193 'fsub' 'hdist_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 3194 [1/1] (0.00ns)   --->   "%bitcast_ln57_103 = bitcast i32 %regions_5_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3194 'bitcast' 'bitcast_ln57_103' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 3195 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_103, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3195 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 3196 [1/1] (0.00ns)   --->   "%trunc_ln57_103 = trunc i32 %bitcast_ln57_103" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3196 'trunc' 'trunc_ln57_103' <Predicate = true> <Delay = 0.00>
ST_279 : Operation 3197 [1/1] (1.55ns)   --->   "%icmp_ln57_206 = icmp_ne  i8 %tmp_286, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3197 'icmp' 'icmp_ln57_206' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 3198 [1/1] (2.44ns)   --->   "%icmp_ln57_207 = icmp_eq  i23 %trunc_ln57_103, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3198 'icmp' 'icmp_ln57_207' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 3199 [2/2] (5.43ns)   --->   "%tmp_287 = fcmp_olt  i32 %regions_5_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3199 'fcmp' 'tmp_287' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 12.3>
ST_280 : Operation 3200 [1/4] (10.5ns)   --->   "%area_45 = fadd i32 %area_44, i32 %scale_45" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3200 'fadd' 'area_45' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3201 [1/2] (12.3ns)   --->   "%scale_46 = fmul i32 %hdist_46, i32 %hdist_46" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3201 'fmul' 'scale_46' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3202 [3/4] (10.5ns)   --->   "%hdist_47 = fsub i32 %regions_5_1_load_7, i32 %regions_5_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3202 'fsub' 'hdist_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_198)   --->   "%or_ln57_184 = or i1 %icmp_ln57_205, i1 %icmp_ln57_204" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3203 'or' 'or_ln57_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_198)   --->   "%and_ln57_188 = and i1 %or_ln57_184, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3204 'and' 'and_ln57_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_198)   --->   "%and_ln57_189 = and i1 %and_ln57_188, i1 %tmp_285" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3205 'and' 'and_ln57_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_191)   --->   "%or_ln57_185 = or i1 %icmp_ln57_207, i1 %icmp_ln57_206" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3206 'or' 'or_ln57_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3207 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_191)   --->   "%and_ln57_190 = and i1 %or_ln57_185, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3207 'and' 'and_ln57_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3208 [1/2] (5.43ns)   --->   "%tmp_287 = fcmp_olt  i32 %regions_5_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3208 'fcmp' 'tmp_287' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3209 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_191 = and i1 %and_ln57_190, i1 %tmp_287" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3209 'and' 'and_ln57_191' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_200)   --->   "%or_ln57_192 = or i1 %or_ln57_191, i1 %or_ln57_188" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3210 'or' 'or_ln57_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_198)   --->   "%or_ln57_197 = or i1 %and_ln57_189, i1 %and_ln57_191" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3211 'or' 'or_ln57_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3212 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_198 = or i1 %or_ln57_197, i1 %or_ln57_196" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3212 'or' 'or_ln57_198' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_200)   --->   "%or_ln57_199 = or i1 %or_ln57_198, i1 %or_ln57_195" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3213 'or' 'or_ln57_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 3214 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_200 = or i1 %or_ln57_199, i1 %or_ln57_192" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3214 'or' 'or_ln57_200' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 10.5>
ST_281 : Operation 3215 [4/4] (10.5ns)   --->   "%area_46 = fadd i32 %area_45, i32 %scale_46" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3215 'fadd' 'area_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 3216 [2/4] (10.5ns)   --->   "%hdist_47 = fsub i32 %regions_5_1_load_7, i32 %regions_5_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3216 'fsub' 'hdist_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 10.5>
ST_282 : Operation 3217 [3/4] (10.5ns)   --->   "%area_46 = fadd i32 %area_45, i32 %scale_46" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3217 'fadd' 'area_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 3218 [1/4] (10.5ns)   --->   "%hdist_47 = fsub i32 %regions_5_1_load_7, i32 %regions_5_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3218 'fsub' 'hdist_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 12.3>
ST_283 : Operation 3219 [2/4] (10.5ns)   --->   "%area_46 = fadd i32 %area_45, i32 %scale_46" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3219 'fadd' 'area_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 3220 [2/2] (12.3ns)   --->   "%scale_47 = fmul i32 %hdist_47, i32 %hdist_47" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3220 'fmul' 'scale_47' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 12.3>
ST_284 : Operation 3221 [1/4] (10.5ns)   --->   "%area_46 = fadd i32 %area_45, i32 %scale_46" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3221 'fadd' 'area_46' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 3222 [1/2] (12.3ns)   --->   "%scale_47 = fmul i32 %hdist_47, i32 %hdist_47" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3222 'fmul' 'scale_47' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 10.5>
ST_285 : Operation 3223 [4/4] (10.5ns)   --->   "%area_47 = fadd i32 %area_46, i32 %scale_47" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3223 'fadd' 'area_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 10.5>
ST_286 : Operation 3224 [3/4] (10.5ns)   --->   "%area_47 = fadd i32 %area_46, i32 %scale_47" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3224 'fadd' 'area_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 10.5>
ST_287 : Operation 3225 [2/4] (10.5ns)   --->   "%area_47 = fadd i32 %area_46, i32 %scale_47" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3225 'fadd' 'area_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 10.5>
ST_288 : Operation 3226 [1/4] (10.5ns)   --->   "%area_47 = fadd i32 %area_46, i32 %scale_47" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3226 'fadd' 'area_47' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 14.0>
ST_289 : Operation 3227 [9/9] (14.0ns)   --->   "%tmp_score_4 = fdiv i32 1, i32 %area_47" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3227 'fdiv' 'tmp_score_4' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 14.0>
ST_290 : Operation 3228 [8/9] (14.0ns)   --->   "%tmp_score_4 = fdiv i32 1, i32 %area_47" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3228 'fdiv' 'tmp_score_4' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 14.0>
ST_291 : Operation 3229 [7/9] (14.0ns)   --->   "%tmp_score_4 = fdiv i32 1, i32 %area_47" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3229 'fdiv' 'tmp_score_4' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 14.0>
ST_292 : Operation 3230 [6/9] (14.0ns)   --->   "%tmp_score_4 = fdiv i32 1, i32 %area_47" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3230 'fdiv' 'tmp_score_4' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 14.0>
ST_293 : Operation 3231 [5/9] (14.0ns)   --->   "%tmp_score_4 = fdiv i32 1, i32 %area_47" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3231 'fdiv' 'tmp_score_4' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 14.0>
ST_294 : Operation 3232 [4/9] (14.0ns)   --->   "%tmp_score_4 = fdiv i32 1, i32 %area_47" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3232 'fdiv' 'tmp_score_4' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 14.0>
ST_295 : Operation 3233 [3/9] (14.0ns)   --->   "%tmp_score_4 = fdiv i32 1, i32 %area_47" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3233 'fdiv' 'tmp_score_4' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 14.0>
ST_296 : Operation 3234 [2/9] (14.0ns)   --->   "%tmp_score_4 = fdiv i32 1, i32 %area_47" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3234 'fdiv' 'tmp_score_4' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 14.0>
ST_297 : Operation 3235 [1/9] (14.0ns)   --->   "%tmp_score_4 = fdiv i32 1, i32 %area_47" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3235 'fdiv' 'tmp_score_4' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 5.43>
ST_298 : Operation 3236 [2/2] (5.43ns)   --->   "%tmp_291 = fcmp_ogt  i32 %tmp_score_4, i32 %score_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3236 'fcmp' 'tmp_291' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 7.43>
ST_299 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_4)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_4, i32 3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3237 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3238 [1/1] (0.00ns)   --->   "%bitcast_ln62_8 = bitcast i32 %tmp_score_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3238 'bitcast' 'bitcast_ln62_8' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3239 [1/1] (0.00ns)   --->   "%tmp_289 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_8, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3239 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3240 [1/1] (0.00ns)   --->   "%trunc_ln62_8 = trunc i32 %bitcast_ln62_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3240 'trunc' 'trunc_ln62_8' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3241 [1/1] (0.00ns)   --->   "%bitcast_ln62_9 = bitcast i32 %score_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3241 'bitcast' 'bitcast_ln62_9' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3242 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_9, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3242 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3243 [1/1] (0.00ns)   --->   "%trunc_ln62_9 = trunc i32 %bitcast_ln62_9" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3243 'trunc' 'trunc_ln62_9' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3244 [1/1] (1.55ns)   --->   "%icmp_ln62_16 = icmp_ne  i8 %tmp_289, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3244 'icmp' 'icmp_ln62_16' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3245 [1/1] (2.44ns)   --->   "%icmp_ln62_17 = icmp_eq  i23 %trunc_ln62_8, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3245 'icmp' 'icmp_ln62_17' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_4)   --->   "%or_ln62_23 = or i1 %icmp_ln62_17, i1 %icmp_ln62_16" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3246 'or' 'or_ln62_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3247 [1/1] (1.55ns)   --->   "%icmp_ln62_18 = icmp_ne  i8 %tmp_290, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3247 'icmp' 'icmp_ln62_18' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3248 [1/1] (2.44ns)   --->   "%icmp_ln62_19 = icmp_eq  i23 %trunc_ln62_9, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3248 'icmp' 'icmp_ln62_19' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_4)   --->   "%or_ln62_24 = or i1 %icmp_ln62_19, i1 %icmp_ln62_18" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3249 'or' 'or_ln62_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_4)   --->   "%and_ln62_8 = and i1 %or_ln62_23, i1 %or_ln62_24" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3250 'and' 'and_ln62_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3251 [1/2] (5.43ns)   --->   "%tmp_291 = fcmp_ogt  i32 %tmp_score_4, i32 %score_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3251 'fcmp' 'tmp_291' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_4)   --->   "%and_ln62_9 = and i1 %and_ln62_8, i1 %tmp_291" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3252 'and' 'and_ln62_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3253 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_4 = or i1 %tmp_288, i1 %and_ln62_9" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3253 'or' 'or_ln62_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node score_8)   --->   "%select_ln62_7 = select i1 %or_ln62_4, i32 %tmp_score_4, i32 %score_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3254 'select' 'select_ln62_7' <Predicate = (!or_ln57_200)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%select_ln62_8 = select i1 %or_ln62_4, i3 5, i3 %trunc_ln35_1" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3255 'select' 'select_ln62_8' <Predicate = (!or_ln57_200)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 3256 [1/1] (0.00ns) (grouped into LUT with out node idx_5)   --->   "%zext_ln62_4 = zext i3 %select_ln62_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3256 'zext' 'zext_ln62_4' <Predicate = (!or_ln57_200)> <Delay = 0.00>
ST_299 : Operation 3257 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_8 = select i1 %or_ln57_200, i32 %score_7, i32 %select_ln62_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3257 'select' 'score_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 3258 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_5 = select i1 %or_ln57_200, i4 %idx_4, i4 %zext_ln62_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3258 'select' 'idx_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_299 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i4 %idx_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 3259 'sext' 'sext_ln35_6' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3260 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i4 %idx_5" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 3260 'trunc' 'trunc_ln35_2' <Predicate = true> <Delay = 0.00>
ST_299 : Operation 3261 [1/1] (1.55ns)   --->   "%icmp_ln1077_6 = icmp_slt  i8 %n_regions_read, i8 7"   --->   Operation 3261 'icmp' 'icmp_ln1077_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 3262 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_6, void %for.body4.6.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 3262 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_299 : Operation 3263 [2/2] (3.25ns)   --->   "%regions_6_1_load = load i9 %regions_6_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3263 'load' 'regions_6_1_load' <Predicate = (!icmp_ln1077_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_299 : Operation 3264 [2/2] (3.25ns)   --->   "%regions_6_2_load = load i9 %regions_6_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3264 'load' 'regions_6_2_load' <Predicate = (!icmp_ln1077_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_299 : Operation 3265 [2/2] (3.25ns)   --->   "%regions_6_0_load = load i9 %regions_6_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3265 'load' 'regions_6_0_load' <Predicate = (!icmp_ln1077_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_299 : Operation 3266 [2/2] (3.25ns)   --->   "%regions_6_0_load_1 = load i9 %regions_6_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3266 'load' 'regions_6_0_load_1' <Predicate = (!icmp_ln1077_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 300 <SV = 299> <Delay = 13.7>
ST_300 : Operation 3267 [1/2] (3.25ns)   --->   "%regions_6_1_load = load i9 %regions_6_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3267 'load' 'regions_6_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_300 : Operation 3268 [1/2] (3.25ns)   --->   "%regions_6_2_load = load i9 %regions_6_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3268 'load' 'regions_6_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_300 : Operation 3269 [4/4] (10.5ns)   --->   "%hdist_48 = fsub i32 %regions_6_1_load, i32 %regions_6_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3269 'fsub' 'hdist_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3270 [1/2] (3.25ns)   --->   "%regions_6_0_load = load i9 %regions_6_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3270 'load' 'regions_6_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_300 : Operation 3271 [1/1] (0.00ns)   --->   "%bitcast_ln57_104 = bitcast i32 %regions_6_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3271 'bitcast' 'bitcast_ln57_104' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3272 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_104, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3272 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3273 [1/1] (0.00ns)   --->   "%trunc_ln57_104 = trunc i32 %bitcast_ln57_104" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3273 'trunc' 'trunc_ln57_104' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3274 [1/1] (1.55ns)   --->   "%icmp_ln57_208 = icmp_ne  i8 %tmp_292, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3274 'icmp' 'icmp_ln57_208' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3275 [1/1] (2.44ns)   --->   "%icmp_ln57_209 = icmp_eq  i23 %trunc_ln57_104, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3275 'icmp' 'icmp_ln57_209' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3276 [2/2] (5.43ns)   --->   "%tmp_293 = fcmp_ogt  i32 %regions_6_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3276 'fcmp' 'tmp_293' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3277 [1/1] (0.00ns)   --->   "%bitcast_ln57_105 = bitcast i32 %regions_6_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3277 'bitcast' 'bitcast_ln57_105' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3278 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_105, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3278 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3279 [1/1] (0.00ns)   --->   "%trunc_ln57_105 = trunc i32 %bitcast_ln57_105" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3279 'trunc' 'trunc_ln57_105' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3280 [1/1] (1.55ns)   --->   "%icmp_ln57_210 = icmp_ne  i8 %tmp_294, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3280 'icmp' 'icmp_ln57_210' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3281 [1/1] (2.44ns)   --->   "%icmp_ln57_211 = icmp_eq  i23 %trunc_ln57_105, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3281 'icmp' 'icmp_ln57_211' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3282 [2/2] (5.43ns)   --->   "%tmp_295 = fcmp_olt  i32 %regions_6_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3282 'fcmp' 'tmp_295' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3283 [1/2] (3.25ns)   --->   "%regions_6_0_load_1 = load i9 %regions_6_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3283 'load' 'regions_6_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_300 : Operation 3284 [1/1] (0.00ns)   --->   "%bitcast_ln57_106 = bitcast i32 %regions_6_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3284 'bitcast' 'bitcast_ln57_106' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3285 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_106, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3285 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3286 [1/1] (0.00ns)   --->   "%trunc_ln57_106 = trunc i32 %bitcast_ln57_106" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3286 'trunc' 'trunc_ln57_106' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 3287 [1/1] (1.55ns)   --->   "%icmp_ln57_212 = icmp_ne  i8 %tmp_296, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3287 'icmp' 'icmp_ln57_212' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3288 [1/1] (2.44ns)   --->   "%icmp_ln57_213 = icmp_eq  i23 %trunc_ln57_106, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3288 'icmp' 'icmp_ln57_213' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3289 [2/2] (5.43ns)   --->   "%tmp_297 = fcmp_ogt  i32 %regions_6_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3289 'fcmp' 'tmp_297' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 3290 [2/2] (3.25ns)   --->   "%regions_6_0_load_2 = load i9 %regions_6_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3290 'load' 'regions_6_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_300 : Operation 3291 [2/2] (3.25ns)   --->   "%regions_6_0_load_3 = load i9 %regions_6_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3291 'load' 'regions_6_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 301 <SV = 300> <Delay = 10.5>
ST_301 : Operation 3292 [3/4] (10.5ns)   --->   "%hdist_48 = fsub i32 %regions_6_1_load, i32 %regions_6_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3292 'fsub' 'hdist_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_193)   --->   "%or_ln57_201 = or i1 %icmp_ln57_209, i1 %icmp_ln57_208" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3293 'or' 'or_ln57_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_193)   --->   "%and_ln57_192 = and i1 %or_ln57_201, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3294 'and' 'and_ln57_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3295 [1/2] (5.43ns)   --->   "%tmp_293 = fcmp_ogt  i32 %regions_6_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3295 'fcmp' 'tmp_293' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3296 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_193 = and i1 %and_ln57_192, i1 %tmp_293" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3296 'and' 'and_ln57_193' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_195)   --->   "%or_ln57_202 = or i1 %icmp_ln57_211, i1 %icmp_ln57_210" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3297 'or' 'or_ln57_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_195)   --->   "%and_ln57_194 = and i1 %or_ln57_202, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3298 'and' 'and_ln57_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3299 [1/2] (5.43ns)   --->   "%tmp_295 = fcmp_olt  i32 %regions_6_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3299 'fcmp' 'tmp_295' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3300 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_195 = and i1 %and_ln57_194, i1 %tmp_295" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3300 'and' 'and_ln57_195' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_224)   --->   "%or_ln57_203 = or i1 %icmp_ln57_213, i1 %icmp_ln57_212" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3301 'or' 'or_ln57_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_224)   --->   "%and_ln57_196 = and i1 %or_ln57_203, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3302 'and' 'and_ln57_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3303 [1/2] (5.43ns)   --->   "%tmp_297 = fcmp_ogt  i32 %regions_6_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3303 'fcmp' 'tmp_297' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_224)   --->   "%and_ln57_197 = and i1 %and_ln57_196, i1 %tmp_297" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3304 'and' 'and_ln57_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3305 [1/2] (3.25ns)   --->   "%regions_6_0_load_2 = load i9 %regions_6_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3305 'load' 'regions_6_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_301 : Operation 3306 [1/1] (0.00ns)   --->   "%bitcast_ln57_108 = bitcast i32 %regions_6_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3306 'bitcast' 'bitcast_ln57_108' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3307 [1/1] (0.00ns)   --->   "%tmp_300 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_108, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3307 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3308 [1/1] (0.00ns)   --->   "%trunc_ln57_108 = trunc i32 %bitcast_ln57_108" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3308 'trunc' 'trunc_ln57_108' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3309 [1/1] (1.55ns)   --->   "%icmp_ln57_216 = icmp_ne  i8 %tmp_300, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3309 'icmp' 'icmp_ln57_216' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3310 [1/1] (2.44ns)   --->   "%icmp_ln57_217 = icmp_eq  i23 %trunc_ln57_108, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3310 'icmp' 'icmp_ln57_217' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3311 [2/2] (5.43ns)   --->   "%tmp_301 = fcmp_ogt  i32 %regions_6_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3311 'fcmp' 'tmp_301' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3312 [1/2] (3.25ns)   --->   "%regions_6_0_load_3 = load i9 %regions_6_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3312 'load' 'regions_6_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_301 : Operation 3313 [1/1] (0.00ns)   --->   "%bitcast_ln57_110 = bitcast i32 %regions_6_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3313 'bitcast' 'bitcast_ln57_110' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3314 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_110, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3314 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3315 [1/1] (0.00ns)   --->   "%trunc_ln57_110 = trunc i32 %bitcast_ln57_110" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3315 'trunc' 'trunc_ln57_110' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 3316 [1/1] (1.55ns)   --->   "%icmp_ln57_220 = icmp_ne  i8 %tmp_304, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3316 'icmp' 'icmp_ln57_220' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3317 [1/1] (2.44ns)   --->   "%icmp_ln57_221 = icmp_eq  i23 %trunc_ln57_110, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3317 'icmp' 'icmp_ln57_221' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3318 [2/2] (5.43ns)   --->   "%tmp_305 = fcmp_ogt  i32 %regions_6_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3318 'fcmp' 'tmp_305' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 3319 [2/2] (3.25ns)   --->   "%regions_6_0_load_4 = load i9 %regions_6_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3319 'load' 'regions_6_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_301 : Operation 3320 [2/2] (3.25ns)   --->   "%regions_6_0_load_5 = load i9 %regions_6_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3320 'load' 'regions_6_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_301 : Operation 3321 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_224 = or i1 %and_ln57_197, i1 %and_ln57_193" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3321 'or' 'or_ln57_224' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 10.5>
ST_302 : Operation 3322 [2/4] (10.5ns)   --->   "%hdist_48 = fsub i32 %regions_6_1_load, i32 %regions_6_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3322 'fsub' 'hdist_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3323 [1/2] (5.43ns)   --->   "%tmp_301 = fcmp_ogt  i32 %regions_6_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3323 'fcmp' 'tmp_301' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3324 [1/2] (5.43ns)   --->   "%tmp_305 = fcmp_ogt  i32 %regions_6_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3324 'fcmp' 'tmp_305' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3325 [1/2] (3.25ns)   --->   "%regions_6_0_load_4 = load i9 %regions_6_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3325 'load' 'regions_6_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_302 : Operation 3326 [1/1] (0.00ns)   --->   "%bitcast_ln57_112 = bitcast i32 %regions_6_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3326 'bitcast' 'bitcast_ln57_112' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3327 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_112, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3327 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3328 [1/1] (0.00ns)   --->   "%trunc_ln57_112 = trunc i32 %bitcast_ln57_112" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3328 'trunc' 'trunc_ln57_112' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3329 [1/1] (1.55ns)   --->   "%icmp_ln57_224 = icmp_ne  i8 %tmp_308, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3329 'icmp' 'icmp_ln57_224' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3330 [1/1] (2.44ns)   --->   "%icmp_ln57_225 = icmp_eq  i23 %trunc_ln57_112, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3330 'icmp' 'icmp_ln57_225' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3331 [2/2] (5.43ns)   --->   "%tmp_309 = fcmp_ogt  i32 %regions_6_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3331 'fcmp' 'tmp_309' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3332 [1/2] (3.25ns)   --->   "%regions_6_0_load_5 = load i9 %regions_6_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3332 'load' 'regions_6_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_302 : Operation 3333 [1/1] (0.00ns)   --->   "%bitcast_ln57_114 = bitcast i32 %regions_6_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3333 'bitcast' 'bitcast_ln57_114' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3334 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_114, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3334 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3335 [1/1] (0.00ns)   --->   "%trunc_ln57_114 = trunc i32 %bitcast_ln57_114" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3335 'trunc' 'trunc_ln57_114' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 3336 [1/1] (1.55ns)   --->   "%icmp_ln57_228 = icmp_ne  i8 %tmp_312, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3336 'icmp' 'icmp_ln57_228' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3337 [1/1] (2.44ns)   --->   "%icmp_ln57_229 = icmp_eq  i23 %trunc_ln57_114, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3337 'icmp' 'icmp_ln57_229' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3338 [2/2] (5.43ns)   --->   "%tmp_313 = fcmp_ogt  i32 %regions_6_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3338 'fcmp' 'tmp_313' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 3339 [2/2] (3.25ns)   --->   "%regions_6_0_load_6 = load i9 %regions_6_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3339 'load' 'regions_6_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_302 : Operation 3340 [2/2] (3.25ns)   --->   "%regions_6_0_load_7 = load i9 %regions_6_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3340 'load' 'regions_6_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 303 <SV = 302> <Delay = 10.5>
ST_303 : Operation 3341 [1/4] (10.5ns)   --->   "%hdist_48 = fsub i32 %regions_6_1_load, i32 %regions_6_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3341 'fsub' 'hdist_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3342 [2/2] (3.25ns)   --->   "%regions_6_1_load_1 = load i9 %regions_6_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3342 'load' 'regions_6_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_303 : Operation 3343 [2/2] (3.25ns)   --->   "%regions_6_2_load_1 = load i9 %regions_6_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3343 'load' 'regions_6_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_303 : Operation 3344 [1/2] (5.43ns)   --->   "%tmp_309 = fcmp_ogt  i32 %regions_6_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3344 'fcmp' 'tmp_309' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3345 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_213)   --->   "%or_ln57_211 = or i1 %icmp_ln57_229, i1 %icmp_ln57_228" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3345 'or' 'or_ln57_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_213)   --->   "%and_ln57_212 = and i1 %or_ln57_211, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3346 'and' 'and_ln57_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3347 [1/2] (5.43ns)   --->   "%tmp_313 = fcmp_ogt  i32 %regions_6_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3347 'fcmp' 'tmp_313' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3348 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_213 = and i1 %and_ln57_212, i1 %tmp_313" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3348 'and' 'and_ln57_213' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3349 [1/2] (3.25ns)   --->   "%regions_6_0_load_6 = load i9 %regions_6_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3349 'load' 'regions_6_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_303 : Operation 3350 [1/1] (0.00ns)   --->   "%bitcast_ln57_116 = bitcast i32 %regions_6_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3350 'bitcast' 'bitcast_ln57_116' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3351 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_116, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3351 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3352 [1/1] (0.00ns)   --->   "%trunc_ln57_116 = trunc i32 %bitcast_ln57_116" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3352 'trunc' 'trunc_ln57_116' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3353 [1/1] (1.55ns)   --->   "%icmp_ln57_232 = icmp_ne  i8 %tmp_316, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3353 'icmp' 'icmp_ln57_232' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3354 [1/1] (2.44ns)   --->   "%icmp_ln57_233 = icmp_eq  i23 %trunc_ln57_116, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3354 'icmp' 'icmp_ln57_233' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3355 [2/2] (5.43ns)   --->   "%tmp_317 = fcmp_ogt  i32 %regions_6_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3355 'fcmp' 'tmp_317' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3356 [1/2] (3.25ns)   --->   "%regions_6_0_load_7 = load i9 %regions_6_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3356 'load' 'regions_6_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_303 : Operation 3357 [1/1] (0.00ns)   --->   "%bitcast_ln57_118 = bitcast i32 %regions_6_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3357 'bitcast' 'bitcast_ln57_118' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3358 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_118, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3358 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3359 [1/1] (0.00ns)   --->   "%trunc_ln57_118 = trunc i32 %bitcast_ln57_118" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3359 'trunc' 'trunc_ln57_118' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 3360 [1/1] (1.55ns)   --->   "%icmp_ln57_236 = icmp_ne  i8 %tmp_320, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3360 'icmp' 'icmp_ln57_236' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3361 [1/1] (2.44ns)   --->   "%icmp_ln57_237 = icmp_eq  i23 %trunc_ln57_118, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3361 'icmp' 'icmp_ln57_237' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 3362 [2/2] (5.43ns)   --->   "%tmp_321 = fcmp_ogt  i32 %regions_6_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3362 'fcmp' 'tmp_321' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 13.7>
ST_304 : Operation 3363 [2/2] (12.3ns)   --->   "%scale_48 = fmul i32 %hdist_48, i32 %hdist_48" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3363 'fmul' 'scale_48' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3364 [1/2] (3.25ns)   --->   "%regions_6_1_load_1 = load i9 %regions_6_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3364 'load' 'regions_6_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_304 : Operation 3365 [1/2] (3.25ns)   --->   "%regions_6_2_load_1 = load i9 %regions_6_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3365 'load' 'regions_6_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_304 : Operation 3366 [4/4] (10.5ns)   --->   "%hdist_49 = fsub i32 %regions_6_1_load_1, i32 %regions_6_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3366 'fsub' 'hdist_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3367 [1/1] (0.00ns)   --->   "%bitcast_ln57_107 = bitcast i32 %regions_6_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3367 'bitcast' 'bitcast_ln57_107' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3368 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_107, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3368 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3369 [1/1] (0.00ns)   --->   "%trunc_ln57_107 = trunc i32 %bitcast_ln57_107" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3369 'trunc' 'trunc_ln57_107' <Predicate = true> <Delay = 0.00>
ST_304 : Operation 3370 [1/1] (1.55ns)   --->   "%icmp_ln57_214 = icmp_ne  i8 %tmp_298, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3370 'icmp' 'icmp_ln57_214' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3371 [1/1] (2.44ns)   --->   "%icmp_ln57_215 = icmp_eq  i23 %trunc_ln57_107, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3371 'icmp' 'icmp_ln57_215' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3372 [2/2] (5.43ns)   --->   "%tmp_299 = fcmp_olt  i32 %regions_6_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3372 'fcmp' 'tmp_299' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3373 [1/2] (5.43ns)   --->   "%tmp_317 = fcmp_ogt  i32 %regions_6_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3373 'fcmp' 'tmp_317' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 3374 [1/2] (5.43ns)   --->   "%tmp_321 = fcmp_ogt  i32 %regions_6_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3374 'fcmp' 'tmp_321' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 12.3>
ST_305 : Operation 3375 [1/2] (12.3ns)   --->   "%scale_48 = fmul i32 %hdist_48, i32 %hdist_48" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3375 'fmul' 'scale_48' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3376 [3/4] (10.5ns)   --->   "%hdist_49 = fsub i32 %regions_6_1_load_1, i32 %regions_6_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3376 'fsub' 'hdist_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3377 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_199)   --->   "%or_ln57_204 = or i1 %icmp_ln57_215, i1 %icmp_ln57_214" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3377 'or' 'or_ln57_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_199)   --->   "%and_ln57_198 = and i1 %or_ln57_204, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3378 'and' 'and_ln57_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3379 [1/2] (5.43ns)   --->   "%tmp_299 = fcmp_olt  i32 %regions_6_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3379 'fcmp' 'tmp_299' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3380 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_199 = and i1 %and_ln57_198, i1 %tmp_299" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3380 'and' 'and_ln57_199' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_226)   --->   "%or_ln57_205 = or i1 %icmp_ln57_217, i1 %icmp_ln57_216" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3381 'or' 'or_ln57_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_226)   --->   "%and_ln57_200 = and i1 %or_ln57_205, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3382 'and' 'and_ln57_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_226)   --->   "%and_ln57_201 = and i1 %and_ln57_200, i1 %tmp_301" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3383 'and' 'and_ln57_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3384 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_226)   --->   "%or_ln57_225 = or i1 %and_ln57_201, i1 %and_ln57_199" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3384 'or' 'or_ln57_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 3385 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_226 = or i1 %or_ln57_225, i1 %or_ln57_224" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3385 'or' 'or_ln57_226' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 10.5>
ST_306 : Operation 3386 [4/4] (10.5ns)   --->   "%area_48 = fadd i32 %scale_48, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3386 'fadd' 'area_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 3387 [2/4] (10.5ns)   --->   "%hdist_49 = fsub i32 %regions_6_1_load_1, i32 %regions_6_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3387 'fsub' 'hdist_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 10.5>
ST_307 : Operation 3388 [3/4] (10.5ns)   --->   "%area_48 = fadd i32 %scale_48, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3388 'fadd' 'area_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 3389 [1/4] (10.5ns)   --->   "%hdist_49 = fsub i32 %regions_6_1_load_1, i32 %regions_6_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3389 'fsub' 'hdist_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 3390 [2/2] (3.25ns)   --->   "%regions_6_1_load_2 = load i9 %regions_6_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3390 'load' 'regions_6_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_307 : Operation 3391 [2/2] (3.25ns)   --->   "%regions_6_2_load_2 = load i9 %regions_6_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3391 'load' 'regions_6_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 308 <SV = 307> <Delay = 13.7>
ST_308 : Operation 3392 [2/4] (10.5ns)   --->   "%area_48 = fadd i32 %scale_48, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3392 'fadd' 'area_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3393 [2/2] (12.3ns)   --->   "%scale_49 = fmul i32 %hdist_49, i32 %hdist_49" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3393 'fmul' 'scale_49' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3394 [1/2] (3.25ns)   --->   "%regions_6_1_load_2 = load i9 %regions_6_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3394 'load' 'regions_6_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_308 : Operation 3395 [1/2] (3.25ns)   --->   "%regions_6_2_load_2 = load i9 %regions_6_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3395 'load' 'regions_6_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_308 : Operation 3396 [4/4] (10.5ns)   --->   "%hdist_50 = fsub i32 %regions_6_1_load_2, i32 %regions_6_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3396 'fsub' 'hdist_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3397 [1/1] (0.00ns)   --->   "%bitcast_ln57_109 = bitcast i32 %regions_6_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3397 'bitcast' 'bitcast_ln57_109' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3398 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_109, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3398 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3399 [1/1] (0.00ns)   --->   "%trunc_ln57_109 = trunc i32 %bitcast_ln57_109" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3399 'trunc' 'trunc_ln57_109' <Predicate = true> <Delay = 0.00>
ST_308 : Operation 3400 [1/1] (1.55ns)   --->   "%icmp_ln57_218 = icmp_ne  i8 %tmp_302, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3400 'icmp' 'icmp_ln57_218' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3401 [1/1] (2.44ns)   --->   "%icmp_ln57_219 = icmp_eq  i23 %trunc_ln57_109, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3401 'icmp' 'icmp_ln57_219' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 3402 [2/2] (5.43ns)   --->   "%tmp_303 = fcmp_olt  i32 %regions_6_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3402 'fcmp' 'tmp_303' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 12.3>
ST_309 : Operation 3403 [1/4] (10.5ns)   --->   "%area_48 = fadd i32 %scale_48, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3403 'fadd' 'area_48' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3404 [1/2] (12.3ns)   --->   "%scale_49 = fmul i32 %hdist_49, i32 %hdist_49" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3404 'fmul' 'scale_49' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3405 [3/4] (10.5ns)   --->   "%hdist_50 = fsub i32 %regions_6_1_load_2, i32 %regions_6_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3405 'fsub' 'hdist_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_203)   --->   "%or_ln57_206 = or i1 %icmp_ln57_219, i1 %icmp_ln57_218" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3406 'or' 'or_ln57_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3407 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_203)   --->   "%and_ln57_202 = and i1 %or_ln57_206, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3407 'and' 'and_ln57_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3408 [1/2] (5.43ns)   --->   "%tmp_303 = fcmp_olt  i32 %regions_6_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3408 'fcmp' 'tmp_303' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3409 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_203 = and i1 %and_ln57_202, i1 %tmp_303" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3409 'and' 'and_ln57_203' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_227)   --->   "%or_ln57_207 = or i1 %icmp_ln57_221, i1 %icmp_ln57_220" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3410 'or' 'or_ln57_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_227)   --->   "%and_ln57_204 = and i1 %or_ln57_207, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3411 'and' 'and_ln57_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3412 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_227)   --->   "%and_ln57_205 = and i1 %and_ln57_204, i1 %tmp_305" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3412 'and' 'and_ln57_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 3413 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_227 = or i1 %and_ln57_205, i1 %and_ln57_203" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3413 'or' 'or_ln57_227' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 10.5>
ST_310 : Operation 3414 [4/4] (10.5ns)   --->   "%area_49 = fadd i32 %area_48, i32 %scale_49" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3414 'fadd' 'area_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 3415 [2/4] (10.5ns)   --->   "%hdist_50 = fsub i32 %regions_6_1_load_2, i32 %regions_6_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3415 'fsub' 'hdist_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 10.5>
ST_311 : Operation 3416 [3/4] (10.5ns)   --->   "%area_49 = fadd i32 %area_48, i32 %scale_49" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3416 'fadd' 'area_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 3417 [1/4] (10.5ns)   --->   "%hdist_50 = fsub i32 %regions_6_1_load_2, i32 %regions_6_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3417 'fsub' 'hdist_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 3418 [2/2] (3.25ns)   --->   "%regions_6_1_load_3 = load i9 %regions_6_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3418 'load' 'regions_6_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_311 : Operation 3419 [2/2] (3.25ns)   --->   "%regions_6_2_load_3 = load i9 %regions_6_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3419 'load' 'regions_6_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 312 <SV = 311> <Delay = 13.7>
ST_312 : Operation 3420 [2/4] (10.5ns)   --->   "%area_49 = fadd i32 %area_48, i32 %scale_49" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3420 'fadd' 'area_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3421 [2/2] (12.3ns)   --->   "%scale_50 = fmul i32 %hdist_50, i32 %hdist_50" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3421 'fmul' 'scale_50' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3422 [1/2] (3.25ns)   --->   "%regions_6_1_load_3 = load i9 %regions_6_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3422 'load' 'regions_6_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_312 : Operation 3423 [1/2] (3.25ns)   --->   "%regions_6_2_load_3 = load i9 %regions_6_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3423 'load' 'regions_6_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_312 : Operation 3424 [4/4] (10.5ns)   --->   "%hdist_51 = fsub i32 %regions_6_1_load_3, i32 %regions_6_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3424 'fsub' 'hdist_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3425 [1/1] (0.00ns)   --->   "%bitcast_ln57_111 = bitcast i32 %regions_6_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3425 'bitcast' 'bitcast_ln57_111' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3426 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_111, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3426 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3427 [1/1] (0.00ns)   --->   "%trunc_ln57_111 = trunc i32 %bitcast_ln57_111" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3427 'trunc' 'trunc_ln57_111' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 3428 [1/1] (1.55ns)   --->   "%icmp_ln57_222 = icmp_ne  i8 %tmp_306, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3428 'icmp' 'icmp_ln57_222' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3429 [1/1] (2.44ns)   --->   "%icmp_ln57_223 = icmp_eq  i23 %trunc_ln57_111, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3429 'icmp' 'icmp_ln57_223' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 3430 [2/2] (5.43ns)   --->   "%tmp_307 = fcmp_olt  i32 %regions_6_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3430 'fcmp' 'tmp_307' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 12.3>
ST_313 : Operation 3431 [1/4] (10.5ns)   --->   "%area_49 = fadd i32 %area_48, i32 %scale_49" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3431 'fadd' 'area_49' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 3432 [1/2] (12.3ns)   --->   "%scale_50 = fmul i32 %hdist_50, i32 %hdist_50" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3432 'fmul' 'scale_50' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 3433 [3/4] (10.5ns)   --->   "%hdist_51 = fsub i32 %regions_6_1_load_3, i32 %regions_6_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3433 'fsub' 'hdist_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 3434 [1/2] (5.43ns)   --->   "%tmp_307 = fcmp_olt  i32 %regions_6_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3434 'fcmp' 'tmp_307' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 10.5>
ST_314 : Operation 3435 [4/4] (10.5ns)   --->   "%area_50 = fadd i32 %area_49, i32 %scale_50" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3435 'fadd' 'area_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 3436 [2/4] (10.5ns)   --->   "%hdist_51 = fsub i32 %regions_6_1_load_3, i32 %regions_6_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3436 'fsub' 'hdist_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 10.5>
ST_315 : Operation 3437 [3/4] (10.5ns)   --->   "%area_50 = fadd i32 %area_49, i32 %scale_50" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3437 'fadd' 'area_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 3438 [1/4] (10.5ns)   --->   "%hdist_51 = fsub i32 %regions_6_1_load_3, i32 %regions_6_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3438 'fsub' 'hdist_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 3439 [2/2] (3.25ns)   --->   "%regions_6_1_load_4 = load i9 %regions_6_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3439 'load' 'regions_6_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_315 : Operation 3440 [2/2] (3.25ns)   --->   "%regions_6_2_load_4 = load i9 %regions_6_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3440 'load' 'regions_6_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 316 <SV = 315> <Delay = 13.7>
ST_316 : Operation 3441 [2/4] (10.5ns)   --->   "%area_50 = fadd i32 %area_49, i32 %scale_50" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3441 'fadd' 'area_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 3442 [2/2] (12.3ns)   --->   "%scale_51 = fmul i32 %hdist_51, i32 %hdist_51" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3442 'fmul' 'scale_51' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 3443 [1/2] (3.25ns)   --->   "%regions_6_1_load_4 = load i9 %regions_6_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3443 'load' 'regions_6_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_316 : Operation 3444 [1/2] (3.25ns)   --->   "%regions_6_2_load_4 = load i9 %regions_6_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3444 'load' 'regions_6_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_316 : Operation 3445 [4/4] (10.5ns)   --->   "%hdist_52 = fsub i32 %regions_6_1_load_4, i32 %regions_6_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3445 'fsub' 'hdist_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 3446 [1/1] (0.00ns)   --->   "%bitcast_ln57_113 = bitcast i32 %regions_6_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3446 'bitcast' 'bitcast_ln57_113' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3447 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_113, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3447 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3448 [1/1] (0.00ns)   --->   "%trunc_ln57_113 = trunc i32 %bitcast_ln57_113" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3448 'trunc' 'trunc_ln57_113' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 3449 [1/1] (1.55ns)   --->   "%icmp_ln57_226 = icmp_ne  i8 %tmp_310, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3449 'icmp' 'icmp_ln57_226' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 3450 [1/1] (2.44ns)   --->   "%icmp_ln57_227 = icmp_eq  i23 %trunc_ln57_113, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3450 'icmp' 'icmp_ln57_227' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 3451 [2/2] (5.43ns)   --->   "%tmp_311 = fcmp_olt  i32 %regions_6_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3451 'fcmp' 'tmp_311' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 12.3>
ST_317 : Operation 3452 [1/4] (10.5ns)   --->   "%area_50 = fadd i32 %area_49, i32 %scale_50" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3452 'fadd' 'area_50' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3453 [1/2] (12.3ns)   --->   "%scale_51 = fmul i32 %hdist_51, i32 %hdist_51" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3453 'fmul' 'scale_51' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_220)   --->   "%or_ln57_208 = or i1 %icmp_ln57_223, i1 %icmp_ln57_222" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3454 'or' 'or_ln57_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_220)   --->   "%and_ln57_206 = and i1 %or_ln57_208, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3455 'and' 'and_ln57_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_220)   --->   "%and_ln57_207 = and i1 %and_ln57_206, i1 %tmp_307" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3456 'and' 'and_ln57_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3457 [3/4] (10.5ns)   --->   "%hdist_52 = fsub i32 %regions_6_1_load_4, i32 %regions_6_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3457 'fsub' 'hdist_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_222)   --->   "%or_ln57_209 = or i1 %icmp_ln57_225, i1 %icmp_ln57_224" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3458 'or' 'or_ln57_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_222)   --->   "%and_ln57_208 = and i1 %or_ln57_209, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3459 'and' 'and_ln57_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_222)   --->   "%and_ln57_209 = and i1 %and_ln57_208, i1 %tmp_309" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3460 'and' 'and_ln57_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_211)   --->   "%or_ln57_210 = or i1 %icmp_ln57_227, i1 %icmp_ln57_226" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3461 'or' 'or_ln57_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_211)   --->   "%and_ln57_210 = and i1 %or_ln57_210, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3462 'and' 'and_ln57_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3463 [1/2] (5.43ns)   --->   "%tmp_311 = fcmp_olt  i32 %regions_6_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3463 'fcmp' 'tmp_311' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3464 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_211 = and i1 %and_ln57_210, i1 %tmp_311" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3464 'and' 'and_ln57_211' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3465 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_220 = or i1 %and_ln57_207, i1 %and_ln57_211" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3465 'or' 'or_ln57_220' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_222)   --->   "%or_ln57_221 = or i1 %and_ln57_209, i1 %and_ln57_195" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3466 'or' 'or_ln57_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 3467 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_222 = or i1 %or_ln57_221, i1 %or_ln57_220" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3467 'or' 'or_ln57_222' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 10.5>
ST_318 : Operation 3468 [4/4] (10.5ns)   --->   "%area_51 = fadd i32 %area_50, i32 %scale_51" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3468 'fadd' 'area_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 3469 [2/4] (10.5ns)   --->   "%hdist_52 = fsub i32 %regions_6_1_load_4, i32 %regions_6_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3469 'fsub' 'hdist_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 10.5>
ST_319 : Operation 3470 [3/4] (10.5ns)   --->   "%area_51 = fadd i32 %area_50, i32 %scale_51" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3470 'fadd' 'area_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 3471 [1/4] (10.5ns)   --->   "%hdist_52 = fsub i32 %regions_6_1_load_4, i32 %regions_6_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3471 'fsub' 'hdist_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 3472 [2/2] (3.25ns)   --->   "%regions_6_1_load_5 = load i9 %regions_6_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3472 'load' 'regions_6_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_319 : Operation 3473 [2/2] (3.25ns)   --->   "%regions_6_2_load_5 = load i9 %regions_6_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3473 'load' 'regions_6_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 320 <SV = 319> <Delay = 13.7>
ST_320 : Operation 3474 [2/4] (10.5ns)   --->   "%area_51 = fadd i32 %area_50, i32 %scale_51" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3474 'fadd' 'area_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 3475 [2/2] (12.3ns)   --->   "%scale_52 = fmul i32 %hdist_52, i32 %hdist_52" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3475 'fmul' 'scale_52' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 3476 [1/2] (3.25ns)   --->   "%regions_6_1_load_5 = load i9 %regions_6_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3476 'load' 'regions_6_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_320 : Operation 3477 [1/2] (3.25ns)   --->   "%regions_6_2_load_5 = load i9 %regions_6_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3477 'load' 'regions_6_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_320 : Operation 3478 [4/4] (10.5ns)   --->   "%hdist_53 = fsub i32 %regions_6_1_load_5, i32 %regions_6_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3478 'fsub' 'hdist_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 3479 [1/1] (0.00ns)   --->   "%bitcast_ln57_115 = bitcast i32 %regions_6_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3479 'bitcast' 'bitcast_ln57_115' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3480 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_115, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3480 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3481 [1/1] (0.00ns)   --->   "%trunc_ln57_115 = trunc i32 %bitcast_ln57_115" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3481 'trunc' 'trunc_ln57_115' <Predicate = true> <Delay = 0.00>
ST_320 : Operation 3482 [1/1] (1.55ns)   --->   "%icmp_ln57_230 = icmp_ne  i8 %tmp_314, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3482 'icmp' 'icmp_ln57_230' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 3483 [1/1] (2.44ns)   --->   "%icmp_ln57_231 = icmp_eq  i23 %trunc_ln57_115, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3483 'icmp' 'icmp_ln57_231' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 3484 [2/2] (5.43ns)   --->   "%tmp_315 = fcmp_olt  i32 %regions_6_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3484 'fcmp' 'tmp_315' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 12.3>
ST_321 : Operation 3485 [1/4] (10.5ns)   --->   "%area_51 = fadd i32 %area_50, i32 %scale_51" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3485 'fadd' 'area_51' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 3486 [1/2] (12.3ns)   --->   "%scale_52 = fmul i32 %hdist_52, i32 %hdist_52" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3486 'fmul' 'scale_52' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 3487 [3/4] (10.5ns)   --->   "%hdist_53 = fsub i32 %regions_6_1_load_5, i32 %regions_6_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3487 'fsub' 'hdist_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_321 : Operation 3488 [1/2] (5.43ns)   --->   "%tmp_315 = fcmp_olt  i32 %regions_6_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3488 'fcmp' 'tmp_315' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 10.5>
ST_322 : Operation 3489 [4/4] (10.5ns)   --->   "%area_52 = fadd i32 %area_51, i32 %scale_52" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3489 'fadd' 'area_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 3490 [2/4] (10.5ns)   --->   "%hdist_53 = fsub i32 %regions_6_1_load_5, i32 %regions_6_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3490 'fsub' 'hdist_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 10.5>
ST_323 : Operation 3491 [3/4] (10.5ns)   --->   "%area_52 = fadd i32 %area_51, i32 %scale_52" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3491 'fadd' 'area_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 3492 [1/4] (10.5ns)   --->   "%hdist_53 = fsub i32 %regions_6_1_load_5, i32 %regions_6_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3492 'fsub' 'hdist_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_323 : Operation 3493 [2/2] (3.25ns)   --->   "%regions_6_1_load_6 = load i9 %regions_6_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3493 'load' 'regions_6_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_323 : Operation 3494 [2/2] (3.25ns)   --->   "%regions_6_2_load_6 = load i9 %regions_6_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3494 'load' 'regions_6_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 324 <SV = 323> <Delay = 13.7>
ST_324 : Operation 3495 [2/4] (10.5ns)   --->   "%area_52 = fadd i32 %area_51, i32 %scale_52" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3495 'fadd' 'area_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 3496 [2/2] (12.3ns)   --->   "%scale_53 = fmul i32 %hdist_53, i32 %hdist_53" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3496 'fmul' 'scale_53' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 3497 [1/2] (3.25ns)   --->   "%regions_6_1_load_6 = load i9 %regions_6_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3497 'load' 'regions_6_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_324 : Operation 3498 [1/2] (3.25ns)   --->   "%regions_6_2_load_6 = load i9 %regions_6_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3498 'load' 'regions_6_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_324 : Operation 3499 [4/4] (10.5ns)   --->   "%hdist_54 = fsub i32 %regions_6_1_load_6, i32 %regions_6_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3499 'fsub' 'hdist_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 3500 [1/1] (0.00ns)   --->   "%bitcast_ln57_117 = bitcast i32 %regions_6_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3500 'bitcast' 'bitcast_ln57_117' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3501 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_117, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3501 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3502 [1/1] (0.00ns)   --->   "%trunc_ln57_117 = trunc i32 %bitcast_ln57_117" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3502 'trunc' 'trunc_ln57_117' <Predicate = true> <Delay = 0.00>
ST_324 : Operation 3503 [1/1] (1.55ns)   --->   "%icmp_ln57_234 = icmp_ne  i8 %tmp_318, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3503 'icmp' 'icmp_ln57_234' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 3504 [1/1] (2.44ns)   --->   "%icmp_ln57_235 = icmp_eq  i23 %trunc_ln57_117, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3504 'icmp' 'icmp_ln57_235' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_324 : Operation 3505 [2/2] (5.43ns)   --->   "%tmp_319 = fcmp_olt  i32 %regions_6_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3505 'fcmp' 'tmp_319' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 12.3>
ST_325 : Operation 3506 [1/4] (10.5ns)   --->   "%area_52 = fadd i32 %area_51, i32 %scale_52" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3506 'fadd' 'area_52' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3507 [1/2] (12.3ns)   --->   "%scale_53 = fmul i32 %hdist_53, i32 %hdist_53" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3507 'fmul' 'scale_53' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_219)   --->   "%or_ln57_212 = or i1 %icmp_ln57_231, i1 %icmp_ln57_230" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3508 'or' 'or_ln57_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_219)   --->   "%and_ln57_214 = and i1 %or_ln57_212, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3509 'and' 'and_ln57_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_219)   --->   "%and_ln57_215 = and i1 %and_ln57_214, i1 %tmp_315" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3510 'and' 'and_ln57_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3511 [3/4] (10.5ns)   --->   "%hdist_54 = fsub i32 %regions_6_1_load_6, i32 %regions_6_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3511 'fsub' 'hdist_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_217)   --->   "%or_ln57_213 = or i1 %icmp_ln57_233, i1 %icmp_ln57_232" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3512 'or' 'or_ln57_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_217)   --->   "%and_ln57_216 = and i1 %or_ln57_213, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3513 'and' 'and_ln57_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_217)   --->   "%and_ln57_217 = and i1 %and_ln57_216, i1 %tmp_317" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3514 'and' 'and_ln57_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_219)   --->   "%or_ln57_214 = or i1 %icmp_ln57_235, i1 %icmp_ln57_234" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3515 'or' 'or_ln57_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_219)   --->   "%and_ln57_218 = and i1 %or_ln57_214, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3516 'and' 'and_ln57_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3517 [1/2] (5.43ns)   --->   "%tmp_319 = fcmp_olt  i32 %regions_6_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3517 'fcmp' 'tmp_319' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3518 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_219 = and i1 %and_ln57_218, i1 %tmp_319" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3518 'and' 'and_ln57_219' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3519 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_217 = or i1 %and_ln57_217, i1 %and_ln57_219" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3519 'or' 'or_ln57_217' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_219)   --->   "%or_ln57_218 = or i1 %and_ln57_215, i1 %and_ln57_213" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3520 'or' 'or_ln57_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 3521 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_219 = or i1 %or_ln57_218, i1 %or_ln57_217" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3521 'or' 'or_ln57_219' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 10.5>
ST_326 : Operation 3522 [4/4] (10.5ns)   --->   "%area_53 = fadd i32 %area_52, i32 %scale_53" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3522 'fadd' 'area_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_326 : Operation 3523 [2/4] (10.5ns)   --->   "%hdist_54 = fsub i32 %regions_6_1_load_6, i32 %regions_6_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3523 'fsub' 'hdist_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 10.5>
ST_327 : Operation 3524 [3/4] (10.5ns)   --->   "%area_53 = fadd i32 %area_52, i32 %scale_53" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3524 'fadd' 'area_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 3525 [1/4] (10.5ns)   --->   "%hdist_54 = fsub i32 %regions_6_1_load_6, i32 %regions_6_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3525 'fsub' 'hdist_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_327 : Operation 3526 [2/2] (3.25ns)   --->   "%regions_6_1_load_7 = load i9 %regions_6_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3526 'load' 'regions_6_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_327 : Operation 3527 [2/2] (3.25ns)   --->   "%regions_6_2_load_7 = load i9 %regions_6_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3527 'load' 'regions_6_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 328 <SV = 327> <Delay = 13.7>
ST_328 : Operation 3528 [2/4] (10.5ns)   --->   "%area_53 = fadd i32 %area_52, i32 %scale_53" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3528 'fadd' 'area_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3529 [2/2] (12.3ns)   --->   "%scale_54 = fmul i32 %hdist_54, i32 %hdist_54" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3529 'fmul' 'scale_54' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3530 [1/2] (3.25ns)   --->   "%regions_6_1_load_7 = load i9 %regions_6_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3530 'load' 'regions_6_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_328 : Operation 3531 [1/2] (3.25ns)   --->   "%regions_6_2_load_7 = load i9 %regions_6_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3531 'load' 'regions_6_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_328 : Operation 3532 [4/4] (10.5ns)   --->   "%hdist_55 = fsub i32 %regions_6_1_load_7, i32 %regions_6_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3532 'fsub' 'hdist_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3533 [1/1] (0.00ns)   --->   "%bitcast_ln57_119 = bitcast i32 %regions_6_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3533 'bitcast' 'bitcast_ln57_119' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3534 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_119, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3534 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3535 [1/1] (0.00ns)   --->   "%trunc_ln57_119 = trunc i32 %bitcast_ln57_119" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3535 'trunc' 'trunc_ln57_119' <Predicate = true> <Delay = 0.00>
ST_328 : Operation 3536 [1/1] (1.55ns)   --->   "%icmp_ln57_238 = icmp_ne  i8 %tmp_322, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3536 'icmp' 'icmp_ln57_238' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3537 [1/1] (2.44ns)   --->   "%icmp_ln57_239 = icmp_eq  i23 %trunc_ln57_119, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3537 'icmp' 'icmp_ln57_239' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_328 : Operation 3538 [2/2] (5.43ns)   --->   "%tmp_323 = fcmp_olt  i32 %regions_6_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3538 'fcmp' 'tmp_323' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 12.3>
ST_329 : Operation 3539 [1/4] (10.5ns)   --->   "%area_53 = fadd i32 %area_52, i32 %scale_53" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3539 'fadd' 'area_53' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3540 [1/2] (12.3ns)   --->   "%scale_54 = fmul i32 %hdist_54, i32 %hdist_54" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3540 'fmul' 'scale_54' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3541 [3/4] (10.5ns)   --->   "%hdist_55 = fsub i32 %regions_6_1_load_7, i32 %regions_6_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3541 'fsub' 'hdist_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3542 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_229)   --->   "%or_ln57_215 = or i1 %icmp_ln57_237, i1 %icmp_ln57_236" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3542 'or' 'or_ln57_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_229)   --->   "%and_ln57_220 = and i1 %or_ln57_215, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3543 'and' 'and_ln57_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_229)   --->   "%and_ln57_221 = and i1 %and_ln57_220, i1 %tmp_321" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3544 'and' 'and_ln57_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_223)   --->   "%or_ln57_216 = or i1 %icmp_ln57_239, i1 %icmp_ln57_238" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3545 'or' 'or_ln57_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3546 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_223)   --->   "%and_ln57_222 = and i1 %or_ln57_216, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3546 'and' 'and_ln57_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3547 [1/2] (5.43ns)   --->   "%tmp_323 = fcmp_olt  i32 %regions_6_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3547 'fcmp' 'tmp_323' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3548 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_223 = and i1 %and_ln57_222, i1 %tmp_323" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3548 'and' 'and_ln57_223' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_231)   --->   "%or_ln57_223 = or i1 %or_ln57_222, i1 %or_ln57_219" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3549 'or' 'or_ln57_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_229)   --->   "%or_ln57_228 = or i1 %and_ln57_221, i1 %and_ln57_223" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3550 'or' 'or_ln57_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3551 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_229 = or i1 %or_ln57_228, i1 %or_ln57_227" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3551 'or' 'or_ln57_229' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_231)   --->   "%or_ln57_230 = or i1 %or_ln57_229, i1 %or_ln57_226" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3552 'or' 'or_ln57_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_329 : Operation 3553 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_231 = or i1 %or_ln57_230, i1 %or_ln57_223" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3553 'or' 'or_ln57_231' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 10.5>
ST_330 : Operation 3554 [4/4] (10.5ns)   --->   "%area_54 = fadd i32 %area_53, i32 %scale_54" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3554 'fadd' 'area_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_330 : Operation 3555 [2/4] (10.5ns)   --->   "%hdist_55 = fsub i32 %regions_6_1_load_7, i32 %regions_6_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3555 'fsub' 'hdist_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 10.5>
ST_331 : Operation 3556 [3/4] (10.5ns)   --->   "%area_54 = fadd i32 %area_53, i32 %scale_54" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3556 'fadd' 'area_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_331 : Operation 3557 [1/4] (10.5ns)   --->   "%hdist_55 = fsub i32 %regions_6_1_load_7, i32 %regions_6_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3557 'fsub' 'hdist_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 12.3>
ST_332 : Operation 3558 [2/4] (10.5ns)   --->   "%area_54 = fadd i32 %area_53, i32 %scale_54" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3558 'fadd' 'area_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_332 : Operation 3559 [2/2] (12.3ns)   --->   "%scale_55 = fmul i32 %hdist_55, i32 %hdist_55" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3559 'fmul' 'scale_55' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 12.3>
ST_333 : Operation 3560 [1/4] (10.5ns)   --->   "%area_54 = fadd i32 %area_53, i32 %scale_54" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3560 'fadd' 'area_54' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_333 : Operation 3561 [1/2] (12.3ns)   --->   "%scale_55 = fmul i32 %hdist_55, i32 %hdist_55" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3561 'fmul' 'scale_55' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 10.5>
ST_334 : Operation 3562 [4/4] (10.5ns)   --->   "%area_55 = fadd i32 %area_54, i32 %scale_55" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3562 'fadd' 'area_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 334> <Delay = 10.5>
ST_335 : Operation 3563 [3/4] (10.5ns)   --->   "%area_55 = fadd i32 %area_54, i32 %scale_55" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3563 'fadd' 'area_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 10.5>
ST_336 : Operation 3564 [2/4] (10.5ns)   --->   "%area_55 = fadd i32 %area_54, i32 %scale_55" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3564 'fadd' 'area_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 10.5>
ST_337 : Operation 3565 [1/4] (10.5ns)   --->   "%area_55 = fadd i32 %area_54, i32 %scale_55" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3565 'fadd' 'area_55' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 14.0>
ST_338 : Operation 3566 [9/9] (14.0ns)   --->   "%tmp_score_5 = fdiv i32 1, i32 %area_55" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3566 'fdiv' 'tmp_score_5' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 14.0>
ST_339 : Operation 3567 [8/9] (14.0ns)   --->   "%tmp_score_5 = fdiv i32 1, i32 %area_55" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3567 'fdiv' 'tmp_score_5' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 14.0>
ST_340 : Operation 3568 [7/9] (14.0ns)   --->   "%tmp_score_5 = fdiv i32 1, i32 %area_55" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3568 'fdiv' 'tmp_score_5' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 14.0>
ST_341 : Operation 3569 [6/9] (14.0ns)   --->   "%tmp_score_5 = fdiv i32 1, i32 %area_55" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3569 'fdiv' 'tmp_score_5' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 14.0>
ST_342 : Operation 3570 [5/9] (14.0ns)   --->   "%tmp_score_5 = fdiv i32 1, i32 %area_55" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3570 'fdiv' 'tmp_score_5' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 14.0>
ST_343 : Operation 3571 [4/9] (14.0ns)   --->   "%tmp_score_5 = fdiv i32 1, i32 %area_55" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3571 'fdiv' 'tmp_score_5' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 14.0>
ST_344 : Operation 3572 [3/9] (14.0ns)   --->   "%tmp_score_5 = fdiv i32 1, i32 %area_55" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3572 'fdiv' 'tmp_score_5' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 14.0>
ST_345 : Operation 3573 [2/9] (14.0ns)   --->   "%tmp_score_5 = fdiv i32 1, i32 %area_55" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3573 'fdiv' 'tmp_score_5' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 14.0>
ST_346 : Operation 3574 [1/9] (14.0ns)   --->   "%tmp_score_5 = fdiv i32 1, i32 %area_55" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3574 'fdiv' 'tmp_score_5' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 5.43>
ST_347 : Operation 3575 [2/2] (5.43ns)   --->   "%tmp_327 = fcmp_ogt  i32 %tmp_score_5, i32 %score_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3575 'fcmp' 'tmp_327' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 7.43>
ST_348 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_5, i32 3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3576 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3577 [1/1] (0.00ns)   --->   "%bitcast_ln62_10 = bitcast i32 %tmp_score_5" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3577 'bitcast' 'bitcast_ln62_10' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3578 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_10, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3578 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3579 [1/1] (0.00ns)   --->   "%trunc_ln62_10 = trunc i32 %bitcast_ln62_10" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3579 'trunc' 'trunc_ln62_10' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3580 [1/1] (0.00ns)   --->   "%bitcast_ln62_11 = bitcast i32 %score_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3580 'bitcast' 'bitcast_ln62_11' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3581 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_11, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3581 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3582 [1/1] (0.00ns)   --->   "%trunc_ln62_11 = trunc i32 %bitcast_ln62_11" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3582 'trunc' 'trunc_ln62_11' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3583 [1/1] (1.55ns)   --->   "%icmp_ln62_20 = icmp_ne  i8 %tmp_325, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3583 'icmp' 'icmp_ln62_20' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3584 [1/1] (2.44ns)   --->   "%icmp_ln62_21 = icmp_eq  i23 %trunc_ln62_10, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3584 'icmp' 'icmp_ln62_21' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%or_ln62_25 = or i1 %icmp_ln62_21, i1 %icmp_ln62_20" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3585 'or' 'or_ln62_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3586 [1/1] (1.55ns)   --->   "%icmp_ln62_22 = icmp_ne  i8 %tmp_326, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3586 'icmp' 'icmp_ln62_22' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3587 [1/1] (2.44ns)   --->   "%icmp_ln62_23 = icmp_eq  i23 %trunc_ln62_11, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3587 'icmp' 'icmp_ln62_23' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%or_ln62_26 = or i1 %icmp_ln62_23, i1 %icmp_ln62_22" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3588 'or' 'or_ln62_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3589 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%and_ln62_10 = and i1 %or_ln62_25, i1 %or_ln62_26" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3589 'and' 'and_ln62_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3590 [1/2] (5.43ns)   --->   "%tmp_327 = fcmp_ogt  i32 %tmp_score_5, i32 %score_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3590 'fcmp' 'tmp_327' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3591 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%and_ln62_11 = and i1 %and_ln62_10, i1 %tmp_327" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3591 'and' 'and_ln62_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3592 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_5 = or i1 %tmp_324, i1 %and_ln62_11" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3592 'or' 'or_ln62_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3593 [1/1] (0.00ns) (grouped into LUT with out node score_9)   --->   "%select_ln62_9 = select i1 %or_ln62_5, i32 %tmp_score_5, i32 %score_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3593 'select' 'select_ln62_9' <Predicate = (!or_ln57_231)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 3594 [1/1] (0.00ns) (grouped into LUT with out node idx_6)   --->   "%select_ln62_10 = select i1 %or_ln62_5, i3 6, i3 %trunc_ln35_2" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3594 'select' 'select_ln62_10' <Predicate = (!or_ln57_231)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 3595 [1/1] (0.00ns) (grouped into LUT with out node idx_6)   --->   "%zext_ln62_5 = zext i3 %select_ln62_10" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3595 'zext' 'zext_ln62_5' <Predicate = (!or_ln57_231)> <Delay = 0.00>
ST_348 : Operation 3596 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_9 = select i1 %or_ln57_231, i32 %score_8, i32 %select_ln62_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3596 'select' 'score_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 3597 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_6 = select i1 %or_ln57_231, i4 %idx_5, i4 %zext_ln62_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3597 'select' 'idx_6' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_348 : Operation 3598 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i4 %idx_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 3598 'sext' 'sext_ln35_7' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3599 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i4 %idx_6" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 3599 'trunc' 'trunc_ln35_3' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3600 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %n_regions_read, i32 3, i32 7"   --->   Operation 3600 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_348 : Operation 3601 [1/1] (1.36ns)   --->   "%icmp_ln1077_7 = icmp_slt  i5 %tmp_328, i5 1"   --->   Operation 3601 'icmp' 'icmp_ln1077_7' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_348 : Operation 3602 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_7, void %for.body4.7.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 3602 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_348 : Operation 3603 [2/2] (3.25ns)   --->   "%regions_7_1_load = load i9 %regions_7_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3603 'load' 'regions_7_1_load' <Predicate = (!icmp_ln1077_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_348 : Operation 3604 [2/2] (3.25ns)   --->   "%regions_7_2_load = load i9 %regions_7_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3604 'load' 'regions_7_2_load' <Predicate = (!icmp_ln1077_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_348 : Operation 3605 [2/2] (3.25ns)   --->   "%regions_7_0_load = load i9 %regions_7_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3605 'load' 'regions_7_0_load' <Predicate = (!icmp_ln1077_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_348 : Operation 3606 [2/2] (3.25ns)   --->   "%regions_7_0_load_1 = load i9 %regions_7_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3606 'load' 'regions_7_0_load_1' <Predicate = (!icmp_ln1077_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 349 <SV = 348> <Delay = 13.7>
ST_349 : Operation 3607 [1/2] (3.25ns)   --->   "%regions_7_1_load = load i9 %regions_7_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3607 'load' 'regions_7_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_349 : Operation 3608 [1/2] (3.25ns)   --->   "%regions_7_2_load = load i9 %regions_7_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3608 'load' 'regions_7_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_349 : Operation 3609 [4/4] (10.5ns)   --->   "%hdist_56 = fsub i32 %regions_7_1_load, i32 %regions_7_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3609 'fsub' 'hdist_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3610 [1/2] (3.25ns)   --->   "%regions_7_0_load = load i9 %regions_7_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3610 'load' 'regions_7_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_349 : Operation 3611 [1/1] (0.00ns)   --->   "%bitcast_ln57_120 = bitcast i32 %regions_7_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3611 'bitcast' 'bitcast_ln57_120' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3612 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_120, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3612 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3613 [1/1] (0.00ns)   --->   "%trunc_ln57_120 = trunc i32 %bitcast_ln57_120" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3613 'trunc' 'trunc_ln57_120' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3614 [1/1] (1.55ns)   --->   "%icmp_ln57_240 = icmp_ne  i8 %tmp_329, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3614 'icmp' 'icmp_ln57_240' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3615 [1/1] (2.44ns)   --->   "%icmp_ln57_241 = icmp_eq  i23 %trunc_ln57_120, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3615 'icmp' 'icmp_ln57_241' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3616 [2/2] (5.43ns)   --->   "%tmp_330 = fcmp_ogt  i32 %regions_7_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3616 'fcmp' 'tmp_330' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3617 [1/1] (0.00ns)   --->   "%bitcast_ln57_121 = bitcast i32 %regions_7_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3617 'bitcast' 'bitcast_ln57_121' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3618 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_121, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3618 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3619 [1/1] (0.00ns)   --->   "%trunc_ln57_121 = trunc i32 %bitcast_ln57_121" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3619 'trunc' 'trunc_ln57_121' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3620 [1/1] (1.55ns)   --->   "%icmp_ln57_242 = icmp_ne  i8 %tmp_331, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3620 'icmp' 'icmp_ln57_242' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3621 [1/1] (2.44ns)   --->   "%icmp_ln57_243 = icmp_eq  i23 %trunc_ln57_121, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3621 'icmp' 'icmp_ln57_243' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3622 [2/2] (5.43ns)   --->   "%tmp_332 = fcmp_olt  i32 %regions_7_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3622 'fcmp' 'tmp_332' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3623 [1/2] (3.25ns)   --->   "%regions_7_0_load_1 = load i9 %regions_7_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3623 'load' 'regions_7_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_349 : Operation 3624 [1/1] (0.00ns)   --->   "%bitcast_ln57_122 = bitcast i32 %regions_7_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3624 'bitcast' 'bitcast_ln57_122' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3625 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_122, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3625 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3626 [1/1] (0.00ns)   --->   "%trunc_ln57_122 = trunc i32 %bitcast_ln57_122" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3626 'trunc' 'trunc_ln57_122' <Predicate = true> <Delay = 0.00>
ST_349 : Operation 3627 [1/1] (1.55ns)   --->   "%icmp_ln57_244 = icmp_ne  i8 %tmp_333, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3627 'icmp' 'icmp_ln57_244' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3628 [1/1] (2.44ns)   --->   "%icmp_ln57_245 = icmp_eq  i23 %trunc_ln57_122, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3628 'icmp' 'icmp_ln57_245' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3629 [2/2] (5.43ns)   --->   "%tmp_334 = fcmp_ogt  i32 %regions_7_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3629 'fcmp' 'tmp_334' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_349 : Operation 3630 [2/2] (3.25ns)   --->   "%regions_7_0_load_2 = load i9 %regions_7_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3630 'load' 'regions_7_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_349 : Operation 3631 [2/2] (3.25ns)   --->   "%regions_7_0_load_3 = load i9 %regions_7_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3631 'load' 'regions_7_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 350 <SV = 349> <Delay = 10.5>
ST_350 : Operation 3632 [3/4] (10.5ns)   --->   "%hdist_56 = fsub i32 %regions_7_1_load, i32 %regions_7_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3632 'fsub' 'hdist_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_225)   --->   "%or_ln57_232 = or i1 %icmp_ln57_241, i1 %icmp_ln57_240" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3633 'or' 'or_ln57_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_225)   --->   "%and_ln57_224 = and i1 %or_ln57_232, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3634 'and' 'and_ln57_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3635 [1/2] (5.43ns)   --->   "%tmp_330 = fcmp_ogt  i32 %regions_7_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3635 'fcmp' 'tmp_330' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3636 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_225 = and i1 %and_ln57_224, i1 %tmp_330" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3636 'and' 'and_ln57_225' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_227)   --->   "%or_ln57_233 = or i1 %icmp_ln57_243, i1 %icmp_ln57_242" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3637 'or' 'or_ln57_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3638 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_227)   --->   "%and_ln57_226 = and i1 %or_ln57_233, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3638 'and' 'and_ln57_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3639 [1/2] (5.43ns)   --->   "%tmp_332 = fcmp_olt  i32 %regions_7_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3639 'fcmp' 'tmp_332' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3640 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_227 = and i1 %and_ln57_226, i1 %tmp_332" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3640 'and' 'and_ln57_227' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_255)   --->   "%or_ln57_234 = or i1 %icmp_ln57_245, i1 %icmp_ln57_244" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3641 'or' 'or_ln57_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_255)   --->   "%and_ln57_228 = and i1 %or_ln57_234, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3642 'and' 'and_ln57_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3643 [1/2] (5.43ns)   --->   "%tmp_334 = fcmp_ogt  i32 %regions_7_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3643 'fcmp' 'tmp_334' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3644 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_255)   --->   "%and_ln57_229 = and i1 %and_ln57_228, i1 %tmp_334" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3644 'and' 'and_ln57_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3645 [1/2] (3.25ns)   --->   "%regions_7_0_load_2 = load i9 %regions_7_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3645 'load' 'regions_7_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_350 : Operation 3646 [1/1] (0.00ns)   --->   "%bitcast_ln57_124 = bitcast i32 %regions_7_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3646 'bitcast' 'bitcast_ln57_124' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3647 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_124, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3647 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3648 [1/1] (0.00ns)   --->   "%trunc_ln57_124 = trunc i32 %bitcast_ln57_124" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3648 'trunc' 'trunc_ln57_124' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3649 [1/1] (1.55ns)   --->   "%icmp_ln57_248 = icmp_ne  i8 %tmp_337, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3649 'icmp' 'icmp_ln57_248' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3650 [1/1] (2.44ns)   --->   "%icmp_ln57_249 = icmp_eq  i23 %trunc_ln57_124, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3650 'icmp' 'icmp_ln57_249' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3651 [2/2] (5.43ns)   --->   "%tmp_338 = fcmp_ogt  i32 %regions_7_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3651 'fcmp' 'tmp_338' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3652 [1/2] (3.25ns)   --->   "%regions_7_0_load_3 = load i9 %regions_7_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3652 'load' 'regions_7_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_350 : Operation 3653 [1/1] (0.00ns)   --->   "%bitcast_ln57_126 = bitcast i32 %regions_7_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3653 'bitcast' 'bitcast_ln57_126' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3654 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_126, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3654 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3655 [1/1] (0.00ns)   --->   "%trunc_ln57_126 = trunc i32 %bitcast_ln57_126" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3655 'trunc' 'trunc_ln57_126' <Predicate = true> <Delay = 0.00>
ST_350 : Operation 3656 [1/1] (1.55ns)   --->   "%icmp_ln57_252 = icmp_ne  i8 %tmp_341, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3656 'icmp' 'icmp_ln57_252' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3657 [1/1] (2.44ns)   --->   "%icmp_ln57_253 = icmp_eq  i23 %trunc_ln57_126, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3657 'icmp' 'icmp_ln57_253' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3658 [2/2] (5.43ns)   --->   "%tmp_342 = fcmp_ogt  i32 %regions_7_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3658 'fcmp' 'tmp_342' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_350 : Operation 3659 [2/2] (3.25ns)   --->   "%regions_7_0_load_4 = load i9 %regions_7_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3659 'load' 'regions_7_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_350 : Operation 3660 [2/2] (3.25ns)   --->   "%regions_7_0_load_5 = load i9 %regions_7_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3660 'load' 'regions_7_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_350 : Operation 3661 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_255 = or i1 %and_ln57_229, i1 %and_ln57_225" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3661 'or' 'or_ln57_255' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 10.5>
ST_351 : Operation 3662 [2/4] (10.5ns)   --->   "%hdist_56 = fsub i32 %regions_7_1_load, i32 %regions_7_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3662 'fsub' 'hdist_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3663 [1/2] (5.43ns)   --->   "%tmp_338 = fcmp_ogt  i32 %regions_7_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3663 'fcmp' 'tmp_338' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3664 [1/2] (5.43ns)   --->   "%tmp_342 = fcmp_ogt  i32 %regions_7_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3664 'fcmp' 'tmp_342' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3665 [1/2] (3.25ns)   --->   "%regions_7_0_load_4 = load i9 %regions_7_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3665 'load' 'regions_7_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_351 : Operation 3666 [1/1] (0.00ns)   --->   "%bitcast_ln57_128 = bitcast i32 %regions_7_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3666 'bitcast' 'bitcast_ln57_128' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3667 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_128, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3667 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3668 [1/1] (0.00ns)   --->   "%trunc_ln57_128 = trunc i32 %bitcast_ln57_128" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3668 'trunc' 'trunc_ln57_128' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3669 [1/1] (1.55ns)   --->   "%icmp_ln57_256 = icmp_ne  i8 %tmp_345, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3669 'icmp' 'icmp_ln57_256' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3670 [1/1] (2.44ns)   --->   "%icmp_ln57_257 = icmp_eq  i23 %trunc_ln57_128, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3670 'icmp' 'icmp_ln57_257' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3671 [2/2] (5.43ns)   --->   "%tmp_346 = fcmp_ogt  i32 %regions_7_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3671 'fcmp' 'tmp_346' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3672 [1/2] (3.25ns)   --->   "%regions_7_0_load_5 = load i9 %regions_7_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3672 'load' 'regions_7_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_351 : Operation 3673 [1/1] (0.00ns)   --->   "%bitcast_ln57_130 = bitcast i32 %regions_7_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3673 'bitcast' 'bitcast_ln57_130' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3674 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_130, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3674 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3675 [1/1] (0.00ns)   --->   "%trunc_ln57_130 = trunc i32 %bitcast_ln57_130" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3675 'trunc' 'trunc_ln57_130' <Predicate = true> <Delay = 0.00>
ST_351 : Operation 3676 [1/1] (1.55ns)   --->   "%icmp_ln57_260 = icmp_ne  i8 %tmp_349, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3676 'icmp' 'icmp_ln57_260' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3677 [1/1] (2.44ns)   --->   "%icmp_ln57_261 = icmp_eq  i23 %trunc_ln57_130, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3677 'icmp' 'icmp_ln57_261' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3678 [2/2] (5.43ns)   --->   "%tmp_350 = fcmp_ogt  i32 %regions_7_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3678 'fcmp' 'tmp_350' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_351 : Operation 3679 [2/2] (3.25ns)   --->   "%regions_7_0_load_6 = load i9 %regions_7_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3679 'load' 'regions_7_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_351 : Operation 3680 [2/2] (3.25ns)   --->   "%regions_7_0_load_7 = load i9 %regions_7_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3680 'load' 'regions_7_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 352 <SV = 351> <Delay = 10.5>
ST_352 : Operation 3681 [1/4] (10.5ns)   --->   "%hdist_56 = fsub i32 %regions_7_1_load, i32 %regions_7_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3681 'fsub' 'hdist_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3682 [2/2] (3.25ns)   --->   "%regions_7_1_load_1 = load i9 %regions_7_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3682 'load' 'regions_7_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_352 : Operation 3683 [2/2] (3.25ns)   --->   "%regions_7_2_load_1 = load i9 %regions_7_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3683 'load' 'regions_7_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_352 : Operation 3684 [1/2] (5.43ns)   --->   "%tmp_346 = fcmp_ogt  i32 %regions_7_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3684 'fcmp' 'tmp_346' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_245)   --->   "%or_ln57_242 = or i1 %icmp_ln57_261, i1 %icmp_ln57_260" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3685 'or' 'or_ln57_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_245)   --->   "%and_ln57_244 = and i1 %or_ln57_242, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3686 'and' 'and_ln57_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3687 [1/2] (5.43ns)   --->   "%tmp_350 = fcmp_ogt  i32 %regions_7_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3687 'fcmp' 'tmp_350' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3688 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_245 = and i1 %and_ln57_244, i1 %tmp_350" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3688 'and' 'and_ln57_245' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3689 [1/2] (3.25ns)   --->   "%regions_7_0_load_6 = load i9 %regions_7_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3689 'load' 'regions_7_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_352 : Operation 3690 [1/1] (0.00ns)   --->   "%bitcast_ln57_132 = bitcast i32 %regions_7_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3690 'bitcast' 'bitcast_ln57_132' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3691 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_132, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3691 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3692 [1/1] (0.00ns)   --->   "%trunc_ln57_132 = trunc i32 %bitcast_ln57_132" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3692 'trunc' 'trunc_ln57_132' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3693 [1/1] (1.55ns)   --->   "%icmp_ln57_264 = icmp_ne  i8 %tmp_353, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3693 'icmp' 'icmp_ln57_264' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3694 [1/1] (2.44ns)   --->   "%icmp_ln57_265 = icmp_eq  i23 %trunc_ln57_132, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3694 'icmp' 'icmp_ln57_265' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3695 [2/2] (5.43ns)   --->   "%tmp_354 = fcmp_ogt  i32 %regions_7_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3695 'fcmp' 'tmp_354' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3696 [1/2] (3.25ns)   --->   "%regions_7_0_load_7 = load i9 %regions_7_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3696 'load' 'regions_7_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_352 : Operation 3697 [1/1] (0.00ns)   --->   "%bitcast_ln57_134 = bitcast i32 %regions_7_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3697 'bitcast' 'bitcast_ln57_134' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3698 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_134, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3698 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3699 [1/1] (0.00ns)   --->   "%trunc_ln57_134 = trunc i32 %bitcast_ln57_134" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3699 'trunc' 'trunc_ln57_134' <Predicate = true> <Delay = 0.00>
ST_352 : Operation 3700 [1/1] (1.55ns)   --->   "%icmp_ln57_268 = icmp_ne  i8 %tmp_357, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3700 'icmp' 'icmp_ln57_268' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3701 [1/1] (2.44ns)   --->   "%icmp_ln57_269 = icmp_eq  i23 %trunc_ln57_134, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3701 'icmp' 'icmp_ln57_269' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_352 : Operation 3702 [2/2] (5.43ns)   --->   "%tmp_358 = fcmp_ogt  i32 %regions_7_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3702 'fcmp' 'tmp_358' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 13.7>
ST_353 : Operation 3703 [2/2] (12.3ns)   --->   "%scale_56 = fmul i32 %hdist_56, i32 %hdist_56" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3703 'fmul' 'scale_56' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 3704 [1/2] (3.25ns)   --->   "%regions_7_1_load_1 = load i9 %regions_7_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3704 'load' 'regions_7_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_353 : Operation 3705 [1/2] (3.25ns)   --->   "%regions_7_2_load_1 = load i9 %regions_7_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3705 'load' 'regions_7_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_353 : Operation 3706 [4/4] (10.5ns)   --->   "%hdist_57 = fsub i32 %regions_7_1_load_1, i32 %regions_7_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3706 'fsub' 'hdist_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 3707 [1/1] (0.00ns)   --->   "%bitcast_ln57_123 = bitcast i32 %regions_7_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3707 'bitcast' 'bitcast_ln57_123' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3708 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_123, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3708 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3709 [1/1] (0.00ns)   --->   "%trunc_ln57_123 = trunc i32 %bitcast_ln57_123" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3709 'trunc' 'trunc_ln57_123' <Predicate = true> <Delay = 0.00>
ST_353 : Operation 3710 [1/1] (1.55ns)   --->   "%icmp_ln57_246 = icmp_ne  i8 %tmp_335, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3710 'icmp' 'icmp_ln57_246' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 3711 [1/1] (2.44ns)   --->   "%icmp_ln57_247 = icmp_eq  i23 %trunc_ln57_123, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3711 'icmp' 'icmp_ln57_247' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 3712 [2/2] (5.43ns)   --->   "%tmp_336 = fcmp_olt  i32 %regions_7_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3712 'fcmp' 'tmp_336' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 3713 [1/2] (5.43ns)   --->   "%tmp_354 = fcmp_ogt  i32 %regions_7_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3713 'fcmp' 'tmp_354' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_353 : Operation 3714 [1/2] (5.43ns)   --->   "%tmp_358 = fcmp_ogt  i32 %regions_7_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3714 'fcmp' 'tmp_358' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 12.3>
ST_354 : Operation 3715 [1/2] (12.3ns)   --->   "%scale_56 = fmul i32 %hdist_56, i32 %hdist_56" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3715 'fmul' 'scale_56' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3716 [3/4] (10.5ns)   --->   "%hdist_57 = fsub i32 %regions_7_1_load_1, i32 %regions_7_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3716 'fsub' 'hdist_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_231)   --->   "%or_ln57_235 = or i1 %icmp_ln57_247, i1 %icmp_ln57_246" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3717 'or' 'or_ln57_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_231)   --->   "%and_ln57_230 = and i1 %or_ln57_235, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3718 'and' 'and_ln57_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3719 [1/2] (5.43ns)   --->   "%tmp_336 = fcmp_olt  i32 %regions_7_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3719 'fcmp' 'tmp_336' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3720 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_231 = and i1 %and_ln57_230, i1 %tmp_336" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3720 'and' 'and_ln57_231' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_257)   --->   "%or_ln57_236 = or i1 %icmp_ln57_249, i1 %icmp_ln57_248" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3721 'or' 'or_ln57_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3722 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_257)   --->   "%and_ln57_232 = and i1 %or_ln57_236, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3722 'and' 'and_ln57_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_257)   --->   "%and_ln57_233 = and i1 %and_ln57_232, i1 %tmp_338" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3723 'and' 'and_ln57_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3724 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_257)   --->   "%or_ln57_256 = or i1 %and_ln57_233, i1 %and_ln57_231" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3724 'or' 'or_ln57_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_354 : Operation 3725 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_257 = or i1 %or_ln57_256, i1 %or_ln57_255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3725 'or' 'or_ln57_257' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 10.5>
ST_355 : Operation 3726 [4/4] (10.5ns)   --->   "%area_56 = fadd i32 %scale_56, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3726 'fadd' 'area_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 3727 [2/4] (10.5ns)   --->   "%hdist_57 = fsub i32 %regions_7_1_load_1, i32 %regions_7_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3727 'fsub' 'hdist_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 10.5>
ST_356 : Operation 3728 [3/4] (10.5ns)   --->   "%area_56 = fadd i32 %scale_56, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3728 'fadd' 'area_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 3729 [1/4] (10.5ns)   --->   "%hdist_57 = fsub i32 %regions_7_1_load_1, i32 %regions_7_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3729 'fsub' 'hdist_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 3730 [2/2] (3.25ns)   --->   "%regions_7_1_load_2 = load i9 %regions_7_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3730 'load' 'regions_7_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_356 : Operation 3731 [2/2] (3.25ns)   --->   "%regions_7_2_load_2 = load i9 %regions_7_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3731 'load' 'regions_7_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 357 <SV = 356> <Delay = 13.7>
ST_357 : Operation 3732 [2/4] (10.5ns)   --->   "%area_56 = fadd i32 %scale_56, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3732 'fadd' 'area_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 3733 [2/2] (12.3ns)   --->   "%scale_57 = fmul i32 %hdist_57, i32 %hdist_57" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3733 'fmul' 'scale_57' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 3734 [1/2] (3.25ns)   --->   "%regions_7_1_load_2 = load i9 %regions_7_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3734 'load' 'regions_7_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_357 : Operation 3735 [1/2] (3.25ns)   --->   "%regions_7_2_load_2 = load i9 %regions_7_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3735 'load' 'regions_7_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_357 : Operation 3736 [4/4] (10.5ns)   --->   "%hdist_58 = fsub i32 %regions_7_1_load_2, i32 %regions_7_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3736 'fsub' 'hdist_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 3737 [1/1] (0.00ns)   --->   "%bitcast_ln57_125 = bitcast i32 %regions_7_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3737 'bitcast' 'bitcast_ln57_125' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3738 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_125, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3738 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3739 [1/1] (0.00ns)   --->   "%trunc_ln57_125 = trunc i32 %bitcast_ln57_125" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3739 'trunc' 'trunc_ln57_125' <Predicate = true> <Delay = 0.00>
ST_357 : Operation 3740 [1/1] (1.55ns)   --->   "%icmp_ln57_250 = icmp_ne  i8 %tmp_339, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3740 'icmp' 'icmp_ln57_250' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 3741 [1/1] (2.44ns)   --->   "%icmp_ln57_251 = icmp_eq  i23 %trunc_ln57_125, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3741 'icmp' 'icmp_ln57_251' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_357 : Operation 3742 [2/2] (5.43ns)   --->   "%tmp_340 = fcmp_olt  i32 %regions_7_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3742 'fcmp' 'tmp_340' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 12.3>
ST_358 : Operation 3743 [1/4] (10.5ns)   --->   "%area_56 = fadd i32 %scale_56, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3743 'fadd' 'area_56' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3744 [1/2] (12.3ns)   --->   "%scale_57 = fmul i32 %hdist_57, i32 %hdist_57" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3744 'fmul' 'scale_57' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3745 [3/4] (10.5ns)   --->   "%hdist_58 = fsub i32 %regions_7_1_load_2, i32 %regions_7_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3745 'fsub' 'hdist_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_235)   --->   "%or_ln57_237 = or i1 %icmp_ln57_251, i1 %icmp_ln57_250" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3746 'or' 'or_ln57_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_235)   --->   "%and_ln57_234 = and i1 %or_ln57_237, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3747 'and' 'and_ln57_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3748 [1/2] (5.43ns)   --->   "%tmp_340 = fcmp_olt  i32 %regions_7_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3748 'fcmp' 'tmp_340' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3749 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_235 = and i1 %and_ln57_234, i1 %tmp_340" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3749 'and' 'and_ln57_235' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_258)   --->   "%or_ln57_238 = or i1 %icmp_ln57_253, i1 %icmp_ln57_252" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3750 'or' 'or_ln57_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_258)   --->   "%and_ln57_236 = and i1 %or_ln57_238, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3751 'and' 'and_ln57_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3752 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_258)   --->   "%and_ln57_237 = and i1 %and_ln57_236, i1 %tmp_342" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3752 'and' 'and_ln57_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_358 : Operation 3753 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_258 = or i1 %and_ln57_237, i1 %and_ln57_235" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3753 'or' 'or_ln57_258' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 10.5>
ST_359 : Operation 3754 [4/4] (10.5ns)   --->   "%area_57 = fadd i32 %area_56, i32 %scale_57" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3754 'fadd' 'area_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_359 : Operation 3755 [2/4] (10.5ns)   --->   "%hdist_58 = fsub i32 %regions_7_1_load_2, i32 %regions_7_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3755 'fsub' 'hdist_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 10.5>
ST_360 : Operation 3756 [3/4] (10.5ns)   --->   "%area_57 = fadd i32 %area_56, i32 %scale_57" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3756 'fadd' 'area_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 3757 [1/4] (10.5ns)   --->   "%hdist_58 = fsub i32 %regions_7_1_load_2, i32 %regions_7_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3757 'fsub' 'hdist_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 3758 [2/2] (3.25ns)   --->   "%regions_7_1_load_3 = load i9 %regions_7_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3758 'load' 'regions_7_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_360 : Operation 3759 [2/2] (3.25ns)   --->   "%regions_7_2_load_3 = load i9 %regions_7_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3759 'load' 'regions_7_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 361 <SV = 360> <Delay = 13.7>
ST_361 : Operation 3760 [2/4] (10.5ns)   --->   "%area_57 = fadd i32 %area_56, i32 %scale_57" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3760 'fadd' 'area_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 3761 [2/2] (12.3ns)   --->   "%scale_58 = fmul i32 %hdist_58, i32 %hdist_58" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3761 'fmul' 'scale_58' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 3762 [1/2] (3.25ns)   --->   "%regions_7_1_load_3 = load i9 %regions_7_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3762 'load' 'regions_7_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_361 : Operation 3763 [1/2] (3.25ns)   --->   "%regions_7_2_load_3 = load i9 %regions_7_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3763 'load' 'regions_7_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_361 : Operation 3764 [4/4] (10.5ns)   --->   "%hdist_59 = fsub i32 %regions_7_1_load_3, i32 %regions_7_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3764 'fsub' 'hdist_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 3765 [1/1] (0.00ns)   --->   "%bitcast_ln57_127 = bitcast i32 %regions_7_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3765 'bitcast' 'bitcast_ln57_127' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3766 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_127, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3766 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3767 [1/1] (0.00ns)   --->   "%trunc_ln57_127 = trunc i32 %bitcast_ln57_127" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3767 'trunc' 'trunc_ln57_127' <Predicate = true> <Delay = 0.00>
ST_361 : Operation 3768 [1/1] (1.55ns)   --->   "%icmp_ln57_254 = icmp_ne  i8 %tmp_343, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3768 'icmp' 'icmp_ln57_254' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 3769 [1/1] (2.44ns)   --->   "%icmp_ln57_255 = icmp_eq  i23 %trunc_ln57_127, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3769 'icmp' 'icmp_ln57_255' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 3770 [2/2] (5.43ns)   --->   "%tmp_344 = fcmp_olt  i32 %regions_7_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3770 'fcmp' 'tmp_344' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 12.3>
ST_362 : Operation 3771 [1/4] (10.5ns)   --->   "%area_57 = fadd i32 %area_56, i32 %scale_57" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3771 'fadd' 'area_57' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 3772 [1/2] (12.3ns)   --->   "%scale_58 = fmul i32 %hdist_58, i32 %hdist_58" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3772 'fmul' 'scale_58' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 3773 [3/4] (10.5ns)   --->   "%hdist_59 = fsub i32 %regions_7_1_load_3, i32 %regions_7_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3773 'fsub' 'hdist_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 3774 [1/2] (5.43ns)   --->   "%tmp_344 = fcmp_olt  i32 %regions_7_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3774 'fcmp' 'tmp_344' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 10.5>
ST_363 : Operation 3775 [4/4] (10.5ns)   --->   "%area_58 = fadd i32 %area_57, i32 %scale_58" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3775 'fadd' 'area_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 3776 [2/4] (10.5ns)   --->   "%hdist_59 = fsub i32 %regions_7_1_load_3, i32 %regions_7_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3776 'fsub' 'hdist_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 10.5>
ST_364 : Operation 3777 [3/4] (10.5ns)   --->   "%area_58 = fadd i32 %area_57, i32 %scale_58" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3777 'fadd' 'area_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 3778 [1/4] (10.5ns)   --->   "%hdist_59 = fsub i32 %regions_7_1_load_3, i32 %regions_7_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3778 'fsub' 'hdist_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 3779 [2/2] (3.25ns)   --->   "%regions_7_1_load_4 = load i9 %regions_7_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3779 'load' 'regions_7_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_364 : Operation 3780 [2/2] (3.25ns)   --->   "%regions_7_2_load_4 = load i9 %regions_7_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3780 'load' 'regions_7_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 365 <SV = 364> <Delay = 13.7>
ST_365 : Operation 3781 [2/4] (10.5ns)   --->   "%area_58 = fadd i32 %area_57, i32 %scale_58" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3781 'fadd' 'area_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 3782 [2/2] (12.3ns)   --->   "%scale_59 = fmul i32 %hdist_59, i32 %hdist_59" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3782 'fmul' 'scale_59' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 3783 [1/2] (3.25ns)   --->   "%regions_7_1_load_4 = load i9 %regions_7_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3783 'load' 'regions_7_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_365 : Operation 3784 [1/2] (3.25ns)   --->   "%regions_7_2_load_4 = load i9 %regions_7_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3784 'load' 'regions_7_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_365 : Operation 3785 [4/4] (10.5ns)   --->   "%hdist_60 = fsub i32 %regions_7_1_load_4, i32 %regions_7_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3785 'fsub' 'hdist_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 3786 [1/1] (0.00ns)   --->   "%bitcast_ln57_129 = bitcast i32 %regions_7_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3786 'bitcast' 'bitcast_ln57_129' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3787 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_129, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3787 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3788 [1/1] (0.00ns)   --->   "%trunc_ln57_129 = trunc i32 %bitcast_ln57_129" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3788 'trunc' 'trunc_ln57_129' <Predicate = true> <Delay = 0.00>
ST_365 : Operation 3789 [1/1] (1.55ns)   --->   "%icmp_ln57_258 = icmp_ne  i8 %tmp_347, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3789 'icmp' 'icmp_ln57_258' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 3790 [1/1] (2.44ns)   --->   "%icmp_ln57_259 = icmp_eq  i23 %trunc_ln57_129, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3790 'icmp' 'icmp_ln57_259' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 3791 [2/2] (5.43ns)   --->   "%tmp_348 = fcmp_olt  i32 %regions_7_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3791 'fcmp' 'tmp_348' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 12.3>
ST_366 : Operation 3792 [1/4] (10.5ns)   --->   "%area_58 = fadd i32 %area_57, i32 %scale_58" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3792 'fadd' 'area_58' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3793 [1/2] (12.3ns)   --->   "%scale_59 = fmul i32 %hdist_59, i32 %hdist_59" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3793 'fmul' 'scale_59' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3794 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_251)   --->   "%or_ln57_239 = or i1 %icmp_ln57_255, i1 %icmp_ln57_254" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3794 'or' 'or_ln57_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_251)   --->   "%and_ln57_238 = and i1 %or_ln57_239, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3795 'and' 'and_ln57_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3796 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_251)   --->   "%and_ln57_239 = and i1 %and_ln57_238, i1 %tmp_344" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3796 'and' 'and_ln57_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3797 [3/4] (10.5ns)   --->   "%hdist_60 = fsub i32 %regions_7_1_load_4, i32 %regions_7_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3797 'fsub' 'hdist_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_253)   --->   "%or_ln57_240 = or i1 %icmp_ln57_257, i1 %icmp_ln57_256" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3798 'or' 'or_ln57_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_253)   --->   "%and_ln57_240 = and i1 %or_ln57_240, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3799 'and' 'and_ln57_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_253)   --->   "%and_ln57_241 = and i1 %and_ln57_240, i1 %tmp_346" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3800 'and' 'and_ln57_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_243)   --->   "%or_ln57_241 = or i1 %icmp_ln57_259, i1 %icmp_ln57_258" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3801 'or' 'or_ln57_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3802 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_243)   --->   "%and_ln57_242 = and i1 %or_ln57_241, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3802 'and' 'and_ln57_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3803 [1/2] (5.43ns)   --->   "%tmp_348 = fcmp_olt  i32 %regions_7_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3803 'fcmp' 'tmp_348' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3804 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_243 = and i1 %and_ln57_242, i1 %tmp_348" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3804 'and' 'and_ln57_243' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3805 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_251 = or i1 %and_ln57_239, i1 %and_ln57_243" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3805 'or' 'or_ln57_251' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3806 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_253)   --->   "%or_ln57_252 = or i1 %and_ln57_241, i1 %and_ln57_227" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3806 'or' 'or_ln57_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 3807 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_253 = or i1 %or_ln57_252, i1 %or_ln57_251" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3807 'or' 'or_ln57_253' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 10.5>
ST_367 : Operation 3808 [4/4] (10.5ns)   --->   "%area_59 = fadd i32 %area_58, i32 %scale_59" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3808 'fadd' 'area_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 3809 [2/4] (10.5ns)   --->   "%hdist_60 = fsub i32 %regions_7_1_load_4, i32 %regions_7_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3809 'fsub' 'hdist_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 10.5>
ST_368 : Operation 3810 [3/4] (10.5ns)   --->   "%area_59 = fadd i32 %area_58, i32 %scale_59" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3810 'fadd' 'area_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 3811 [1/4] (10.5ns)   --->   "%hdist_60 = fsub i32 %regions_7_1_load_4, i32 %regions_7_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3811 'fsub' 'hdist_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 3812 [2/2] (3.25ns)   --->   "%regions_7_1_load_5 = load i9 %regions_7_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3812 'load' 'regions_7_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_368 : Operation 3813 [2/2] (3.25ns)   --->   "%regions_7_2_load_5 = load i9 %regions_7_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3813 'load' 'regions_7_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 369 <SV = 368> <Delay = 13.7>
ST_369 : Operation 3814 [2/4] (10.5ns)   --->   "%area_59 = fadd i32 %area_58, i32 %scale_59" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3814 'fadd' 'area_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 3815 [2/2] (12.3ns)   --->   "%scale_60 = fmul i32 %hdist_60, i32 %hdist_60" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3815 'fmul' 'scale_60' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 3816 [1/2] (3.25ns)   --->   "%regions_7_1_load_5 = load i9 %regions_7_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3816 'load' 'regions_7_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_369 : Operation 3817 [1/2] (3.25ns)   --->   "%regions_7_2_load_5 = load i9 %regions_7_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3817 'load' 'regions_7_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_369 : Operation 3818 [4/4] (10.5ns)   --->   "%hdist_61 = fsub i32 %regions_7_1_load_5, i32 %regions_7_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3818 'fsub' 'hdist_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 3819 [1/1] (0.00ns)   --->   "%bitcast_ln57_131 = bitcast i32 %regions_7_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3819 'bitcast' 'bitcast_ln57_131' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3820 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_131, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3820 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3821 [1/1] (0.00ns)   --->   "%trunc_ln57_131 = trunc i32 %bitcast_ln57_131" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3821 'trunc' 'trunc_ln57_131' <Predicate = true> <Delay = 0.00>
ST_369 : Operation 3822 [1/1] (1.55ns)   --->   "%icmp_ln57_262 = icmp_ne  i8 %tmp_351, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3822 'icmp' 'icmp_ln57_262' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 3823 [1/1] (2.44ns)   --->   "%icmp_ln57_263 = icmp_eq  i23 %trunc_ln57_131, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3823 'icmp' 'icmp_ln57_263' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_369 : Operation 3824 [2/2] (5.43ns)   --->   "%tmp_352 = fcmp_olt  i32 %regions_7_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3824 'fcmp' 'tmp_352' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 12.3>
ST_370 : Operation 3825 [1/4] (10.5ns)   --->   "%area_59 = fadd i32 %area_58, i32 %scale_59" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3825 'fadd' 'area_59' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 3826 [1/2] (12.3ns)   --->   "%scale_60 = fmul i32 %hdist_60, i32 %hdist_60" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3826 'fmul' 'scale_60' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 3827 [3/4] (10.5ns)   --->   "%hdist_61 = fsub i32 %regions_7_1_load_5, i32 %regions_7_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3827 'fsub' 'hdist_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_370 : Operation 3828 [1/2] (5.43ns)   --->   "%tmp_352 = fcmp_olt  i32 %regions_7_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3828 'fcmp' 'tmp_352' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 370> <Delay = 10.5>
ST_371 : Operation 3829 [4/4] (10.5ns)   --->   "%area_60 = fadd i32 %area_59, i32 %scale_60" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3829 'fadd' 'area_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_371 : Operation 3830 [2/4] (10.5ns)   --->   "%hdist_61 = fsub i32 %regions_7_1_load_5, i32 %regions_7_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3830 'fsub' 'hdist_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 10.5>
ST_372 : Operation 3831 [3/4] (10.5ns)   --->   "%area_60 = fadd i32 %area_59, i32 %scale_60" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3831 'fadd' 'area_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 3832 [1/4] (10.5ns)   --->   "%hdist_61 = fsub i32 %regions_7_1_load_5, i32 %regions_7_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3832 'fsub' 'hdist_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_372 : Operation 3833 [2/2] (3.25ns)   --->   "%regions_7_1_load_6 = load i9 %regions_7_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3833 'load' 'regions_7_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_372 : Operation 3834 [2/2] (3.25ns)   --->   "%regions_7_2_load_6 = load i9 %regions_7_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3834 'load' 'regions_7_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 373 <SV = 372> <Delay = 13.7>
ST_373 : Operation 3835 [2/4] (10.5ns)   --->   "%area_60 = fadd i32 %area_59, i32 %scale_60" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3835 'fadd' 'area_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3836 [2/2] (12.3ns)   --->   "%scale_61 = fmul i32 %hdist_61, i32 %hdist_61" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3836 'fmul' 'scale_61' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3837 [1/2] (3.25ns)   --->   "%regions_7_1_load_6 = load i9 %regions_7_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3837 'load' 'regions_7_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_373 : Operation 3838 [1/2] (3.25ns)   --->   "%regions_7_2_load_6 = load i9 %regions_7_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3838 'load' 'regions_7_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_373 : Operation 3839 [4/4] (10.5ns)   --->   "%hdist_62 = fsub i32 %regions_7_1_load_6, i32 %regions_7_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3839 'fsub' 'hdist_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3840 [1/1] (0.00ns)   --->   "%bitcast_ln57_133 = bitcast i32 %regions_7_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3840 'bitcast' 'bitcast_ln57_133' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3841 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_133, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3841 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3842 [1/1] (0.00ns)   --->   "%trunc_ln57_133 = trunc i32 %bitcast_ln57_133" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3842 'trunc' 'trunc_ln57_133' <Predicate = true> <Delay = 0.00>
ST_373 : Operation 3843 [1/1] (1.55ns)   --->   "%icmp_ln57_266 = icmp_ne  i8 %tmp_355, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3843 'icmp' 'icmp_ln57_266' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3844 [1/1] (2.44ns)   --->   "%icmp_ln57_267 = icmp_eq  i23 %trunc_ln57_133, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3844 'icmp' 'icmp_ln57_267' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_373 : Operation 3845 [2/2] (5.43ns)   --->   "%tmp_356 = fcmp_olt  i32 %regions_7_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3845 'fcmp' 'tmp_356' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 12.3>
ST_374 : Operation 3846 [1/4] (10.5ns)   --->   "%area_60 = fadd i32 %area_59, i32 %scale_60" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3846 'fadd' 'area_60' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3847 [1/2] (12.3ns)   --->   "%scale_61 = fmul i32 %hdist_61, i32 %hdist_61" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3847 'fmul' 'scale_61' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_250)   --->   "%or_ln57_243 = or i1 %icmp_ln57_263, i1 %icmp_ln57_262" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3848 'or' 'or_ln57_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3849 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_250)   --->   "%and_ln57_246 = and i1 %or_ln57_243, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3849 'and' 'and_ln57_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_250)   --->   "%and_ln57_247 = and i1 %and_ln57_246, i1 %tmp_352" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3850 'and' 'and_ln57_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3851 [3/4] (10.5ns)   --->   "%hdist_62 = fsub i32 %regions_7_1_load_6, i32 %regions_7_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3851 'fsub' 'hdist_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_248)   --->   "%or_ln57_244 = or i1 %icmp_ln57_265, i1 %icmp_ln57_264" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3852 'or' 'or_ln57_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_248)   --->   "%and_ln57_248 = and i1 %or_ln57_244, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3853 'and' 'and_ln57_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_248)   --->   "%and_ln57_249 = and i1 %and_ln57_248, i1 %tmp_354" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3854 'and' 'and_ln57_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3855 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_251)   --->   "%or_ln57_245 = or i1 %icmp_ln57_267, i1 %icmp_ln57_266" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3855 'or' 'or_ln57_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_251)   --->   "%and_ln57_250 = and i1 %or_ln57_245, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3856 'and' 'and_ln57_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3857 [1/2] (5.43ns)   --->   "%tmp_356 = fcmp_olt  i32 %regions_7_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3857 'fcmp' 'tmp_356' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3858 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_251 = and i1 %and_ln57_250, i1 %tmp_356" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3858 'and' 'and_ln57_251' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3859 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_248 = or i1 %and_ln57_249, i1 %and_ln57_251" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3859 'or' 'or_ln57_248' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_250)   --->   "%or_ln57_249 = or i1 %and_ln57_247, i1 %and_ln57_245" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3860 'or' 'or_ln57_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_374 : Operation 3861 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_250 = or i1 %or_ln57_249, i1 %or_ln57_248" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3861 'or' 'or_ln57_250' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 10.5>
ST_375 : Operation 3862 [4/4] (10.5ns)   --->   "%area_61 = fadd i32 %area_60, i32 %scale_61" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3862 'fadd' 'area_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_375 : Operation 3863 [2/4] (10.5ns)   --->   "%hdist_62 = fsub i32 %regions_7_1_load_6, i32 %regions_7_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3863 'fsub' 'hdist_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 10.5>
ST_376 : Operation 3864 [3/4] (10.5ns)   --->   "%area_61 = fadd i32 %area_60, i32 %scale_61" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3864 'fadd' 'area_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 3865 [1/4] (10.5ns)   --->   "%hdist_62 = fsub i32 %regions_7_1_load_6, i32 %regions_7_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3865 'fsub' 'hdist_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_376 : Operation 3866 [2/2] (3.25ns)   --->   "%regions_7_1_load_7 = load i9 %regions_7_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3866 'load' 'regions_7_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_376 : Operation 3867 [2/2] (3.25ns)   --->   "%regions_7_2_load_7 = load i9 %regions_7_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3867 'load' 'regions_7_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 377 <SV = 376> <Delay = 13.7>
ST_377 : Operation 3868 [2/4] (10.5ns)   --->   "%area_61 = fadd i32 %area_60, i32 %scale_61" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3868 'fadd' 'area_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 3869 [2/2] (12.3ns)   --->   "%scale_62 = fmul i32 %hdist_62, i32 %hdist_62" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3869 'fmul' 'scale_62' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 3870 [1/2] (3.25ns)   --->   "%regions_7_1_load_7 = load i9 %regions_7_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3870 'load' 'regions_7_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_377 : Operation 3871 [1/2] (3.25ns)   --->   "%regions_7_2_load_7 = load i9 %regions_7_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3871 'load' 'regions_7_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_377 : Operation 3872 [4/4] (10.5ns)   --->   "%hdist_63 = fsub i32 %regions_7_1_load_7, i32 %regions_7_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3872 'fsub' 'hdist_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 3873 [1/1] (0.00ns)   --->   "%bitcast_ln57_135 = bitcast i32 %regions_7_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3873 'bitcast' 'bitcast_ln57_135' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3874 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_135, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3874 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3875 [1/1] (0.00ns)   --->   "%trunc_ln57_135 = trunc i32 %bitcast_ln57_135" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3875 'trunc' 'trunc_ln57_135' <Predicate = true> <Delay = 0.00>
ST_377 : Operation 3876 [1/1] (1.55ns)   --->   "%icmp_ln57_270 = icmp_ne  i8 %tmp_359, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3876 'icmp' 'icmp_ln57_270' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 3877 [1/1] (2.44ns)   --->   "%icmp_ln57_271 = icmp_eq  i23 %trunc_ln57_135, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3877 'icmp' 'icmp_ln57_271' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_377 : Operation 3878 [2/2] (5.43ns)   --->   "%tmp_360 = fcmp_olt  i32 %regions_7_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3878 'fcmp' 'tmp_360' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 12.3>
ST_378 : Operation 3879 [1/4] (10.5ns)   --->   "%area_61 = fadd i32 %area_60, i32 %scale_61" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3879 'fadd' 'area_61' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3880 [1/2] (12.3ns)   --->   "%scale_62 = fmul i32 %hdist_62, i32 %hdist_62" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3880 'fmul' 'scale_62' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3881 [3/4] (10.5ns)   --->   "%hdist_63 = fsub i32 %regions_7_1_load_7, i32 %regions_7_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3881 'fsub' 'hdist_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_260)   --->   "%or_ln57_246 = or i1 %icmp_ln57_269, i1 %icmp_ln57_268" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3882 'or' 'or_ln57_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_260)   --->   "%and_ln57_252 = and i1 %or_ln57_246, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3883 'and' 'and_ln57_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_260)   --->   "%and_ln57_253 = and i1 %and_ln57_252, i1 %tmp_358" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3884 'and' 'and_ln57_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_255)   --->   "%or_ln57_247 = or i1 %icmp_ln57_271, i1 %icmp_ln57_270" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3885 'or' 'or_ln57_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_255)   --->   "%and_ln57_254 = and i1 %or_ln57_247, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3886 'and' 'and_ln57_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3887 [1/2] (5.43ns)   --->   "%tmp_360 = fcmp_olt  i32 %regions_7_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3887 'fcmp' 'tmp_360' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3888 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_255 = and i1 %and_ln57_254, i1 %tmp_360" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3888 'and' 'and_ln57_255' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_262)   --->   "%or_ln57_254 = or i1 %or_ln57_253, i1 %or_ln57_250" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3889 'or' 'or_ln57_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_260)   --->   "%or_ln57_259 = or i1 %and_ln57_253, i1 %and_ln57_255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3890 'or' 'or_ln57_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3891 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_260 = or i1 %or_ln57_259, i1 %or_ln57_258" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3891 'or' 'or_ln57_260' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_262)   --->   "%or_ln57_261 = or i1 %or_ln57_260, i1 %or_ln57_257" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3892 'or' 'or_ln57_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_378 : Operation 3893 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_262 = or i1 %or_ln57_261, i1 %or_ln57_254" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3893 'or' 'or_ln57_262' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 10.5>
ST_379 : Operation 3894 [4/4] (10.5ns)   --->   "%area_62 = fadd i32 %area_61, i32 %scale_62" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3894 'fadd' 'area_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_379 : Operation 3895 [2/4] (10.5ns)   --->   "%hdist_63 = fsub i32 %regions_7_1_load_7, i32 %regions_7_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3895 'fsub' 'hdist_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 10.5>
ST_380 : Operation 3896 [3/4] (10.5ns)   --->   "%area_62 = fadd i32 %area_61, i32 %scale_62" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3896 'fadd' 'area_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_380 : Operation 3897 [1/4] (10.5ns)   --->   "%hdist_63 = fsub i32 %regions_7_1_load_7, i32 %regions_7_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3897 'fsub' 'hdist_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 12.3>
ST_381 : Operation 3898 [2/4] (10.5ns)   --->   "%area_62 = fadd i32 %area_61, i32 %scale_62" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3898 'fadd' 'area_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_381 : Operation 3899 [2/2] (12.3ns)   --->   "%scale_63 = fmul i32 %hdist_63, i32 %hdist_63" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3899 'fmul' 'scale_63' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 12.3>
ST_382 : Operation 3900 [1/4] (10.5ns)   --->   "%area_62 = fadd i32 %area_61, i32 %scale_62" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3900 'fadd' 'area_62' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 3901 [1/2] (12.3ns)   --->   "%scale_63 = fmul i32 %hdist_63, i32 %hdist_63" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 3901 'fmul' 'scale_63' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 382> <Delay = 10.5>
ST_383 : Operation 3902 [4/4] (10.5ns)   --->   "%area_63 = fadd i32 %area_62, i32 %scale_63" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3902 'fadd' 'area_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 10.5>
ST_384 : Operation 3903 [3/4] (10.5ns)   --->   "%area_63 = fadd i32 %area_62, i32 %scale_63" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3903 'fadd' 'area_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 10.5>
ST_385 : Operation 3904 [2/4] (10.5ns)   --->   "%area_63 = fadd i32 %area_62, i32 %scale_63" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3904 'fadd' 'area_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 10.5>
ST_386 : Operation 3905 [1/4] (10.5ns)   --->   "%area_63 = fadd i32 %area_62, i32 %scale_63" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 3905 'fadd' 'area_63' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 386> <Delay = 14.0>
ST_387 : Operation 3906 [9/9] (14.0ns)   --->   "%tmp_score_6 = fdiv i32 1, i32 %area_63" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3906 'fdiv' 'tmp_score_6' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 387> <Delay = 14.0>
ST_388 : Operation 3907 [8/9] (14.0ns)   --->   "%tmp_score_6 = fdiv i32 1, i32 %area_63" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3907 'fdiv' 'tmp_score_6' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 14.0>
ST_389 : Operation 3908 [7/9] (14.0ns)   --->   "%tmp_score_6 = fdiv i32 1, i32 %area_63" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3908 'fdiv' 'tmp_score_6' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 14.0>
ST_390 : Operation 3909 [6/9] (14.0ns)   --->   "%tmp_score_6 = fdiv i32 1, i32 %area_63" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3909 'fdiv' 'tmp_score_6' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 390> <Delay = 14.0>
ST_391 : Operation 3910 [5/9] (14.0ns)   --->   "%tmp_score_6 = fdiv i32 1, i32 %area_63" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3910 'fdiv' 'tmp_score_6' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 14.0>
ST_392 : Operation 3911 [4/9] (14.0ns)   --->   "%tmp_score_6 = fdiv i32 1, i32 %area_63" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3911 'fdiv' 'tmp_score_6' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 14.0>
ST_393 : Operation 3912 [3/9] (14.0ns)   --->   "%tmp_score_6 = fdiv i32 1, i32 %area_63" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3912 'fdiv' 'tmp_score_6' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 14.0>
ST_394 : Operation 3913 [2/9] (14.0ns)   --->   "%tmp_score_6 = fdiv i32 1, i32 %area_63" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3913 'fdiv' 'tmp_score_6' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 394> <Delay = 14.0>
ST_395 : Operation 3914 [1/9] (14.0ns)   --->   "%tmp_score_6 = fdiv i32 1, i32 %area_63" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 3914 'fdiv' 'tmp_score_6' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 395> <Delay = 5.43>
ST_396 : Operation 3915 [2/2] (5.43ns)   --->   "%tmp_364 = fcmp_ogt  i32 %tmp_score_6, i32 %score_9" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3915 'fcmp' 'tmp_364' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 396> <Delay = 7.43>
ST_397 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_6)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_6, i32 3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3916 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3917 [1/1] (0.00ns)   --->   "%bitcast_ln62_12 = bitcast i32 %tmp_score_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3917 'bitcast' 'bitcast_ln62_12' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3918 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_12, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3918 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3919 [1/1] (0.00ns)   --->   "%trunc_ln62_12 = trunc i32 %bitcast_ln62_12" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3919 'trunc' 'trunc_ln62_12' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3920 [1/1] (0.00ns)   --->   "%bitcast_ln62_13 = bitcast i32 %score_9" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3920 'bitcast' 'bitcast_ln62_13' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3921 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_13, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3921 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3922 [1/1] (0.00ns)   --->   "%trunc_ln62_13 = trunc i32 %bitcast_ln62_13" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3922 'trunc' 'trunc_ln62_13' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3923 [1/1] (1.55ns)   --->   "%icmp_ln62_24 = icmp_ne  i8 %tmp_362, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3923 'icmp' 'icmp_ln62_24' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3924 [1/1] (2.44ns)   --->   "%icmp_ln62_25 = icmp_eq  i23 %trunc_ln62_12, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3924 'icmp' 'icmp_ln62_25' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_6)   --->   "%or_ln62_27 = or i1 %icmp_ln62_25, i1 %icmp_ln62_24" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3925 'or' 'or_ln62_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3926 [1/1] (1.55ns)   --->   "%icmp_ln62_26 = icmp_ne  i8 %tmp_363, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3926 'icmp' 'icmp_ln62_26' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3927 [1/1] (2.44ns)   --->   "%icmp_ln62_27 = icmp_eq  i23 %trunc_ln62_13, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3927 'icmp' 'icmp_ln62_27' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_6)   --->   "%or_ln62_28 = or i1 %icmp_ln62_27, i1 %icmp_ln62_26" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3928 'or' 'or_ln62_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_6)   --->   "%and_ln62_12 = and i1 %or_ln62_27, i1 %or_ln62_28" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3929 'and' 'and_ln62_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3930 [1/2] (5.43ns)   --->   "%tmp_364 = fcmp_ogt  i32 %tmp_score_6, i32 %score_9" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3930 'fcmp' 'tmp_364' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_6)   --->   "%and_ln62_13 = and i1 %and_ln62_12, i1 %tmp_364" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3931 'and' 'and_ln62_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3932 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_6 = or i1 %tmp_361, i1 %and_ln62_13" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3932 'or' 'or_ln62_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node score_10)   --->   "%select_ln62_11 = select i1 %or_ln62_6, i32 %tmp_score_6, i32 %score_9" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3933 'select' 'select_ln62_11' <Predicate = (!or_ln57_262)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_397 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%select_ln62_12 = select i1 %or_ln62_6, i3 7, i3 %trunc_ln35_3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3934 'select' 'select_ln62_12' <Predicate = (!or_ln57_262)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_397 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node idx_7)   --->   "%zext_ln62_6 = zext i3 %select_ln62_12" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 3935 'zext' 'zext_ln62_6' <Predicate = (!or_ln57_262)> <Delay = 0.00>
ST_397 : Operation 3936 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_10 = select i1 %or_ln57_262, i32 %score_9, i32 %select_ln62_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3936 'select' 'score_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_397 : Operation 3937 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_7 = select i1 %or_ln57_262, i4 %idx_6, i4 %zext_ln62_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3937 'select' 'idx_7' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_397 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln35_8 = sext i4 %idx_7" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 3938 'sext' 'sext_ln35_8' <Predicate = true> <Delay = 0.00>
ST_397 : Operation 3939 [1/1] (1.55ns)   --->   "%icmp_ln1077_8 = icmp_slt  i8 %n_regions_read, i8 9"   --->   Operation 3939 'icmp' 'icmp_ln1077_8' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_397 : Operation 3940 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_8, void %for.body4.8.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 3940 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_397 : Operation 3941 [2/2] (3.25ns)   --->   "%regions_8_1_load = load i9 %regions_8_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3941 'load' 'regions_8_1_load' <Predicate = (!icmp_ln1077_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_397 : Operation 3942 [2/2] (3.25ns)   --->   "%regions_8_2_load = load i9 %regions_8_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3942 'load' 'regions_8_2_load' <Predicate = (!icmp_ln1077_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_397 : Operation 3943 [2/2] (3.25ns)   --->   "%regions_8_0_load = load i9 %regions_8_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3943 'load' 'regions_8_0_load' <Predicate = (!icmp_ln1077_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_397 : Operation 3944 [2/2] (3.25ns)   --->   "%regions_8_0_load_1 = load i9 %regions_8_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3944 'load' 'regions_8_0_load_1' <Predicate = (!icmp_ln1077_8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 398 <SV = 397> <Delay = 13.7>
ST_398 : Operation 3945 [1/2] (3.25ns)   --->   "%regions_8_1_load = load i9 %regions_8_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3945 'load' 'regions_8_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_398 : Operation 3946 [1/2] (3.25ns)   --->   "%regions_8_2_load = load i9 %regions_8_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3946 'load' 'regions_8_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_398 : Operation 3947 [4/4] (10.5ns)   --->   "%hdist_64 = fsub i32 %regions_8_1_load, i32 %regions_8_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3947 'fsub' 'hdist_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3948 [1/2] (3.25ns)   --->   "%regions_8_0_load = load i9 %regions_8_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3948 'load' 'regions_8_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_398 : Operation 3949 [1/1] (0.00ns)   --->   "%bitcast_ln57_136 = bitcast i32 %regions_8_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3949 'bitcast' 'bitcast_ln57_136' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3950 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_136, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3950 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3951 [1/1] (0.00ns)   --->   "%trunc_ln57_136 = trunc i32 %bitcast_ln57_136" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3951 'trunc' 'trunc_ln57_136' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3952 [1/1] (1.55ns)   --->   "%icmp_ln57_272 = icmp_ne  i8 %tmp_365, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3952 'icmp' 'icmp_ln57_272' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3953 [1/1] (2.44ns)   --->   "%icmp_ln57_273 = icmp_eq  i23 %trunc_ln57_136, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3953 'icmp' 'icmp_ln57_273' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3954 [2/2] (5.43ns)   --->   "%tmp_366 = fcmp_ogt  i32 %regions_8_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3954 'fcmp' 'tmp_366' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3955 [1/1] (0.00ns)   --->   "%bitcast_ln57_137 = bitcast i32 %regions_8_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3955 'bitcast' 'bitcast_ln57_137' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3956 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_137, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3956 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3957 [1/1] (0.00ns)   --->   "%trunc_ln57_137 = trunc i32 %bitcast_ln57_137" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3957 'trunc' 'trunc_ln57_137' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3958 [1/1] (1.55ns)   --->   "%icmp_ln57_274 = icmp_ne  i8 %tmp_367, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3958 'icmp' 'icmp_ln57_274' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3959 [1/1] (2.44ns)   --->   "%icmp_ln57_275 = icmp_eq  i23 %trunc_ln57_137, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3959 'icmp' 'icmp_ln57_275' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3960 [2/2] (5.43ns)   --->   "%tmp_368 = fcmp_olt  i32 %regions_8_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3960 'fcmp' 'tmp_368' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3961 [1/2] (3.25ns)   --->   "%regions_8_0_load_1 = load i9 %regions_8_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3961 'load' 'regions_8_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_398 : Operation 3962 [1/1] (0.00ns)   --->   "%bitcast_ln57_138 = bitcast i32 %regions_8_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3962 'bitcast' 'bitcast_ln57_138' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3963 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_138, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3963 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3964 [1/1] (0.00ns)   --->   "%trunc_ln57_138 = trunc i32 %bitcast_ln57_138" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3964 'trunc' 'trunc_ln57_138' <Predicate = true> <Delay = 0.00>
ST_398 : Operation 3965 [1/1] (1.55ns)   --->   "%icmp_ln57_276 = icmp_ne  i8 %tmp_369, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3965 'icmp' 'icmp_ln57_276' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3966 [1/1] (2.44ns)   --->   "%icmp_ln57_277 = icmp_eq  i23 %trunc_ln57_138, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3966 'icmp' 'icmp_ln57_277' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3967 [2/2] (5.43ns)   --->   "%tmp_370 = fcmp_ogt  i32 %regions_8_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3967 'fcmp' 'tmp_370' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_398 : Operation 3968 [2/2] (3.25ns)   --->   "%regions_8_0_load_2 = load i9 %regions_8_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3968 'load' 'regions_8_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_398 : Operation 3969 [2/2] (3.25ns)   --->   "%regions_8_0_load_3 = load i9 %regions_8_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3969 'load' 'regions_8_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 399 <SV = 398> <Delay = 10.5>
ST_399 : Operation 3970 [3/4] (10.5ns)   --->   "%hdist_64 = fsub i32 %regions_8_1_load, i32 %regions_8_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 3970 'fsub' 'hdist_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3971 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_257)   --->   "%or_ln57_263 = or i1 %icmp_ln57_273, i1 %icmp_ln57_272" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3971 'or' 'or_ln57_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3972 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_257)   --->   "%and_ln57_256 = and i1 %or_ln57_263, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3972 'and' 'and_ln57_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3973 [1/2] (5.43ns)   --->   "%tmp_366 = fcmp_ogt  i32 %regions_8_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3973 'fcmp' 'tmp_366' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3974 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_257 = and i1 %and_ln57_256, i1 %tmp_366" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3974 'and' 'and_ln57_257' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_259)   --->   "%or_ln57_264 = or i1 %icmp_ln57_275, i1 %icmp_ln57_274" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3975 'or' 'or_ln57_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3976 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_259)   --->   "%and_ln57_258 = and i1 %or_ln57_264, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3976 'and' 'and_ln57_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3977 [1/2] (5.43ns)   --->   "%tmp_368 = fcmp_olt  i32 %regions_8_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3977 'fcmp' 'tmp_368' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3978 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_259 = and i1 %and_ln57_258, i1 %tmp_368" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3978 'and' 'and_ln57_259' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_286)   --->   "%or_ln57_265 = or i1 %icmp_ln57_277, i1 %icmp_ln57_276" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3979 'or' 'or_ln57_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_286)   --->   "%and_ln57_260 = and i1 %or_ln57_265, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3980 'and' 'and_ln57_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3981 [1/2] (5.43ns)   --->   "%tmp_370 = fcmp_ogt  i32 %regions_8_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3981 'fcmp' 'tmp_370' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_286)   --->   "%and_ln57_261 = and i1 %and_ln57_260, i1 %tmp_370" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3982 'and' 'and_ln57_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3983 [1/2] (3.25ns)   --->   "%regions_8_0_load_2 = load i9 %regions_8_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3983 'load' 'regions_8_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_399 : Operation 3984 [1/1] (0.00ns)   --->   "%bitcast_ln57_140 = bitcast i32 %regions_8_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3984 'bitcast' 'bitcast_ln57_140' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 3985 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_140, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3985 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 3986 [1/1] (0.00ns)   --->   "%trunc_ln57_140 = trunc i32 %bitcast_ln57_140" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3986 'trunc' 'trunc_ln57_140' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 3987 [1/1] (1.55ns)   --->   "%icmp_ln57_280 = icmp_ne  i8 %tmp_373, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3987 'icmp' 'icmp_ln57_280' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3988 [1/1] (2.44ns)   --->   "%icmp_ln57_281 = icmp_eq  i23 %trunc_ln57_140, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3988 'icmp' 'icmp_ln57_281' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3989 [2/2] (5.43ns)   --->   "%tmp_374 = fcmp_ogt  i32 %regions_8_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3989 'fcmp' 'tmp_374' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3990 [1/2] (3.25ns)   --->   "%regions_8_0_load_3 = load i9 %regions_8_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3990 'load' 'regions_8_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_399 : Operation 3991 [1/1] (0.00ns)   --->   "%bitcast_ln57_142 = bitcast i32 %regions_8_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3991 'bitcast' 'bitcast_ln57_142' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 3992 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_142, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3992 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 3993 [1/1] (0.00ns)   --->   "%trunc_ln57_142 = trunc i32 %bitcast_ln57_142" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3993 'trunc' 'trunc_ln57_142' <Predicate = true> <Delay = 0.00>
ST_399 : Operation 3994 [1/1] (1.55ns)   --->   "%icmp_ln57_284 = icmp_ne  i8 %tmp_377, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3994 'icmp' 'icmp_ln57_284' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3995 [1/1] (2.44ns)   --->   "%icmp_ln57_285 = icmp_eq  i23 %trunc_ln57_142, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3995 'icmp' 'icmp_ln57_285' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3996 [2/2] (5.43ns)   --->   "%tmp_378 = fcmp_ogt  i32 %regions_8_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3996 'fcmp' 'tmp_378' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_399 : Operation 3997 [2/2] (3.25ns)   --->   "%regions_8_0_load_4 = load i9 %regions_8_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3997 'load' 'regions_8_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_399 : Operation 3998 [2/2] (3.25ns)   --->   "%regions_8_0_load_5 = load i9 %regions_8_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3998 'load' 'regions_8_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_399 : Operation 3999 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_286 = or i1 %and_ln57_261, i1 %and_ln57_257" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 3999 'or' 'or_ln57_286' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 399> <Delay = 10.5>
ST_400 : Operation 4000 [2/4] (10.5ns)   --->   "%hdist_64 = fsub i32 %regions_8_1_load, i32 %regions_8_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4000 'fsub' 'hdist_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4001 [1/2] (5.43ns)   --->   "%tmp_374 = fcmp_ogt  i32 %regions_8_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4001 'fcmp' 'tmp_374' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4002 [1/2] (5.43ns)   --->   "%tmp_378 = fcmp_ogt  i32 %regions_8_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4002 'fcmp' 'tmp_378' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4003 [1/2] (3.25ns)   --->   "%regions_8_0_load_4 = load i9 %regions_8_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4003 'load' 'regions_8_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_400 : Operation 4004 [1/1] (0.00ns)   --->   "%bitcast_ln57_144 = bitcast i32 %regions_8_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4004 'bitcast' 'bitcast_ln57_144' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4005 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_144, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4005 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4006 [1/1] (0.00ns)   --->   "%trunc_ln57_144 = trunc i32 %bitcast_ln57_144" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4006 'trunc' 'trunc_ln57_144' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4007 [1/1] (1.55ns)   --->   "%icmp_ln57_288 = icmp_ne  i8 %tmp_381, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4007 'icmp' 'icmp_ln57_288' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4008 [1/1] (2.44ns)   --->   "%icmp_ln57_289 = icmp_eq  i23 %trunc_ln57_144, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4008 'icmp' 'icmp_ln57_289' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4009 [2/2] (5.43ns)   --->   "%tmp_382 = fcmp_ogt  i32 %regions_8_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4009 'fcmp' 'tmp_382' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4010 [1/2] (3.25ns)   --->   "%regions_8_0_load_5 = load i9 %regions_8_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4010 'load' 'regions_8_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_400 : Operation 4011 [1/1] (0.00ns)   --->   "%bitcast_ln57_146 = bitcast i32 %regions_8_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4011 'bitcast' 'bitcast_ln57_146' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4012 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_146, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4012 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4013 [1/1] (0.00ns)   --->   "%trunc_ln57_146 = trunc i32 %bitcast_ln57_146" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4013 'trunc' 'trunc_ln57_146' <Predicate = true> <Delay = 0.00>
ST_400 : Operation 4014 [1/1] (1.55ns)   --->   "%icmp_ln57_292 = icmp_ne  i8 %tmp_385, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4014 'icmp' 'icmp_ln57_292' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4015 [1/1] (2.44ns)   --->   "%icmp_ln57_293 = icmp_eq  i23 %trunc_ln57_146, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4015 'icmp' 'icmp_ln57_293' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4016 [2/2] (5.43ns)   --->   "%tmp_386 = fcmp_ogt  i32 %regions_8_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4016 'fcmp' 'tmp_386' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_400 : Operation 4017 [2/2] (3.25ns)   --->   "%regions_8_0_load_6 = load i9 %regions_8_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4017 'load' 'regions_8_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_400 : Operation 4018 [2/2] (3.25ns)   --->   "%regions_8_0_load_7 = load i9 %regions_8_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4018 'load' 'regions_8_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 401 <SV = 400> <Delay = 10.5>
ST_401 : Operation 4019 [1/4] (10.5ns)   --->   "%hdist_64 = fsub i32 %regions_8_1_load, i32 %regions_8_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4019 'fsub' 'hdist_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4020 [2/2] (3.25ns)   --->   "%regions_8_1_load_1 = load i9 %regions_8_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4020 'load' 'regions_8_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_401 : Operation 4021 [2/2] (3.25ns)   --->   "%regions_8_2_load_1 = load i9 %regions_8_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4021 'load' 'regions_8_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_401 : Operation 4022 [1/2] (5.43ns)   --->   "%tmp_382 = fcmp_ogt  i32 %regions_8_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4022 'fcmp' 'tmp_382' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_277)   --->   "%or_ln57_273 = or i1 %icmp_ln57_293, i1 %icmp_ln57_292" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4023 'or' 'or_ln57_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_277)   --->   "%and_ln57_276 = and i1 %or_ln57_273, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4024 'and' 'and_ln57_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4025 [1/2] (5.43ns)   --->   "%tmp_386 = fcmp_ogt  i32 %regions_8_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4025 'fcmp' 'tmp_386' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4026 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_277 = and i1 %and_ln57_276, i1 %tmp_386" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4026 'and' 'and_ln57_277' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4027 [1/2] (3.25ns)   --->   "%regions_8_0_load_6 = load i9 %regions_8_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4027 'load' 'regions_8_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_401 : Operation 4028 [1/1] (0.00ns)   --->   "%bitcast_ln57_148 = bitcast i32 %regions_8_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4028 'bitcast' 'bitcast_ln57_148' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4029 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_148, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4029 'partselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4030 [1/1] (0.00ns)   --->   "%trunc_ln57_148 = trunc i32 %bitcast_ln57_148" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4030 'trunc' 'trunc_ln57_148' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4031 [1/1] (1.55ns)   --->   "%icmp_ln57_296 = icmp_ne  i8 %tmp_389, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4031 'icmp' 'icmp_ln57_296' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4032 [1/1] (2.44ns)   --->   "%icmp_ln57_297 = icmp_eq  i23 %trunc_ln57_148, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4032 'icmp' 'icmp_ln57_297' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4033 [2/2] (5.43ns)   --->   "%tmp_390 = fcmp_ogt  i32 %regions_8_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4033 'fcmp' 'tmp_390' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4034 [1/2] (3.25ns)   --->   "%regions_8_0_load_7 = load i9 %regions_8_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4034 'load' 'regions_8_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_401 : Operation 4035 [1/1] (0.00ns)   --->   "%bitcast_ln57_150 = bitcast i32 %regions_8_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4035 'bitcast' 'bitcast_ln57_150' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4036 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_150, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4036 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4037 [1/1] (0.00ns)   --->   "%trunc_ln57_150 = trunc i32 %bitcast_ln57_150" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4037 'trunc' 'trunc_ln57_150' <Predicate = true> <Delay = 0.00>
ST_401 : Operation 4038 [1/1] (1.55ns)   --->   "%icmp_ln57_300 = icmp_ne  i8 %tmp_393, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4038 'icmp' 'icmp_ln57_300' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4039 [1/1] (2.44ns)   --->   "%icmp_ln57_301 = icmp_eq  i23 %trunc_ln57_150, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4039 'icmp' 'icmp_ln57_301' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_401 : Operation 4040 [2/2] (5.43ns)   --->   "%tmp_394 = fcmp_ogt  i32 %regions_8_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4040 'fcmp' 'tmp_394' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 401> <Delay = 13.7>
ST_402 : Operation 4041 [2/2] (12.3ns)   --->   "%scale_64 = fmul i32 %hdist_64, i32 %hdist_64" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4041 'fmul' 'scale_64' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 4042 [1/2] (3.25ns)   --->   "%regions_8_1_load_1 = load i9 %regions_8_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4042 'load' 'regions_8_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_402 : Operation 4043 [1/2] (3.25ns)   --->   "%regions_8_2_load_1 = load i9 %regions_8_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4043 'load' 'regions_8_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_402 : Operation 4044 [4/4] (10.5ns)   --->   "%hdist_65 = fsub i32 %regions_8_1_load_1, i32 %regions_8_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4044 'fsub' 'hdist_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 4045 [1/1] (0.00ns)   --->   "%bitcast_ln57_139 = bitcast i32 %regions_8_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4045 'bitcast' 'bitcast_ln57_139' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4046 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_139, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4046 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4047 [1/1] (0.00ns)   --->   "%trunc_ln57_139 = trunc i32 %bitcast_ln57_139" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4047 'trunc' 'trunc_ln57_139' <Predicate = true> <Delay = 0.00>
ST_402 : Operation 4048 [1/1] (1.55ns)   --->   "%icmp_ln57_278 = icmp_ne  i8 %tmp_371, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4048 'icmp' 'icmp_ln57_278' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 4049 [1/1] (2.44ns)   --->   "%icmp_ln57_279 = icmp_eq  i23 %trunc_ln57_139, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4049 'icmp' 'icmp_ln57_279' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 4050 [2/2] (5.43ns)   --->   "%tmp_372 = fcmp_olt  i32 %regions_8_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4050 'fcmp' 'tmp_372' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 4051 [1/2] (5.43ns)   --->   "%tmp_390 = fcmp_ogt  i32 %regions_8_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4051 'fcmp' 'tmp_390' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_402 : Operation 4052 [1/2] (5.43ns)   --->   "%tmp_394 = fcmp_ogt  i32 %regions_8_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4052 'fcmp' 'tmp_394' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 402> <Delay = 12.3>
ST_403 : Operation 4053 [1/2] (12.3ns)   --->   "%scale_64 = fmul i32 %hdist_64, i32 %hdist_64" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4053 'fmul' 'scale_64' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4054 [3/4] (10.5ns)   --->   "%hdist_65 = fsub i32 %regions_8_1_load_1, i32 %regions_8_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4054 'fsub' 'hdist_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_263)   --->   "%or_ln57_266 = or i1 %icmp_ln57_279, i1 %icmp_ln57_278" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4055 'or' 'or_ln57_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4056 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_263)   --->   "%and_ln57_262 = and i1 %or_ln57_266, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4056 'and' 'and_ln57_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4057 [1/2] (5.43ns)   --->   "%tmp_372 = fcmp_olt  i32 %regions_8_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4057 'fcmp' 'tmp_372' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4058 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_263 = and i1 %and_ln57_262, i1 %tmp_372" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4058 'and' 'and_ln57_263' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_288)   --->   "%or_ln57_267 = or i1 %icmp_ln57_281, i1 %icmp_ln57_280" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4059 'or' 'or_ln57_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_288)   --->   "%and_ln57_264 = and i1 %or_ln57_267, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4060 'and' 'and_ln57_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_288)   --->   "%and_ln57_265 = and i1 %and_ln57_264, i1 %tmp_374" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4061 'and' 'and_ln57_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4062 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_288)   --->   "%or_ln57_287 = or i1 %and_ln57_265, i1 %and_ln57_263" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4062 'or' 'or_ln57_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_403 : Operation 4063 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_288 = or i1 %or_ln57_287, i1 %or_ln57_286" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4063 'or' 'or_ln57_288' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 403> <Delay = 10.5>
ST_404 : Operation 4064 [4/4] (10.5ns)   --->   "%area_64 = fadd i32 %scale_64, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4064 'fadd' 'area_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_404 : Operation 4065 [2/4] (10.5ns)   --->   "%hdist_65 = fsub i32 %regions_8_1_load_1, i32 %regions_8_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4065 'fsub' 'hdist_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 404> <Delay = 10.5>
ST_405 : Operation 4066 [3/4] (10.5ns)   --->   "%area_64 = fadd i32 %scale_64, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4066 'fadd' 'area_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 4067 [1/4] (10.5ns)   --->   "%hdist_65 = fsub i32 %regions_8_1_load_1, i32 %regions_8_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4067 'fsub' 'hdist_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_405 : Operation 4068 [2/2] (3.25ns)   --->   "%regions_8_1_load_2 = load i9 %regions_8_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4068 'load' 'regions_8_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_405 : Operation 4069 [2/2] (3.25ns)   --->   "%regions_8_2_load_2 = load i9 %regions_8_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4069 'load' 'regions_8_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 406 <SV = 405> <Delay = 13.7>
ST_406 : Operation 4070 [2/4] (10.5ns)   --->   "%area_64 = fadd i32 %scale_64, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4070 'fadd' 'area_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 4071 [2/2] (12.3ns)   --->   "%scale_65 = fmul i32 %hdist_65, i32 %hdist_65" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4071 'fmul' 'scale_65' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 4072 [1/2] (3.25ns)   --->   "%regions_8_1_load_2 = load i9 %regions_8_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4072 'load' 'regions_8_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_406 : Operation 4073 [1/2] (3.25ns)   --->   "%regions_8_2_load_2 = load i9 %regions_8_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4073 'load' 'regions_8_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_406 : Operation 4074 [4/4] (10.5ns)   --->   "%hdist_66 = fsub i32 %regions_8_1_load_2, i32 %regions_8_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4074 'fsub' 'hdist_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 4075 [1/1] (0.00ns)   --->   "%bitcast_ln57_141 = bitcast i32 %regions_8_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4075 'bitcast' 'bitcast_ln57_141' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4076 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_141, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4076 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4077 [1/1] (0.00ns)   --->   "%trunc_ln57_141 = trunc i32 %bitcast_ln57_141" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4077 'trunc' 'trunc_ln57_141' <Predicate = true> <Delay = 0.00>
ST_406 : Operation 4078 [1/1] (1.55ns)   --->   "%icmp_ln57_282 = icmp_ne  i8 %tmp_375, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4078 'icmp' 'icmp_ln57_282' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 4079 [1/1] (2.44ns)   --->   "%icmp_ln57_283 = icmp_eq  i23 %trunc_ln57_141, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4079 'icmp' 'icmp_ln57_283' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_406 : Operation 4080 [2/2] (5.43ns)   --->   "%tmp_376 = fcmp_olt  i32 %regions_8_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4080 'fcmp' 'tmp_376' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 406> <Delay = 12.3>
ST_407 : Operation 4081 [1/4] (10.5ns)   --->   "%area_64 = fadd i32 %scale_64, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4081 'fadd' 'area_64' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4082 [1/2] (12.3ns)   --->   "%scale_65 = fmul i32 %hdist_65, i32 %hdist_65" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4082 'fmul' 'scale_65' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4083 [3/4] (10.5ns)   --->   "%hdist_66 = fsub i32 %regions_8_1_load_2, i32 %regions_8_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4083 'fsub' 'hdist_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_267)   --->   "%or_ln57_268 = or i1 %icmp_ln57_283, i1 %icmp_ln57_282" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4084 'or' 'or_ln57_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_267)   --->   "%and_ln57_266 = and i1 %or_ln57_268, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4085 'and' 'and_ln57_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4086 [1/2] (5.43ns)   --->   "%tmp_376 = fcmp_olt  i32 %regions_8_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4086 'fcmp' 'tmp_376' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4087 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_267 = and i1 %and_ln57_266, i1 %tmp_376" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4087 'and' 'and_ln57_267' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_289)   --->   "%or_ln57_269 = or i1 %icmp_ln57_285, i1 %icmp_ln57_284" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4088 'or' 'or_ln57_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4089 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_289)   --->   "%and_ln57_268 = and i1 %or_ln57_269, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4089 'and' 'and_ln57_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_289)   --->   "%and_ln57_269 = and i1 %and_ln57_268, i1 %tmp_378" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4090 'and' 'and_ln57_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_407 : Operation 4091 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_289 = or i1 %and_ln57_269, i1 %and_ln57_267" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4091 'or' 'or_ln57_289' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 407> <Delay = 10.5>
ST_408 : Operation 4092 [4/4] (10.5ns)   --->   "%area_65 = fadd i32 %area_64, i32 %scale_65" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4092 'fadd' 'area_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_408 : Operation 4093 [2/4] (10.5ns)   --->   "%hdist_66 = fsub i32 %regions_8_1_load_2, i32 %regions_8_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4093 'fsub' 'hdist_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 408> <Delay = 10.5>
ST_409 : Operation 4094 [3/4] (10.5ns)   --->   "%area_65 = fadd i32 %area_64, i32 %scale_65" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4094 'fadd' 'area_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 4095 [1/4] (10.5ns)   --->   "%hdist_66 = fsub i32 %regions_8_1_load_2, i32 %regions_8_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4095 'fsub' 'hdist_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_409 : Operation 4096 [2/2] (3.25ns)   --->   "%regions_8_1_load_3 = load i9 %regions_8_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4096 'load' 'regions_8_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_409 : Operation 4097 [2/2] (3.25ns)   --->   "%regions_8_2_load_3 = load i9 %regions_8_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4097 'load' 'regions_8_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 410 <SV = 409> <Delay = 13.7>
ST_410 : Operation 4098 [2/4] (10.5ns)   --->   "%area_65 = fadd i32 %area_64, i32 %scale_65" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4098 'fadd' 'area_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 4099 [2/2] (12.3ns)   --->   "%scale_66 = fmul i32 %hdist_66, i32 %hdist_66" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4099 'fmul' 'scale_66' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 4100 [1/2] (3.25ns)   --->   "%regions_8_1_load_3 = load i9 %regions_8_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4100 'load' 'regions_8_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_410 : Operation 4101 [1/2] (3.25ns)   --->   "%regions_8_2_load_3 = load i9 %regions_8_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4101 'load' 'regions_8_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_410 : Operation 4102 [4/4] (10.5ns)   --->   "%hdist_67 = fsub i32 %regions_8_1_load_3, i32 %regions_8_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4102 'fsub' 'hdist_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 4103 [1/1] (0.00ns)   --->   "%bitcast_ln57_143 = bitcast i32 %regions_8_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4103 'bitcast' 'bitcast_ln57_143' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4104 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_143, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4104 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4105 [1/1] (0.00ns)   --->   "%trunc_ln57_143 = trunc i32 %bitcast_ln57_143" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4105 'trunc' 'trunc_ln57_143' <Predicate = true> <Delay = 0.00>
ST_410 : Operation 4106 [1/1] (1.55ns)   --->   "%icmp_ln57_286 = icmp_ne  i8 %tmp_379, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4106 'icmp' 'icmp_ln57_286' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 4107 [1/1] (2.44ns)   --->   "%icmp_ln57_287 = icmp_eq  i23 %trunc_ln57_143, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4107 'icmp' 'icmp_ln57_287' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_410 : Operation 4108 [2/2] (5.43ns)   --->   "%tmp_380 = fcmp_olt  i32 %regions_8_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4108 'fcmp' 'tmp_380' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 410> <Delay = 12.3>
ST_411 : Operation 4109 [1/4] (10.5ns)   --->   "%area_65 = fadd i32 %area_64, i32 %scale_65" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4109 'fadd' 'area_65' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 4110 [1/2] (12.3ns)   --->   "%scale_66 = fmul i32 %hdist_66, i32 %hdist_66" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4110 'fmul' 'scale_66' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 4111 [3/4] (10.5ns)   --->   "%hdist_67 = fsub i32 %regions_8_1_load_3, i32 %regions_8_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4111 'fsub' 'hdist_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_411 : Operation 4112 [1/2] (5.43ns)   --->   "%tmp_380 = fcmp_olt  i32 %regions_8_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4112 'fcmp' 'tmp_380' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 411> <Delay = 10.5>
ST_412 : Operation 4113 [4/4] (10.5ns)   --->   "%area_66 = fadd i32 %area_65, i32 %scale_66" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4113 'fadd' 'area_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_412 : Operation 4114 [2/4] (10.5ns)   --->   "%hdist_67 = fsub i32 %regions_8_1_load_3, i32 %regions_8_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4114 'fsub' 'hdist_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 412> <Delay = 10.5>
ST_413 : Operation 4115 [3/4] (10.5ns)   --->   "%area_66 = fadd i32 %area_65, i32 %scale_66" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4115 'fadd' 'area_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 4116 [1/4] (10.5ns)   --->   "%hdist_67 = fsub i32 %regions_8_1_load_3, i32 %regions_8_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4116 'fsub' 'hdist_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_413 : Operation 4117 [2/2] (3.25ns)   --->   "%regions_8_1_load_4 = load i9 %regions_8_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4117 'load' 'regions_8_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_413 : Operation 4118 [2/2] (3.25ns)   --->   "%regions_8_2_load_4 = load i9 %regions_8_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4118 'load' 'regions_8_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 414 <SV = 413> <Delay = 13.7>
ST_414 : Operation 4119 [2/4] (10.5ns)   --->   "%area_66 = fadd i32 %area_65, i32 %scale_66" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4119 'fadd' 'area_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 4120 [2/2] (12.3ns)   --->   "%scale_67 = fmul i32 %hdist_67, i32 %hdist_67" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4120 'fmul' 'scale_67' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 4121 [1/2] (3.25ns)   --->   "%regions_8_1_load_4 = load i9 %regions_8_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4121 'load' 'regions_8_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_414 : Operation 4122 [1/2] (3.25ns)   --->   "%regions_8_2_load_4 = load i9 %regions_8_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4122 'load' 'regions_8_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_414 : Operation 4123 [4/4] (10.5ns)   --->   "%hdist_68 = fsub i32 %regions_8_1_load_4, i32 %regions_8_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4123 'fsub' 'hdist_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 4124 [1/1] (0.00ns)   --->   "%bitcast_ln57_145 = bitcast i32 %regions_8_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4124 'bitcast' 'bitcast_ln57_145' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4125 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_145, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4125 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4126 [1/1] (0.00ns)   --->   "%trunc_ln57_145 = trunc i32 %bitcast_ln57_145" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4126 'trunc' 'trunc_ln57_145' <Predicate = true> <Delay = 0.00>
ST_414 : Operation 4127 [1/1] (1.55ns)   --->   "%icmp_ln57_290 = icmp_ne  i8 %tmp_383, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4127 'icmp' 'icmp_ln57_290' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 4128 [1/1] (2.44ns)   --->   "%icmp_ln57_291 = icmp_eq  i23 %trunc_ln57_145, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4128 'icmp' 'icmp_ln57_291' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 4129 [2/2] (5.43ns)   --->   "%tmp_384 = fcmp_olt  i32 %regions_8_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4129 'fcmp' 'tmp_384' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 414> <Delay = 12.3>
ST_415 : Operation 4130 [1/4] (10.5ns)   --->   "%area_66 = fadd i32 %area_65, i32 %scale_66" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4130 'fadd' 'area_66' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4131 [1/2] (12.3ns)   --->   "%scale_67 = fmul i32 %hdist_67, i32 %hdist_67" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4131 'fmul' 'scale_67' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4132 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_282)   --->   "%or_ln57_270 = or i1 %icmp_ln57_287, i1 %icmp_ln57_286" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4132 'or' 'or_ln57_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_282)   --->   "%and_ln57_270 = and i1 %or_ln57_270, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4133 'and' 'and_ln57_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4134 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_282)   --->   "%and_ln57_271 = and i1 %and_ln57_270, i1 %tmp_380" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4134 'and' 'and_ln57_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4135 [3/4] (10.5ns)   --->   "%hdist_68 = fsub i32 %regions_8_1_load_4, i32 %regions_8_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4135 'fsub' 'hdist_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_284)   --->   "%or_ln57_271 = or i1 %icmp_ln57_289, i1 %icmp_ln57_288" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4136 'or' 'or_ln57_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_284)   --->   "%and_ln57_272 = and i1 %or_ln57_271, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4137 'and' 'and_ln57_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_284)   --->   "%and_ln57_273 = and i1 %and_ln57_272, i1 %tmp_382" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4138 'and' 'and_ln57_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_275)   --->   "%or_ln57_272 = or i1 %icmp_ln57_291, i1 %icmp_ln57_290" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4139 'or' 'or_ln57_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_275)   --->   "%and_ln57_274 = and i1 %or_ln57_272, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4140 'and' 'and_ln57_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4141 [1/2] (5.43ns)   --->   "%tmp_384 = fcmp_olt  i32 %regions_8_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4141 'fcmp' 'tmp_384' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4142 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_275 = and i1 %and_ln57_274, i1 %tmp_384" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4142 'and' 'and_ln57_275' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4143 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_282 = or i1 %and_ln57_271, i1 %and_ln57_275" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4143 'or' 'or_ln57_282' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_284)   --->   "%or_ln57_283 = or i1 %and_ln57_273, i1 %and_ln57_259" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4144 'or' 'or_ln57_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 4145 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_284 = or i1 %or_ln57_283, i1 %or_ln57_282" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4145 'or' 'or_ln57_284' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 415> <Delay = 10.5>
ST_416 : Operation 4146 [4/4] (10.5ns)   --->   "%area_67 = fadd i32 %area_66, i32 %scale_67" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4146 'fadd' 'area_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_416 : Operation 4147 [2/4] (10.5ns)   --->   "%hdist_68 = fsub i32 %regions_8_1_load_4, i32 %regions_8_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4147 'fsub' 'hdist_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 416> <Delay = 10.5>
ST_417 : Operation 4148 [3/4] (10.5ns)   --->   "%area_67 = fadd i32 %area_66, i32 %scale_67" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4148 'fadd' 'area_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 4149 [1/4] (10.5ns)   --->   "%hdist_68 = fsub i32 %regions_8_1_load_4, i32 %regions_8_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4149 'fsub' 'hdist_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_417 : Operation 4150 [2/2] (3.25ns)   --->   "%regions_8_1_load_5 = load i9 %regions_8_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4150 'load' 'regions_8_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_417 : Operation 4151 [2/2] (3.25ns)   --->   "%regions_8_2_load_5 = load i9 %regions_8_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4151 'load' 'regions_8_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 418 <SV = 417> <Delay = 13.7>
ST_418 : Operation 4152 [2/4] (10.5ns)   --->   "%area_67 = fadd i32 %area_66, i32 %scale_67" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4152 'fadd' 'area_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 4153 [2/2] (12.3ns)   --->   "%scale_68 = fmul i32 %hdist_68, i32 %hdist_68" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4153 'fmul' 'scale_68' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 4154 [1/2] (3.25ns)   --->   "%regions_8_1_load_5 = load i9 %regions_8_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4154 'load' 'regions_8_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_418 : Operation 4155 [1/2] (3.25ns)   --->   "%regions_8_2_load_5 = load i9 %regions_8_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4155 'load' 'regions_8_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_418 : Operation 4156 [4/4] (10.5ns)   --->   "%hdist_69 = fsub i32 %regions_8_1_load_5, i32 %regions_8_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4156 'fsub' 'hdist_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 4157 [1/1] (0.00ns)   --->   "%bitcast_ln57_147 = bitcast i32 %regions_8_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4157 'bitcast' 'bitcast_ln57_147' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4158 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_147, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4158 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4159 [1/1] (0.00ns)   --->   "%trunc_ln57_147 = trunc i32 %bitcast_ln57_147" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4159 'trunc' 'trunc_ln57_147' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 4160 [1/1] (1.55ns)   --->   "%icmp_ln57_294 = icmp_ne  i8 %tmp_387, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4160 'icmp' 'icmp_ln57_294' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 4161 [1/1] (2.44ns)   --->   "%icmp_ln57_295 = icmp_eq  i23 %trunc_ln57_147, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4161 'icmp' 'icmp_ln57_295' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_418 : Operation 4162 [2/2] (5.43ns)   --->   "%tmp_388 = fcmp_olt  i32 %regions_8_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4162 'fcmp' 'tmp_388' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 418> <Delay = 12.3>
ST_419 : Operation 4163 [1/4] (10.5ns)   --->   "%area_67 = fadd i32 %area_66, i32 %scale_67" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4163 'fadd' 'area_67' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 4164 [1/2] (12.3ns)   --->   "%scale_68 = fmul i32 %hdist_68, i32 %hdist_68" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4164 'fmul' 'scale_68' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 4165 [3/4] (10.5ns)   --->   "%hdist_69 = fsub i32 %regions_8_1_load_5, i32 %regions_8_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4165 'fsub' 'hdist_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 4166 [1/2] (5.43ns)   --->   "%tmp_388 = fcmp_olt  i32 %regions_8_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4166 'fcmp' 'tmp_388' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 419> <Delay = 10.5>
ST_420 : Operation 4167 [4/4] (10.5ns)   --->   "%area_68 = fadd i32 %area_67, i32 %scale_68" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4167 'fadd' 'area_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 4168 [2/4] (10.5ns)   --->   "%hdist_69 = fsub i32 %regions_8_1_load_5, i32 %regions_8_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4168 'fsub' 'hdist_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 420> <Delay = 10.5>
ST_421 : Operation 4169 [3/4] (10.5ns)   --->   "%area_68 = fadd i32 %area_67, i32 %scale_68" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4169 'fadd' 'area_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 4170 [1/4] (10.5ns)   --->   "%hdist_69 = fsub i32 %regions_8_1_load_5, i32 %regions_8_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4170 'fsub' 'hdist_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 4171 [2/2] (3.25ns)   --->   "%regions_8_1_load_6 = load i9 %regions_8_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4171 'load' 'regions_8_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_421 : Operation 4172 [2/2] (3.25ns)   --->   "%regions_8_2_load_6 = load i9 %regions_8_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4172 'load' 'regions_8_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 422 <SV = 421> <Delay = 13.7>
ST_422 : Operation 4173 [2/4] (10.5ns)   --->   "%area_68 = fadd i32 %area_67, i32 %scale_68" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4173 'fadd' 'area_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 4174 [2/2] (12.3ns)   --->   "%scale_69 = fmul i32 %hdist_69, i32 %hdist_69" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4174 'fmul' 'scale_69' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 4175 [1/2] (3.25ns)   --->   "%regions_8_1_load_6 = load i9 %regions_8_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4175 'load' 'regions_8_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_422 : Operation 4176 [1/2] (3.25ns)   --->   "%regions_8_2_load_6 = load i9 %regions_8_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4176 'load' 'regions_8_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_422 : Operation 4177 [4/4] (10.5ns)   --->   "%hdist_70 = fsub i32 %regions_8_1_load_6, i32 %regions_8_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4177 'fsub' 'hdist_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 4178 [1/1] (0.00ns)   --->   "%bitcast_ln57_149 = bitcast i32 %regions_8_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4178 'bitcast' 'bitcast_ln57_149' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4179 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_149, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4179 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4180 [1/1] (0.00ns)   --->   "%trunc_ln57_149 = trunc i32 %bitcast_ln57_149" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4180 'trunc' 'trunc_ln57_149' <Predicate = true> <Delay = 0.00>
ST_422 : Operation 4181 [1/1] (1.55ns)   --->   "%icmp_ln57_298 = icmp_ne  i8 %tmp_391, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4181 'icmp' 'icmp_ln57_298' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 4182 [1/1] (2.44ns)   --->   "%icmp_ln57_299 = icmp_eq  i23 %trunc_ln57_149, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4182 'icmp' 'icmp_ln57_299' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 4183 [2/2] (5.43ns)   --->   "%tmp_392 = fcmp_olt  i32 %regions_8_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4183 'fcmp' 'tmp_392' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 422> <Delay = 12.3>
ST_423 : Operation 4184 [1/4] (10.5ns)   --->   "%area_68 = fadd i32 %area_67, i32 %scale_68" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4184 'fadd' 'area_68' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4185 [1/2] (12.3ns)   --->   "%scale_69 = fmul i32 %hdist_69, i32 %hdist_69" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4185 'fmul' 'scale_69' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_281)   --->   "%or_ln57_274 = or i1 %icmp_ln57_295, i1 %icmp_ln57_294" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4186 'or' 'or_ln57_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_281)   --->   "%and_ln57_278 = and i1 %or_ln57_274, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4187 'and' 'and_ln57_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_281)   --->   "%and_ln57_279 = and i1 %and_ln57_278, i1 %tmp_388" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4188 'and' 'and_ln57_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4189 [3/4] (10.5ns)   --->   "%hdist_70 = fsub i32 %regions_8_1_load_6, i32 %regions_8_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4189 'fsub' 'hdist_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_279)   --->   "%or_ln57_275 = or i1 %icmp_ln57_297, i1 %icmp_ln57_296" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4190 'or' 'or_ln57_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_279)   --->   "%and_ln57_280 = and i1 %or_ln57_275, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4191 'and' 'and_ln57_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_279)   --->   "%and_ln57_281 = and i1 %and_ln57_280, i1 %tmp_390" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4192 'and' 'and_ln57_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4193 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_283)   --->   "%or_ln57_276 = or i1 %icmp_ln57_299, i1 %icmp_ln57_298" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4193 'or' 'or_ln57_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_283)   --->   "%and_ln57_282 = and i1 %or_ln57_276, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4194 'and' 'and_ln57_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4195 [1/2] (5.43ns)   --->   "%tmp_392 = fcmp_olt  i32 %regions_8_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4195 'fcmp' 'tmp_392' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4196 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_283 = and i1 %and_ln57_282, i1 %tmp_392" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4196 'and' 'and_ln57_283' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4197 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_279 = or i1 %and_ln57_281, i1 %and_ln57_283" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4197 'or' 'or_ln57_279' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_281)   --->   "%or_ln57_280 = or i1 %and_ln57_279, i1 %and_ln57_277" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4198 'or' 'or_ln57_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 4199 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_281 = or i1 %or_ln57_280, i1 %or_ln57_279" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4199 'or' 'or_ln57_281' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 423> <Delay = 10.5>
ST_424 : Operation 4200 [4/4] (10.5ns)   --->   "%area_69 = fadd i32 %area_68, i32 %scale_69" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4200 'fadd' 'area_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 4201 [2/4] (10.5ns)   --->   "%hdist_70 = fsub i32 %regions_8_1_load_6, i32 %regions_8_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4201 'fsub' 'hdist_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 424> <Delay = 10.5>
ST_425 : Operation 4202 [3/4] (10.5ns)   --->   "%area_69 = fadd i32 %area_68, i32 %scale_69" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4202 'fadd' 'area_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 4203 [1/4] (10.5ns)   --->   "%hdist_70 = fsub i32 %regions_8_1_load_6, i32 %regions_8_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4203 'fsub' 'hdist_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 4204 [2/2] (3.25ns)   --->   "%regions_8_1_load_7 = load i9 %regions_8_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4204 'load' 'regions_8_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_425 : Operation 4205 [2/2] (3.25ns)   --->   "%regions_8_2_load_7 = load i9 %regions_8_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4205 'load' 'regions_8_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 426 <SV = 425> <Delay = 13.7>
ST_426 : Operation 4206 [2/4] (10.5ns)   --->   "%area_69 = fadd i32 %area_68, i32 %scale_69" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4206 'fadd' 'area_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 4207 [2/2] (12.3ns)   --->   "%scale_70 = fmul i32 %hdist_70, i32 %hdist_70" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4207 'fmul' 'scale_70' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 4208 [1/2] (3.25ns)   --->   "%regions_8_1_load_7 = load i9 %regions_8_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4208 'load' 'regions_8_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_426 : Operation 4209 [1/2] (3.25ns)   --->   "%regions_8_2_load_7 = load i9 %regions_8_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4209 'load' 'regions_8_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_426 : Operation 4210 [4/4] (10.5ns)   --->   "%hdist_71 = fsub i32 %regions_8_1_load_7, i32 %regions_8_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4210 'fsub' 'hdist_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 4211 [1/1] (0.00ns)   --->   "%bitcast_ln57_151 = bitcast i32 %regions_8_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4211 'bitcast' 'bitcast_ln57_151' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4212 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_151, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4212 'partselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4213 [1/1] (0.00ns)   --->   "%trunc_ln57_151 = trunc i32 %bitcast_ln57_151" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4213 'trunc' 'trunc_ln57_151' <Predicate = true> <Delay = 0.00>
ST_426 : Operation 4214 [1/1] (1.55ns)   --->   "%icmp_ln57_302 = icmp_ne  i8 %tmp_395, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4214 'icmp' 'icmp_ln57_302' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 4215 [1/1] (2.44ns)   --->   "%icmp_ln57_303 = icmp_eq  i23 %trunc_ln57_151, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4215 'icmp' 'icmp_ln57_303' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 4216 [2/2] (5.43ns)   --->   "%tmp_396 = fcmp_olt  i32 %regions_8_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4216 'fcmp' 'tmp_396' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 426> <Delay = 12.3>
ST_427 : Operation 4217 [1/4] (10.5ns)   --->   "%area_69 = fadd i32 %area_68, i32 %scale_69" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4217 'fadd' 'area_69' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4218 [1/2] (12.3ns)   --->   "%scale_70 = fmul i32 %hdist_70, i32 %hdist_70" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4218 'fmul' 'scale_70' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4219 [3/4] (10.5ns)   --->   "%hdist_71 = fsub i32 %regions_8_1_load_7, i32 %regions_8_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4219 'fsub' 'hdist_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_291)   --->   "%or_ln57_277 = or i1 %icmp_ln57_301, i1 %icmp_ln57_300" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4220 'or' 'or_ln57_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_291)   --->   "%and_ln57_284 = and i1 %or_ln57_277, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4221 'and' 'and_ln57_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_291)   --->   "%and_ln57_285 = and i1 %and_ln57_284, i1 %tmp_394" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4222 'and' 'and_ln57_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_287)   --->   "%or_ln57_278 = or i1 %icmp_ln57_303, i1 %icmp_ln57_302" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4223 'or' 'or_ln57_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_287)   --->   "%and_ln57_286 = and i1 %or_ln57_278, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4224 'and' 'and_ln57_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4225 [1/2] (5.43ns)   --->   "%tmp_396 = fcmp_olt  i32 %regions_8_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4225 'fcmp' 'tmp_396' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4226 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_287 = and i1 %and_ln57_286, i1 %tmp_396" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4226 'and' 'and_ln57_287' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4227 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_293)   --->   "%or_ln57_285 = or i1 %or_ln57_284, i1 %or_ln57_281" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4227 'or' 'or_ln57_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_291)   --->   "%or_ln57_290 = or i1 %and_ln57_285, i1 %and_ln57_287" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4228 'or' 'or_ln57_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4229 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_291 = or i1 %or_ln57_290, i1 %or_ln57_289" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4229 'or' 'or_ln57_291' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_293)   --->   "%or_ln57_292 = or i1 %or_ln57_291, i1 %or_ln57_288" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4230 'or' 'or_ln57_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 4231 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_293 = or i1 %or_ln57_292, i1 %or_ln57_285" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4231 'or' 'or_ln57_293' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 427> <Delay = 10.5>
ST_428 : Operation 4232 [4/4] (10.5ns)   --->   "%area_70 = fadd i32 %area_69, i32 %scale_70" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4232 'fadd' 'area_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_428 : Operation 4233 [2/4] (10.5ns)   --->   "%hdist_71 = fsub i32 %regions_8_1_load_7, i32 %regions_8_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4233 'fsub' 'hdist_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 428> <Delay = 10.5>
ST_429 : Operation 4234 [3/4] (10.5ns)   --->   "%area_70 = fadd i32 %area_69, i32 %scale_70" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4234 'fadd' 'area_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_429 : Operation 4235 [1/4] (10.5ns)   --->   "%hdist_71 = fsub i32 %regions_8_1_load_7, i32 %regions_8_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4235 'fsub' 'hdist_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 429> <Delay = 12.3>
ST_430 : Operation 4236 [2/4] (10.5ns)   --->   "%area_70 = fadd i32 %area_69, i32 %scale_70" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4236 'fadd' 'area_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_430 : Operation 4237 [2/2] (12.3ns)   --->   "%scale_71 = fmul i32 %hdist_71, i32 %hdist_71" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4237 'fmul' 'scale_71' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 430> <Delay = 12.3>
ST_431 : Operation 4238 [1/4] (10.5ns)   --->   "%area_70 = fadd i32 %area_69, i32 %scale_70" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4238 'fadd' 'area_70' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_431 : Operation 4239 [1/2] (12.3ns)   --->   "%scale_71 = fmul i32 %hdist_71, i32 %hdist_71" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4239 'fmul' 'scale_71' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 431> <Delay = 10.5>
ST_432 : Operation 4240 [4/4] (10.5ns)   --->   "%area_71 = fadd i32 %area_70, i32 %scale_71" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4240 'fadd' 'area_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 432> <Delay = 10.5>
ST_433 : Operation 4241 [3/4] (10.5ns)   --->   "%area_71 = fadd i32 %area_70, i32 %scale_71" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4241 'fadd' 'area_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 433> <Delay = 10.5>
ST_434 : Operation 4242 [2/4] (10.5ns)   --->   "%area_71 = fadd i32 %area_70, i32 %scale_71" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4242 'fadd' 'area_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 434> <Delay = 10.5>
ST_435 : Operation 4243 [1/4] (10.5ns)   --->   "%area_71 = fadd i32 %area_70, i32 %scale_71" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4243 'fadd' 'area_71' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 435> <Delay = 14.0>
ST_436 : Operation 4244 [9/9] (14.0ns)   --->   "%tmp_score_7 = fdiv i32 1, i32 %area_71" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4244 'fdiv' 'tmp_score_7' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 436> <Delay = 14.0>
ST_437 : Operation 4245 [8/9] (14.0ns)   --->   "%tmp_score_7 = fdiv i32 1, i32 %area_71" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4245 'fdiv' 'tmp_score_7' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 437> <Delay = 14.0>
ST_438 : Operation 4246 [7/9] (14.0ns)   --->   "%tmp_score_7 = fdiv i32 1, i32 %area_71" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4246 'fdiv' 'tmp_score_7' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 438> <Delay = 14.0>
ST_439 : Operation 4247 [6/9] (14.0ns)   --->   "%tmp_score_7 = fdiv i32 1, i32 %area_71" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4247 'fdiv' 'tmp_score_7' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 439> <Delay = 14.0>
ST_440 : Operation 4248 [5/9] (14.0ns)   --->   "%tmp_score_7 = fdiv i32 1, i32 %area_71" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4248 'fdiv' 'tmp_score_7' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 440> <Delay = 14.0>
ST_441 : Operation 4249 [4/9] (14.0ns)   --->   "%tmp_score_7 = fdiv i32 1, i32 %area_71" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4249 'fdiv' 'tmp_score_7' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 441> <Delay = 14.0>
ST_442 : Operation 4250 [3/9] (14.0ns)   --->   "%tmp_score_7 = fdiv i32 1, i32 %area_71" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4250 'fdiv' 'tmp_score_7' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 442> <Delay = 14.0>
ST_443 : Operation 4251 [2/9] (14.0ns)   --->   "%tmp_score_7 = fdiv i32 1, i32 %area_71" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4251 'fdiv' 'tmp_score_7' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 443> <Delay = 14.0>
ST_444 : Operation 4252 [1/9] (14.0ns)   --->   "%tmp_score_7 = fdiv i32 1, i32 %area_71" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4252 'fdiv' 'tmp_score_7' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 444> <Delay = 5.43>
ST_445 : Operation 4253 [2/2] (5.43ns)   --->   "%tmp_399 = fcmp_ogt  i32 %tmp_score_7, i32 %score_10" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4253 'fcmp' 'tmp_399' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 445> <Delay = 7.43>
ST_446 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_7)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %idx_7, i32 3" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4254 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 4255 [1/1] (0.00ns)   --->   "%bitcast_ln62_14 = bitcast i32 %tmp_score_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4255 'bitcast' 'bitcast_ln62_14' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 4256 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_14, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4256 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 4257 [1/1] (0.00ns)   --->   "%trunc_ln62_14 = trunc i32 %bitcast_ln62_14" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4257 'trunc' 'trunc_ln62_14' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 4258 [1/1] (0.00ns)   --->   "%bitcast_ln62_15 = bitcast i32 %score_10" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4258 'bitcast' 'bitcast_ln62_15' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 4259 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_15, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4259 'partselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 4260 [1/1] (0.00ns)   --->   "%trunc_ln62_15 = trunc i32 %bitcast_ln62_15" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4260 'trunc' 'trunc_ln62_15' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 4261 [1/1] (1.55ns)   --->   "%icmp_ln62_28 = icmp_ne  i8 %tmp_397, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4261 'icmp' 'icmp_ln62_28' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4262 [1/1] (2.44ns)   --->   "%icmp_ln62_29 = icmp_eq  i23 %trunc_ln62_14, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4262 'icmp' 'icmp_ln62_29' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_7)   --->   "%or_ln62_29 = or i1 %icmp_ln62_29, i1 %icmp_ln62_28" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4263 'or' 'or_ln62_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4264 [1/1] (1.55ns)   --->   "%icmp_ln62_30 = icmp_ne  i8 %tmp_398, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4264 'icmp' 'icmp_ln62_30' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4265 [1/1] (2.44ns)   --->   "%icmp_ln62_31 = icmp_eq  i23 %trunc_ln62_15, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4265 'icmp' 'icmp_ln62_31' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4266 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_7)   --->   "%or_ln62_30 = or i1 %icmp_ln62_31, i1 %icmp_ln62_30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4266 'or' 'or_ln62_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_7)   --->   "%and_ln62_14 = and i1 %or_ln62_29, i1 %or_ln62_30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4267 'and' 'and_ln62_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4268 [1/2] (5.43ns)   --->   "%tmp_399 = fcmp_ogt  i32 %tmp_score_7, i32 %score_10" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4268 'fcmp' 'tmp_399' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4269 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_7)   --->   "%and_ln62_15 = and i1 %and_ln62_14, i1 %tmp_399" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4269 'and' 'and_ln62_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4270 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_7 = or i1 %tmp_645, i1 %and_ln62_15" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4270 'or' 'or_ln62_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node score_11)   --->   "%select_ln62_13 = select i1 %or_ln62_7, i32 %tmp_score_7, i32 %score_10" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4271 'select' 'select_ln62_13' <Predicate = (!or_ln57_293)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_446 : Operation 4272 [1/1] (0.00ns) (grouped into LUT with out node idx_8)   --->   "%select_ln62_14 = select i1 %or_ln62_7, i4 8, i4 %idx_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4272 'select' 'select_ln62_14' <Predicate = (!or_ln57_293)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_446 : Operation 4273 [1/1] (0.00ns) (grouped into LUT with out node idx_8)   --->   "%zext_ln62_7 = zext i4 %select_ln62_14" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4273 'zext' 'zext_ln62_7' <Predicate = (!or_ln57_293)> <Delay = 0.00>
ST_446 : Operation 4274 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_11 = select i1 %or_ln57_293, i32 %score_10, i32 %select_ln62_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4274 'select' 'score_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_446 : Operation 4275 [1/1] (1.02ns) (out node of the LUT)   --->   "%idx_8 = select i1 %or_ln57_293, i5 %sext_ln35_8, i5 %zext_ln62_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4275 'select' 'idx_8' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_446 : Operation 4276 [1/1] (0.00ns)   --->   "%trunc_ln35_4 = trunc i5 %idx_8" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 4276 'trunc' 'trunc_ln35_4' <Predicate = true> <Delay = 0.00>
ST_446 : Operation 4277 [1/1] (1.55ns)   --->   "%icmp_ln1077_9 = icmp_slt  i8 %n_regions_read, i8 10"   --->   Operation 4277 'icmp' 'icmp_ln1077_9' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_446 : Operation 4278 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_9, void %for.body4.9.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 4278 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_446 : Operation 4279 [2/2] (3.25ns)   --->   "%regions_9_1_load = load i9 %regions_9_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4279 'load' 'regions_9_1_load' <Predicate = (!icmp_ln1077_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_446 : Operation 4280 [2/2] (3.25ns)   --->   "%regions_9_2_load = load i9 %regions_9_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4280 'load' 'regions_9_2_load' <Predicate = (!icmp_ln1077_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_446 : Operation 4281 [2/2] (3.25ns)   --->   "%regions_9_0_load = load i9 %regions_9_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4281 'load' 'regions_9_0_load' <Predicate = (!icmp_ln1077_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_446 : Operation 4282 [2/2] (3.25ns)   --->   "%regions_9_0_load_1 = load i9 %regions_9_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4282 'load' 'regions_9_0_load_1' <Predicate = (!icmp_ln1077_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 447 <SV = 446> <Delay = 13.7>
ST_447 : Operation 4283 [1/2] (3.25ns)   --->   "%regions_9_1_load = load i9 %regions_9_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4283 'load' 'regions_9_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_447 : Operation 4284 [1/2] (3.25ns)   --->   "%regions_9_2_load = load i9 %regions_9_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4284 'load' 'regions_9_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_447 : Operation 4285 [4/4] (10.5ns)   --->   "%hdist_72 = fsub i32 %regions_9_1_load, i32 %regions_9_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4285 'fsub' 'hdist_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4286 [1/2] (3.25ns)   --->   "%regions_9_0_load = load i9 %regions_9_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4286 'load' 'regions_9_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_447 : Operation 4287 [1/1] (0.00ns)   --->   "%bitcast_ln57_152 = bitcast i32 %regions_9_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4287 'bitcast' 'bitcast_ln57_152' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4288 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_152, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4288 'partselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4289 [1/1] (0.00ns)   --->   "%trunc_ln57_152 = trunc i32 %bitcast_ln57_152" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4289 'trunc' 'trunc_ln57_152' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4290 [1/1] (1.55ns)   --->   "%icmp_ln57_304 = icmp_ne  i8 %tmp_400, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4290 'icmp' 'icmp_ln57_304' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4291 [1/1] (2.44ns)   --->   "%icmp_ln57_305 = icmp_eq  i23 %trunc_ln57_152, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4291 'icmp' 'icmp_ln57_305' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4292 [2/2] (5.43ns)   --->   "%tmp_401 = fcmp_ogt  i32 %regions_9_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4292 'fcmp' 'tmp_401' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4293 [1/1] (0.00ns)   --->   "%bitcast_ln57_153 = bitcast i32 %regions_9_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4293 'bitcast' 'bitcast_ln57_153' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4294 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_153, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4294 'partselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4295 [1/1] (0.00ns)   --->   "%trunc_ln57_153 = trunc i32 %bitcast_ln57_153" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4295 'trunc' 'trunc_ln57_153' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4296 [1/1] (1.55ns)   --->   "%icmp_ln57_306 = icmp_ne  i8 %tmp_402, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4296 'icmp' 'icmp_ln57_306' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4297 [1/1] (2.44ns)   --->   "%icmp_ln57_307 = icmp_eq  i23 %trunc_ln57_153, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4297 'icmp' 'icmp_ln57_307' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4298 [2/2] (5.43ns)   --->   "%tmp_403 = fcmp_olt  i32 %regions_9_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4298 'fcmp' 'tmp_403' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4299 [1/2] (3.25ns)   --->   "%regions_9_0_load_1 = load i9 %regions_9_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4299 'load' 'regions_9_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_447 : Operation 4300 [1/1] (0.00ns)   --->   "%bitcast_ln57_154 = bitcast i32 %regions_9_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4300 'bitcast' 'bitcast_ln57_154' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4301 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_154, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4301 'partselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4302 [1/1] (0.00ns)   --->   "%trunc_ln57_154 = trunc i32 %bitcast_ln57_154" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4302 'trunc' 'trunc_ln57_154' <Predicate = true> <Delay = 0.00>
ST_447 : Operation 4303 [1/1] (1.55ns)   --->   "%icmp_ln57_308 = icmp_ne  i8 %tmp_404, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4303 'icmp' 'icmp_ln57_308' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4304 [1/1] (2.44ns)   --->   "%icmp_ln57_309 = icmp_eq  i23 %trunc_ln57_154, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4304 'icmp' 'icmp_ln57_309' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4305 [2/2] (5.43ns)   --->   "%tmp_405 = fcmp_ogt  i32 %regions_9_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4305 'fcmp' 'tmp_405' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_447 : Operation 4306 [2/2] (3.25ns)   --->   "%regions_9_0_load_2 = load i9 %regions_9_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4306 'load' 'regions_9_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_447 : Operation 4307 [2/2] (3.25ns)   --->   "%regions_9_0_load_3 = load i9 %regions_9_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4307 'load' 'regions_9_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 448 <SV = 447> <Delay = 10.5>
ST_448 : Operation 4308 [3/4] (10.5ns)   --->   "%hdist_72 = fsub i32 %regions_9_1_load, i32 %regions_9_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4308 'fsub' 'hdist_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_289)   --->   "%or_ln57_294 = or i1 %icmp_ln57_305, i1 %icmp_ln57_304" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4309 'or' 'or_ln57_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_289)   --->   "%and_ln57_288 = and i1 %or_ln57_294, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4310 'and' 'and_ln57_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4311 [1/2] (5.43ns)   --->   "%tmp_401 = fcmp_ogt  i32 %regions_9_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4311 'fcmp' 'tmp_401' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4312 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_289 = and i1 %and_ln57_288, i1 %tmp_401" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4312 'and' 'and_ln57_289' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_291)   --->   "%or_ln57_295 = or i1 %icmp_ln57_307, i1 %icmp_ln57_306" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4313 'or' 'or_ln57_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_291)   --->   "%and_ln57_290 = and i1 %or_ln57_295, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4314 'and' 'and_ln57_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4315 [1/2] (5.43ns)   --->   "%tmp_403 = fcmp_olt  i32 %regions_9_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4315 'fcmp' 'tmp_403' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4316 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_291 = and i1 %and_ln57_290, i1 %tmp_403" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4316 'and' 'and_ln57_291' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_317)   --->   "%or_ln57_296 = or i1 %icmp_ln57_309, i1 %icmp_ln57_308" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4317 'or' 'or_ln57_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4318 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_317)   --->   "%and_ln57_292 = and i1 %or_ln57_296, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4318 'and' 'and_ln57_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4319 [1/2] (5.43ns)   --->   "%tmp_405 = fcmp_ogt  i32 %regions_9_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4319 'fcmp' 'tmp_405' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_317)   --->   "%and_ln57_293 = and i1 %and_ln57_292, i1 %tmp_405" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4320 'and' 'and_ln57_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4321 [1/2] (3.25ns)   --->   "%regions_9_0_load_2 = load i9 %regions_9_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4321 'load' 'regions_9_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_448 : Operation 4322 [1/1] (0.00ns)   --->   "%bitcast_ln57_156 = bitcast i32 %regions_9_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4322 'bitcast' 'bitcast_ln57_156' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 4323 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_156, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4323 'partselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 4324 [1/1] (0.00ns)   --->   "%trunc_ln57_156 = trunc i32 %bitcast_ln57_156" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4324 'trunc' 'trunc_ln57_156' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 4325 [1/1] (1.55ns)   --->   "%icmp_ln57_312 = icmp_ne  i8 %tmp_408, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4325 'icmp' 'icmp_ln57_312' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4326 [1/1] (2.44ns)   --->   "%icmp_ln57_313 = icmp_eq  i23 %trunc_ln57_156, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4326 'icmp' 'icmp_ln57_313' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4327 [2/2] (5.43ns)   --->   "%tmp_409 = fcmp_ogt  i32 %regions_9_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4327 'fcmp' 'tmp_409' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4328 [1/2] (3.25ns)   --->   "%regions_9_0_load_3 = load i9 %regions_9_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4328 'load' 'regions_9_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_448 : Operation 4329 [1/1] (0.00ns)   --->   "%bitcast_ln57_158 = bitcast i32 %regions_9_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4329 'bitcast' 'bitcast_ln57_158' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 4330 [1/1] (0.00ns)   --->   "%tmp_412 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_158, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4330 'partselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 4331 [1/1] (0.00ns)   --->   "%trunc_ln57_158 = trunc i32 %bitcast_ln57_158" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4331 'trunc' 'trunc_ln57_158' <Predicate = true> <Delay = 0.00>
ST_448 : Operation 4332 [1/1] (1.55ns)   --->   "%icmp_ln57_316 = icmp_ne  i8 %tmp_412, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4332 'icmp' 'icmp_ln57_316' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4333 [1/1] (2.44ns)   --->   "%icmp_ln57_317 = icmp_eq  i23 %trunc_ln57_158, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4333 'icmp' 'icmp_ln57_317' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4334 [2/2] (5.43ns)   --->   "%tmp_413 = fcmp_ogt  i32 %regions_9_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4334 'fcmp' 'tmp_413' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_448 : Operation 4335 [2/2] (3.25ns)   --->   "%regions_9_0_load_4 = load i9 %regions_9_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4335 'load' 'regions_9_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_448 : Operation 4336 [2/2] (3.25ns)   --->   "%regions_9_0_load_5 = load i9 %regions_9_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4336 'load' 'regions_9_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_448 : Operation 4337 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_317 = or i1 %and_ln57_293, i1 %and_ln57_289" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4337 'or' 'or_ln57_317' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 448> <Delay = 10.5>
ST_449 : Operation 4338 [2/4] (10.5ns)   --->   "%hdist_72 = fsub i32 %regions_9_1_load, i32 %regions_9_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4338 'fsub' 'hdist_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4339 [1/2] (5.43ns)   --->   "%tmp_409 = fcmp_ogt  i32 %regions_9_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4339 'fcmp' 'tmp_409' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4340 [1/2] (5.43ns)   --->   "%tmp_413 = fcmp_ogt  i32 %regions_9_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4340 'fcmp' 'tmp_413' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4341 [1/2] (3.25ns)   --->   "%regions_9_0_load_4 = load i9 %regions_9_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4341 'load' 'regions_9_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_449 : Operation 4342 [1/1] (0.00ns)   --->   "%bitcast_ln57_160 = bitcast i32 %regions_9_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4342 'bitcast' 'bitcast_ln57_160' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 4343 [1/1] (0.00ns)   --->   "%tmp_416 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_160, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4343 'partselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 4344 [1/1] (0.00ns)   --->   "%trunc_ln57_160 = trunc i32 %bitcast_ln57_160" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4344 'trunc' 'trunc_ln57_160' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 4345 [1/1] (1.55ns)   --->   "%icmp_ln57_320 = icmp_ne  i8 %tmp_416, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4345 'icmp' 'icmp_ln57_320' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4346 [1/1] (2.44ns)   --->   "%icmp_ln57_321 = icmp_eq  i23 %trunc_ln57_160, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4346 'icmp' 'icmp_ln57_321' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4347 [2/2] (5.43ns)   --->   "%tmp_417 = fcmp_ogt  i32 %regions_9_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4347 'fcmp' 'tmp_417' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4348 [1/2] (3.25ns)   --->   "%regions_9_0_load_5 = load i9 %regions_9_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4348 'load' 'regions_9_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_449 : Operation 4349 [1/1] (0.00ns)   --->   "%bitcast_ln57_162 = bitcast i32 %regions_9_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4349 'bitcast' 'bitcast_ln57_162' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 4350 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_162, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4350 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 4351 [1/1] (0.00ns)   --->   "%trunc_ln57_162 = trunc i32 %bitcast_ln57_162" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4351 'trunc' 'trunc_ln57_162' <Predicate = true> <Delay = 0.00>
ST_449 : Operation 4352 [1/1] (1.55ns)   --->   "%icmp_ln57_324 = icmp_ne  i8 %tmp_420, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4352 'icmp' 'icmp_ln57_324' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4353 [1/1] (2.44ns)   --->   "%icmp_ln57_325 = icmp_eq  i23 %trunc_ln57_162, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4353 'icmp' 'icmp_ln57_325' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4354 [2/2] (5.43ns)   --->   "%tmp_421 = fcmp_ogt  i32 %regions_9_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4354 'fcmp' 'tmp_421' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_449 : Operation 4355 [2/2] (3.25ns)   --->   "%regions_9_0_load_6 = load i9 %regions_9_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4355 'load' 'regions_9_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_449 : Operation 4356 [2/2] (3.25ns)   --->   "%regions_9_0_load_7 = load i9 %regions_9_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4356 'load' 'regions_9_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 450 <SV = 449> <Delay = 10.5>
ST_450 : Operation 4357 [1/4] (10.5ns)   --->   "%hdist_72 = fsub i32 %regions_9_1_load, i32 %regions_9_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4357 'fsub' 'hdist_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4358 [2/2] (3.25ns)   --->   "%regions_9_1_load_1 = load i9 %regions_9_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4358 'load' 'regions_9_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_450 : Operation 4359 [2/2] (3.25ns)   --->   "%regions_9_2_load_1 = load i9 %regions_9_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4359 'load' 'regions_9_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_450 : Operation 4360 [1/2] (5.43ns)   --->   "%tmp_417 = fcmp_ogt  i32 %regions_9_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4360 'fcmp' 'tmp_417' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_309)   --->   "%or_ln57_304 = or i1 %icmp_ln57_325, i1 %icmp_ln57_324" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4361 'or' 'or_ln57_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_309)   --->   "%and_ln57_308 = and i1 %or_ln57_304, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4362 'and' 'and_ln57_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4363 [1/2] (5.43ns)   --->   "%tmp_421 = fcmp_ogt  i32 %regions_9_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4363 'fcmp' 'tmp_421' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4364 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_309 = and i1 %and_ln57_308, i1 %tmp_421" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4364 'and' 'and_ln57_309' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4365 [1/2] (3.25ns)   --->   "%regions_9_0_load_6 = load i9 %regions_9_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4365 'load' 'regions_9_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_450 : Operation 4366 [1/1] (0.00ns)   --->   "%bitcast_ln57_164 = bitcast i32 %regions_9_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4366 'bitcast' 'bitcast_ln57_164' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 4367 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_164, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4367 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 4368 [1/1] (0.00ns)   --->   "%trunc_ln57_164 = trunc i32 %bitcast_ln57_164" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4368 'trunc' 'trunc_ln57_164' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 4369 [1/1] (1.55ns)   --->   "%icmp_ln57_328 = icmp_ne  i8 %tmp_424, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4369 'icmp' 'icmp_ln57_328' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4370 [1/1] (2.44ns)   --->   "%icmp_ln57_329 = icmp_eq  i23 %trunc_ln57_164, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4370 'icmp' 'icmp_ln57_329' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4371 [2/2] (5.43ns)   --->   "%tmp_425 = fcmp_ogt  i32 %regions_9_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4371 'fcmp' 'tmp_425' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4372 [1/2] (3.25ns)   --->   "%regions_9_0_load_7 = load i9 %regions_9_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4372 'load' 'regions_9_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_450 : Operation 4373 [1/1] (0.00ns)   --->   "%bitcast_ln57_166 = bitcast i32 %regions_9_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4373 'bitcast' 'bitcast_ln57_166' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 4374 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_166, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4374 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 4375 [1/1] (0.00ns)   --->   "%trunc_ln57_166 = trunc i32 %bitcast_ln57_166" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4375 'trunc' 'trunc_ln57_166' <Predicate = true> <Delay = 0.00>
ST_450 : Operation 4376 [1/1] (1.55ns)   --->   "%icmp_ln57_332 = icmp_ne  i8 %tmp_428, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4376 'icmp' 'icmp_ln57_332' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4377 [1/1] (2.44ns)   --->   "%icmp_ln57_333 = icmp_eq  i23 %trunc_ln57_166, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4377 'icmp' 'icmp_ln57_333' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_450 : Operation 4378 [2/2] (5.43ns)   --->   "%tmp_429 = fcmp_ogt  i32 %regions_9_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4378 'fcmp' 'tmp_429' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 450> <Delay = 13.7>
ST_451 : Operation 4379 [2/2] (12.3ns)   --->   "%scale_72 = fmul i32 %hdist_72, i32 %hdist_72" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4379 'fmul' 'scale_72' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 4380 [1/2] (3.25ns)   --->   "%regions_9_1_load_1 = load i9 %regions_9_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4380 'load' 'regions_9_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_451 : Operation 4381 [1/2] (3.25ns)   --->   "%regions_9_2_load_1 = load i9 %regions_9_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4381 'load' 'regions_9_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_451 : Operation 4382 [4/4] (10.5ns)   --->   "%hdist_73 = fsub i32 %regions_9_1_load_1, i32 %regions_9_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4382 'fsub' 'hdist_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 4383 [1/1] (0.00ns)   --->   "%bitcast_ln57_155 = bitcast i32 %regions_9_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4383 'bitcast' 'bitcast_ln57_155' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 4384 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_155, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4384 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 4385 [1/1] (0.00ns)   --->   "%trunc_ln57_155 = trunc i32 %bitcast_ln57_155" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4385 'trunc' 'trunc_ln57_155' <Predicate = true> <Delay = 0.00>
ST_451 : Operation 4386 [1/1] (1.55ns)   --->   "%icmp_ln57_310 = icmp_ne  i8 %tmp_406, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4386 'icmp' 'icmp_ln57_310' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 4387 [1/1] (2.44ns)   --->   "%icmp_ln57_311 = icmp_eq  i23 %trunc_ln57_155, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4387 'icmp' 'icmp_ln57_311' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 4388 [2/2] (5.43ns)   --->   "%tmp_407 = fcmp_olt  i32 %regions_9_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4388 'fcmp' 'tmp_407' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 4389 [1/2] (5.43ns)   --->   "%tmp_425 = fcmp_ogt  i32 %regions_9_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4389 'fcmp' 'tmp_425' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_451 : Operation 4390 [1/2] (5.43ns)   --->   "%tmp_429 = fcmp_ogt  i32 %regions_9_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4390 'fcmp' 'tmp_429' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 451> <Delay = 12.3>
ST_452 : Operation 4391 [1/2] (12.3ns)   --->   "%scale_72 = fmul i32 %hdist_72, i32 %hdist_72" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4391 'fmul' 'scale_72' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4392 [3/4] (10.5ns)   --->   "%hdist_73 = fsub i32 %regions_9_1_load_1, i32 %regions_9_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4392 'fsub' 'hdist_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4393 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_295)   --->   "%or_ln57_297 = or i1 %icmp_ln57_311, i1 %icmp_ln57_310" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4393 'or' 'or_ln57_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_295)   --->   "%and_ln57_294 = and i1 %or_ln57_297, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4394 'and' 'and_ln57_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4395 [1/2] (5.43ns)   --->   "%tmp_407 = fcmp_olt  i32 %regions_9_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4395 'fcmp' 'tmp_407' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4396 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_295 = and i1 %and_ln57_294, i1 %tmp_407" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4396 'and' 'and_ln57_295' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_319)   --->   "%or_ln57_298 = or i1 %icmp_ln57_313, i1 %icmp_ln57_312" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4397 'or' 'or_ln57_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_319)   --->   "%and_ln57_296 = and i1 %or_ln57_298, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4398 'and' 'and_ln57_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_319)   --->   "%and_ln57_297 = and i1 %and_ln57_296, i1 %tmp_409" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4399 'and' 'and_ln57_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_319)   --->   "%or_ln57_318 = or i1 %and_ln57_297, i1 %and_ln57_295" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4400 'or' 'or_ln57_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_452 : Operation 4401 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_319 = or i1 %or_ln57_318, i1 %or_ln57_317" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4401 'or' 'or_ln57_319' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 452> <Delay = 10.5>
ST_453 : Operation 4402 [4/4] (10.5ns)   --->   "%area_72 = fadd i32 %scale_72, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4402 'fadd' 'area_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_453 : Operation 4403 [2/4] (10.5ns)   --->   "%hdist_73 = fsub i32 %regions_9_1_load_1, i32 %regions_9_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4403 'fsub' 'hdist_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 453> <Delay = 10.5>
ST_454 : Operation 4404 [3/4] (10.5ns)   --->   "%area_72 = fadd i32 %scale_72, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4404 'fadd' 'area_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 4405 [1/4] (10.5ns)   --->   "%hdist_73 = fsub i32 %regions_9_1_load_1, i32 %regions_9_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4405 'fsub' 'hdist_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_454 : Operation 4406 [2/2] (3.25ns)   --->   "%regions_9_1_load_2 = load i9 %regions_9_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4406 'load' 'regions_9_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_454 : Operation 4407 [2/2] (3.25ns)   --->   "%regions_9_2_load_2 = load i9 %regions_9_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4407 'load' 'regions_9_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 455 <SV = 454> <Delay = 13.7>
ST_455 : Operation 4408 [2/4] (10.5ns)   --->   "%area_72 = fadd i32 %scale_72, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4408 'fadd' 'area_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 4409 [2/2] (12.3ns)   --->   "%scale_73 = fmul i32 %hdist_73, i32 %hdist_73" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4409 'fmul' 'scale_73' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 4410 [1/2] (3.25ns)   --->   "%regions_9_1_load_2 = load i9 %regions_9_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4410 'load' 'regions_9_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_455 : Operation 4411 [1/2] (3.25ns)   --->   "%regions_9_2_load_2 = load i9 %regions_9_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4411 'load' 'regions_9_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_455 : Operation 4412 [4/4] (10.5ns)   --->   "%hdist_74 = fsub i32 %regions_9_1_load_2, i32 %regions_9_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4412 'fsub' 'hdist_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 4413 [1/1] (0.00ns)   --->   "%bitcast_ln57_157 = bitcast i32 %regions_9_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4413 'bitcast' 'bitcast_ln57_157' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 4414 [1/1] (0.00ns)   --->   "%tmp_410 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_157, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4414 'partselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 4415 [1/1] (0.00ns)   --->   "%trunc_ln57_157 = trunc i32 %bitcast_ln57_157" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4415 'trunc' 'trunc_ln57_157' <Predicate = true> <Delay = 0.00>
ST_455 : Operation 4416 [1/1] (1.55ns)   --->   "%icmp_ln57_314 = icmp_ne  i8 %tmp_410, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4416 'icmp' 'icmp_ln57_314' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 4417 [1/1] (2.44ns)   --->   "%icmp_ln57_315 = icmp_eq  i23 %trunc_ln57_157, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4417 'icmp' 'icmp_ln57_315' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_455 : Operation 4418 [2/2] (5.43ns)   --->   "%tmp_411 = fcmp_olt  i32 %regions_9_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4418 'fcmp' 'tmp_411' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 455> <Delay = 12.3>
ST_456 : Operation 4419 [1/4] (10.5ns)   --->   "%area_72 = fadd i32 %scale_72, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4419 'fadd' 'area_72' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4420 [1/2] (12.3ns)   --->   "%scale_73 = fmul i32 %hdist_73, i32 %hdist_73" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4420 'fmul' 'scale_73' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4421 [3/4] (10.5ns)   --->   "%hdist_74 = fsub i32 %regions_9_1_load_2, i32 %regions_9_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4421 'fsub' 'hdist_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_299)   --->   "%or_ln57_299 = or i1 %icmp_ln57_315, i1 %icmp_ln57_314" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4422 'or' 'or_ln57_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_299)   --->   "%and_ln57_298 = and i1 %or_ln57_299, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4423 'and' 'and_ln57_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4424 [1/2] (5.43ns)   --->   "%tmp_411 = fcmp_olt  i32 %regions_9_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4424 'fcmp' 'tmp_411' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4425 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_299 = and i1 %and_ln57_298, i1 %tmp_411" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4425 'and' 'and_ln57_299' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4426 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_320)   --->   "%or_ln57_300 = or i1 %icmp_ln57_317, i1 %icmp_ln57_316" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4426 'or' 'or_ln57_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4427 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_320)   --->   "%and_ln57_300 = and i1 %or_ln57_300, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4427 'and' 'and_ln57_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4428 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_320)   --->   "%and_ln57_301 = and i1 %and_ln57_300, i1 %tmp_413" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4428 'and' 'and_ln57_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_456 : Operation 4429 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_320 = or i1 %and_ln57_301, i1 %and_ln57_299" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4429 'or' 'or_ln57_320' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 456> <Delay = 10.5>
ST_457 : Operation 4430 [4/4] (10.5ns)   --->   "%area_73 = fadd i32 %area_72, i32 %scale_73" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4430 'fadd' 'area_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 4431 [2/4] (10.5ns)   --->   "%hdist_74 = fsub i32 %regions_9_1_load_2, i32 %regions_9_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4431 'fsub' 'hdist_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 457> <Delay = 10.5>
ST_458 : Operation 4432 [3/4] (10.5ns)   --->   "%area_73 = fadd i32 %area_72, i32 %scale_73" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4432 'fadd' 'area_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_458 : Operation 4433 [1/4] (10.5ns)   --->   "%hdist_74 = fsub i32 %regions_9_1_load_2, i32 %regions_9_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4433 'fsub' 'hdist_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_458 : Operation 4434 [2/2] (3.25ns)   --->   "%regions_9_1_load_3 = load i9 %regions_9_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4434 'load' 'regions_9_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_458 : Operation 4435 [2/2] (3.25ns)   --->   "%regions_9_2_load_3 = load i9 %regions_9_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4435 'load' 'regions_9_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 459 <SV = 458> <Delay = 13.7>
ST_459 : Operation 4436 [2/4] (10.5ns)   --->   "%area_73 = fadd i32 %area_72, i32 %scale_73" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4436 'fadd' 'area_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 4437 [2/2] (12.3ns)   --->   "%scale_74 = fmul i32 %hdist_74, i32 %hdist_74" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4437 'fmul' 'scale_74' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 4438 [1/2] (3.25ns)   --->   "%regions_9_1_load_3 = load i9 %regions_9_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4438 'load' 'regions_9_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_459 : Operation 4439 [1/2] (3.25ns)   --->   "%regions_9_2_load_3 = load i9 %regions_9_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4439 'load' 'regions_9_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_459 : Operation 4440 [4/4] (10.5ns)   --->   "%hdist_75 = fsub i32 %regions_9_1_load_3, i32 %regions_9_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4440 'fsub' 'hdist_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 4441 [1/1] (0.00ns)   --->   "%bitcast_ln57_159 = bitcast i32 %regions_9_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4441 'bitcast' 'bitcast_ln57_159' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 4442 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_159, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4442 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 4443 [1/1] (0.00ns)   --->   "%trunc_ln57_159 = trunc i32 %bitcast_ln57_159" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4443 'trunc' 'trunc_ln57_159' <Predicate = true> <Delay = 0.00>
ST_459 : Operation 4444 [1/1] (1.55ns)   --->   "%icmp_ln57_318 = icmp_ne  i8 %tmp_414, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4444 'icmp' 'icmp_ln57_318' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 4445 [1/1] (2.44ns)   --->   "%icmp_ln57_319 = icmp_eq  i23 %trunc_ln57_159, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4445 'icmp' 'icmp_ln57_319' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_459 : Operation 4446 [2/2] (5.43ns)   --->   "%tmp_415 = fcmp_olt  i32 %regions_9_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4446 'fcmp' 'tmp_415' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 459> <Delay = 12.3>
ST_460 : Operation 4447 [1/4] (10.5ns)   --->   "%area_73 = fadd i32 %area_72, i32 %scale_73" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4447 'fadd' 'area_73' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_460 : Operation 4448 [1/2] (12.3ns)   --->   "%scale_74 = fmul i32 %hdist_74, i32 %hdist_74" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4448 'fmul' 'scale_74' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_460 : Operation 4449 [3/4] (10.5ns)   --->   "%hdist_75 = fsub i32 %regions_9_1_load_3, i32 %regions_9_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4449 'fsub' 'hdist_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_460 : Operation 4450 [1/2] (5.43ns)   --->   "%tmp_415 = fcmp_olt  i32 %regions_9_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4450 'fcmp' 'tmp_415' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 460> <Delay = 10.5>
ST_461 : Operation 4451 [4/4] (10.5ns)   --->   "%area_74 = fadd i32 %area_73, i32 %scale_74" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4451 'fadd' 'area_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_461 : Operation 4452 [2/4] (10.5ns)   --->   "%hdist_75 = fsub i32 %regions_9_1_load_3, i32 %regions_9_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4452 'fsub' 'hdist_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 461> <Delay = 10.5>
ST_462 : Operation 4453 [3/4] (10.5ns)   --->   "%area_74 = fadd i32 %area_73, i32 %scale_74" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4453 'fadd' 'area_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_462 : Operation 4454 [1/4] (10.5ns)   --->   "%hdist_75 = fsub i32 %regions_9_1_load_3, i32 %regions_9_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4454 'fsub' 'hdist_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_462 : Operation 4455 [2/2] (3.25ns)   --->   "%regions_9_1_load_4 = load i9 %regions_9_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4455 'load' 'regions_9_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_462 : Operation 4456 [2/2] (3.25ns)   --->   "%regions_9_2_load_4 = load i9 %regions_9_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4456 'load' 'regions_9_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 463 <SV = 462> <Delay = 13.7>
ST_463 : Operation 4457 [2/4] (10.5ns)   --->   "%area_74 = fadd i32 %area_73, i32 %scale_74" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4457 'fadd' 'area_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 4458 [2/2] (12.3ns)   --->   "%scale_75 = fmul i32 %hdist_75, i32 %hdist_75" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4458 'fmul' 'scale_75' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 4459 [1/2] (3.25ns)   --->   "%regions_9_1_load_4 = load i9 %regions_9_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4459 'load' 'regions_9_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_463 : Operation 4460 [1/2] (3.25ns)   --->   "%regions_9_2_load_4 = load i9 %regions_9_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4460 'load' 'regions_9_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_463 : Operation 4461 [4/4] (10.5ns)   --->   "%hdist_76 = fsub i32 %regions_9_1_load_4, i32 %regions_9_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4461 'fsub' 'hdist_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 4462 [1/1] (0.00ns)   --->   "%bitcast_ln57_161 = bitcast i32 %regions_9_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4462 'bitcast' 'bitcast_ln57_161' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 4463 [1/1] (0.00ns)   --->   "%tmp_418 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_161, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4463 'partselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 4464 [1/1] (0.00ns)   --->   "%trunc_ln57_161 = trunc i32 %bitcast_ln57_161" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4464 'trunc' 'trunc_ln57_161' <Predicate = true> <Delay = 0.00>
ST_463 : Operation 4465 [1/1] (1.55ns)   --->   "%icmp_ln57_322 = icmp_ne  i8 %tmp_418, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4465 'icmp' 'icmp_ln57_322' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 4466 [1/1] (2.44ns)   --->   "%icmp_ln57_323 = icmp_eq  i23 %trunc_ln57_161, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4466 'icmp' 'icmp_ln57_323' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_463 : Operation 4467 [2/2] (5.43ns)   --->   "%tmp_419 = fcmp_olt  i32 %regions_9_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4467 'fcmp' 'tmp_419' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 463> <Delay = 12.3>
ST_464 : Operation 4468 [1/4] (10.5ns)   --->   "%area_74 = fadd i32 %area_73, i32 %scale_74" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4468 'fadd' 'area_74' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4469 [1/2] (12.3ns)   --->   "%scale_75 = fmul i32 %hdist_75, i32 %hdist_75" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4469 'fmul' 'scale_75' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4470 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_313)   --->   "%or_ln57_301 = or i1 %icmp_ln57_319, i1 %icmp_ln57_318" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4470 'or' 'or_ln57_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4471 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_313)   --->   "%and_ln57_302 = and i1 %or_ln57_301, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4471 'and' 'and_ln57_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4472 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_313)   --->   "%and_ln57_303 = and i1 %and_ln57_302, i1 %tmp_415" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4472 'and' 'and_ln57_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4473 [3/4] (10.5ns)   --->   "%hdist_76 = fsub i32 %regions_9_1_load_4, i32 %regions_9_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4473 'fsub' 'hdist_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4474 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_315)   --->   "%or_ln57_302 = or i1 %icmp_ln57_321, i1 %icmp_ln57_320" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4474 'or' 'or_ln57_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_315)   --->   "%and_ln57_304 = and i1 %or_ln57_302, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4475 'and' 'and_ln57_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_315)   --->   "%and_ln57_305 = and i1 %and_ln57_304, i1 %tmp_417" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4476 'and' 'and_ln57_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_307)   --->   "%or_ln57_303 = or i1 %icmp_ln57_323, i1 %icmp_ln57_322" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4477 'or' 'or_ln57_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_307)   --->   "%and_ln57_306 = and i1 %or_ln57_303, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4478 'and' 'and_ln57_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4479 [1/2] (5.43ns)   --->   "%tmp_419 = fcmp_olt  i32 %regions_9_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4479 'fcmp' 'tmp_419' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4480 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_307 = and i1 %and_ln57_306, i1 %tmp_419" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4480 'and' 'and_ln57_307' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4481 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_313 = or i1 %and_ln57_303, i1 %and_ln57_307" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4481 'or' 'or_ln57_313' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4482 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_315)   --->   "%or_ln57_314 = or i1 %and_ln57_305, i1 %and_ln57_291" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4482 'or' 'or_ln57_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_464 : Operation 4483 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_315 = or i1 %or_ln57_314, i1 %or_ln57_313" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4483 'or' 'or_ln57_315' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 464> <Delay = 10.5>
ST_465 : Operation 4484 [4/4] (10.5ns)   --->   "%area_75 = fadd i32 %area_74, i32 %scale_75" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4484 'fadd' 'area_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_465 : Operation 4485 [2/4] (10.5ns)   --->   "%hdist_76 = fsub i32 %regions_9_1_load_4, i32 %regions_9_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4485 'fsub' 'hdist_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 465> <Delay = 10.5>
ST_466 : Operation 4486 [3/4] (10.5ns)   --->   "%area_75 = fadd i32 %area_74, i32 %scale_75" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4486 'fadd' 'area_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 4487 [1/4] (10.5ns)   --->   "%hdist_76 = fsub i32 %regions_9_1_load_4, i32 %regions_9_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4487 'fsub' 'hdist_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_466 : Operation 4488 [2/2] (3.25ns)   --->   "%regions_9_1_load_5 = load i9 %regions_9_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4488 'load' 'regions_9_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_466 : Operation 4489 [2/2] (3.25ns)   --->   "%regions_9_2_load_5 = load i9 %regions_9_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4489 'load' 'regions_9_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 467 <SV = 466> <Delay = 13.7>
ST_467 : Operation 4490 [2/4] (10.5ns)   --->   "%area_75 = fadd i32 %area_74, i32 %scale_75" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4490 'fadd' 'area_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 4491 [2/2] (12.3ns)   --->   "%scale_76 = fmul i32 %hdist_76, i32 %hdist_76" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4491 'fmul' 'scale_76' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 4492 [1/2] (3.25ns)   --->   "%regions_9_1_load_5 = load i9 %regions_9_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4492 'load' 'regions_9_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_467 : Operation 4493 [1/2] (3.25ns)   --->   "%regions_9_2_load_5 = load i9 %regions_9_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4493 'load' 'regions_9_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_467 : Operation 4494 [4/4] (10.5ns)   --->   "%hdist_77 = fsub i32 %regions_9_1_load_5, i32 %regions_9_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4494 'fsub' 'hdist_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 4495 [1/1] (0.00ns)   --->   "%bitcast_ln57_163 = bitcast i32 %regions_9_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4495 'bitcast' 'bitcast_ln57_163' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 4496 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_163, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4496 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 4497 [1/1] (0.00ns)   --->   "%trunc_ln57_163 = trunc i32 %bitcast_ln57_163" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4497 'trunc' 'trunc_ln57_163' <Predicate = true> <Delay = 0.00>
ST_467 : Operation 4498 [1/1] (1.55ns)   --->   "%icmp_ln57_326 = icmp_ne  i8 %tmp_422, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4498 'icmp' 'icmp_ln57_326' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 4499 [1/1] (2.44ns)   --->   "%icmp_ln57_327 = icmp_eq  i23 %trunc_ln57_163, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4499 'icmp' 'icmp_ln57_327' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_467 : Operation 4500 [2/2] (5.43ns)   --->   "%tmp_423 = fcmp_olt  i32 %regions_9_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4500 'fcmp' 'tmp_423' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 467> <Delay = 12.3>
ST_468 : Operation 4501 [1/4] (10.5ns)   --->   "%area_75 = fadd i32 %area_74, i32 %scale_75" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4501 'fadd' 'area_75' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 4502 [1/2] (12.3ns)   --->   "%scale_76 = fmul i32 %hdist_76, i32 %hdist_76" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4502 'fmul' 'scale_76' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 4503 [3/4] (10.5ns)   --->   "%hdist_77 = fsub i32 %regions_9_1_load_5, i32 %regions_9_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4503 'fsub' 'hdist_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_468 : Operation 4504 [1/2] (5.43ns)   --->   "%tmp_423 = fcmp_olt  i32 %regions_9_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4504 'fcmp' 'tmp_423' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 468> <Delay = 10.5>
ST_469 : Operation 4505 [4/4] (10.5ns)   --->   "%area_76 = fadd i32 %area_75, i32 %scale_76" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4505 'fadd' 'area_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_469 : Operation 4506 [2/4] (10.5ns)   --->   "%hdist_77 = fsub i32 %regions_9_1_load_5, i32 %regions_9_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4506 'fsub' 'hdist_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 469> <Delay = 10.5>
ST_470 : Operation 4507 [3/4] (10.5ns)   --->   "%area_76 = fadd i32 %area_75, i32 %scale_76" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4507 'fadd' 'area_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 4508 [1/4] (10.5ns)   --->   "%hdist_77 = fsub i32 %regions_9_1_load_5, i32 %regions_9_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4508 'fsub' 'hdist_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_470 : Operation 4509 [2/2] (3.25ns)   --->   "%regions_9_1_load_6 = load i9 %regions_9_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4509 'load' 'regions_9_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_470 : Operation 4510 [2/2] (3.25ns)   --->   "%regions_9_2_load_6 = load i9 %regions_9_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4510 'load' 'regions_9_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 471 <SV = 470> <Delay = 13.7>
ST_471 : Operation 4511 [2/4] (10.5ns)   --->   "%area_76 = fadd i32 %area_75, i32 %scale_76" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4511 'fadd' 'area_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 4512 [2/2] (12.3ns)   --->   "%scale_77 = fmul i32 %hdist_77, i32 %hdist_77" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4512 'fmul' 'scale_77' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 4513 [1/2] (3.25ns)   --->   "%regions_9_1_load_6 = load i9 %regions_9_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4513 'load' 'regions_9_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_471 : Operation 4514 [1/2] (3.25ns)   --->   "%regions_9_2_load_6 = load i9 %regions_9_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4514 'load' 'regions_9_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_471 : Operation 4515 [4/4] (10.5ns)   --->   "%hdist_78 = fsub i32 %regions_9_1_load_6, i32 %regions_9_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4515 'fsub' 'hdist_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 4516 [1/1] (0.00ns)   --->   "%bitcast_ln57_165 = bitcast i32 %regions_9_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4516 'bitcast' 'bitcast_ln57_165' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 4517 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_165, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4517 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 4518 [1/1] (0.00ns)   --->   "%trunc_ln57_165 = trunc i32 %bitcast_ln57_165" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4518 'trunc' 'trunc_ln57_165' <Predicate = true> <Delay = 0.00>
ST_471 : Operation 4519 [1/1] (1.55ns)   --->   "%icmp_ln57_330 = icmp_ne  i8 %tmp_426, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4519 'icmp' 'icmp_ln57_330' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 4520 [1/1] (2.44ns)   --->   "%icmp_ln57_331 = icmp_eq  i23 %trunc_ln57_165, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4520 'icmp' 'icmp_ln57_331' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_471 : Operation 4521 [2/2] (5.43ns)   --->   "%tmp_427 = fcmp_olt  i32 %regions_9_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4521 'fcmp' 'tmp_427' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 471> <Delay = 12.3>
ST_472 : Operation 4522 [1/4] (10.5ns)   --->   "%area_76 = fadd i32 %area_75, i32 %scale_76" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4522 'fadd' 'area_76' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4523 [1/2] (12.3ns)   --->   "%scale_77 = fmul i32 %hdist_77, i32 %hdist_77" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4523 'fmul' 'scale_77' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_312)   --->   "%or_ln57_305 = or i1 %icmp_ln57_327, i1 %icmp_ln57_326" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4524 'or' 'or_ln57_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_312)   --->   "%and_ln57_310 = and i1 %or_ln57_305, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4525 'and' 'and_ln57_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_312)   --->   "%and_ln57_311 = and i1 %and_ln57_310, i1 %tmp_423" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4526 'and' 'and_ln57_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4527 [3/4] (10.5ns)   --->   "%hdist_78 = fsub i32 %regions_9_1_load_6, i32 %regions_9_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4527 'fsub' 'hdist_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_310)   --->   "%or_ln57_306 = or i1 %icmp_ln57_329, i1 %icmp_ln57_328" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4528 'or' 'or_ln57_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_310)   --->   "%and_ln57_312 = and i1 %or_ln57_306, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4529 'and' 'and_ln57_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_310)   --->   "%and_ln57_313 = and i1 %and_ln57_312, i1 %tmp_425" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4530 'and' 'and_ln57_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_315)   --->   "%or_ln57_307 = or i1 %icmp_ln57_331, i1 %icmp_ln57_330" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4531 'or' 'or_ln57_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_315)   --->   "%and_ln57_314 = and i1 %or_ln57_307, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4532 'and' 'and_ln57_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4533 [1/2] (5.43ns)   --->   "%tmp_427 = fcmp_olt  i32 %regions_9_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4533 'fcmp' 'tmp_427' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4534 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_315 = and i1 %and_ln57_314, i1 %tmp_427" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4534 'and' 'and_ln57_315' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4535 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_310 = or i1 %and_ln57_313, i1 %and_ln57_315" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4535 'or' 'or_ln57_310' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4536 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_312)   --->   "%or_ln57_311 = or i1 %and_ln57_311, i1 %and_ln57_309" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4536 'or' 'or_ln57_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_472 : Operation 4537 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_312 = or i1 %or_ln57_311, i1 %or_ln57_310" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4537 'or' 'or_ln57_312' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 472> <Delay = 10.5>
ST_473 : Operation 4538 [4/4] (10.5ns)   --->   "%area_77 = fadd i32 %area_76, i32 %scale_77" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4538 'fadd' 'area_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 4539 [2/4] (10.5ns)   --->   "%hdist_78 = fsub i32 %regions_9_1_load_6, i32 %regions_9_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4539 'fsub' 'hdist_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 473> <Delay = 10.5>
ST_474 : Operation 4540 [3/4] (10.5ns)   --->   "%area_77 = fadd i32 %area_76, i32 %scale_77" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4540 'fadd' 'area_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 4541 [1/4] (10.5ns)   --->   "%hdist_78 = fsub i32 %regions_9_1_load_6, i32 %regions_9_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4541 'fsub' 'hdist_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 4542 [2/2] (3.25ns)   --->   "%regions_9_1_load_7 = load i9 %regions_9_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4542 'load' 'regions_9_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_474 : Operation 4543 [2/2] (3.25ns)   --->   "%regions_9_2_load_7 = load i9 %regions_9_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4543 'load' 'regions_9_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 475 <SV = 474> <Delay = 13.7>
ST_475 : Operation 4544 [2/4] (10.5ns)   --->   "%area_77 = fadd i32 %area_76, i32 %scale_77" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4544 'fadd' 'area_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 4545 [2/2] (12.3ns)   --->   "%scale_78 = fmul i32 %hdist_78, i32 %hdist_78" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4545 'fmul' 'scale_78' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 4546 [1/2] (3.25ns)   --->   "%regions_9_1_load_7 = load i9 %regions_9_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4546 'load' 'regions_9_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_475 : Operation 4547 [1/2] (3.25ns)   --->   "%regions_9_2_load_7 = load i9 %regions_9_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4547 'load' 'regions_9_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_475 : Operation 4548 [4/4] (10.5ns)   --->   "%hdist_79 = fsub i32 %regions_9_1_load_7, i32 %regions_9_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4548 'fsub' 'hdist_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 4549 [1/1] (0.00ns)   --->   "%bitcast_ln57_167 = bitcast i32 %regions_9_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4549 'bitcast' 'bitcast_ln57_167' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 4550 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_167, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4550 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 4551 [1/1] (0.00ns)   --->   "%trunc_ln57_167 = trunc i32 %bitcast_ln57_167" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4551 'trunc' 'trunc_ln57_167' <Predicate = true> <Delay = 0.00>
ST_475 : Operation 4552 [1/1] (1.55ns)   --->   "%icmp_ln57_334 = icmp_ne  i8 %tmp_430, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4552 'icmp' 'icmp_ln57_334' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 4553 [1/1] (2.44ns)   --->   "%icmp_ln57_335 = icmp_eq  i23 %trunc_ln57_167, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4553 'icmp' 'icmp_ln57_335' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_475 : Operation 4554 [2/2] (5.43ns)   --->   "%tmp_431 = fcmp_olt  i32 %regions_9_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4554 'fcmp' 'tmp_431' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 475> <Delay = 12.3>
ST_476 : Operation 4555 [1/4] (10.5ns)   --->   "%area_77 = fadd i32 %area_76, i32 %scale_77" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4555 'fadd' 'area_77' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4556 [1/2] (12.3ns)   --->   "%scale_78 = fmul i32 %hdist_78, i32 %hdist_78" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4556 'fmul' 'scale_78' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4557 [3/4] (10.5ns)   --->   "%hdist_79 = fsub i32 %regions_9_1_load_7, i32 %regions_9_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4557 'fsub' 'hdist_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4558 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_322)   --->   "%or_ln57_308 = or i1 %icmp_ln57_333, i1 %icmp_ln57_332" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4558 'or' 'or_ln57_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_322)   --->   "%and_ln57_316 = and i1 %or_ln57_308, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4559 'and' 'and_ln57_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_322)   --->   "%and_ln57_317 = and i1 %and_ln57_316, i1 %tmp_429" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4560 'and' 'and_ln57_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_319)   --->   "%or_ln57_309 = or i1 %icmp_ln57_335, i1 %icmp_ln57_334" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4561 'or' 'or_ln57_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_319)   --->   "%and_ln57_318 = and i1 %or_ln57_309, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4562 'and' 'and_ln57_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4563 [1/2] (5.43ns)   --->   "%tmp_431 = fcmp_olt  i32 %regions_9_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4563 'fcmp' 'tmp_431' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4564 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_319 = and i1 %and_ln57_318, i1 %tmp_431" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4564 'and' 'and_ln57_319' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4565 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_324)   --->   "%or_ln57_316 = or i1 %or_ln57_315, i1 %or_ln57_312" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4565 'or' 'or_ln57_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_322)   --->   "%or_ln57_321 = or i1 %and_ln57_317, i1 %and_ln57_319" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4566 'or' 'or_ln57_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4567 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_322 = or i1 %or_ln57_321, i1 %or_ln57_320" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4567 'or' 'or_ln57_322' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_324)   --->   "%or_ln57_323 = or i1 %or_ln57_322, i1 %or_ln57_319" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4568 'or' 'or_ln57_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_476 : Operation 4569 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_324 = or i1 %or_ln57_323, i1 %or_ln57_316" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4569 'or' 'or_ln57_324' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 476> <Delay = 10.5>
ST_477 : Operation 4570 [4/4] (10.5ns)   --->   "%area_78 = fadd i32 %area_77, i32 %scale_78" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4570 'fadd' 'area_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_477 : Operation 4571 [2/4] (10.5ns)   --->   "%hdist_79 = fsub i32 %regions_9_1_load_7, i32 %regions_9_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4571 'fsub' 'hdist_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 477> <Delay = 10.5>
ST_478 : Operation 4572 [3/4] (10.5ns)   --->   "%area_78 = fadd i32 %area_77, i32 %scale_78" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4572 'fadd' 'area_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 4573 [1/4] (10.5ns)   --->   "%hdist_79 = fsub i32 %regions_9_1_load_7, i32 %regions_9_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4573 'fsub' 'hdist_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 478> <Delay = 12.3>
ST_479 : Operation 4574 [2/4] (10.5ns)   --->   "%area_78 = fadd i32 %area_77, i32 %scale_78" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4574 'fadd' 'area_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 4575 [2/2] (12.3ns)   --->   "%scale_79 = fmul i32 %hdist_79, i32 %hdist_79" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4575 'fmul' 'scale_79' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 479> <Delay = 12.3>
ST_480 : Operation 4576 [1/4] (10.5ns)   --->   "%area_78 = fadd i32 %area_77, i32 %scale_78" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4576 'fadd' 'area_78' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 4577 [1/2] (12.3ns)   --->   "%scale_79 = fmul i32 %hdist_79, i32 %hdist_79" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4577 'fmul' 'scale_79' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 480> <Delay = 10.5>
ST_481 : Operation 4578 [4/4] (10.5ns)   --->   "%area_79 = fadd i32 %area_78, i32 %scale_79" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4578 'fadd' 'area_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 481> <Delay = 10.5>
ST_482 : Operation 4579 [3/4] (10.5ns)   --->   "%area_79 = fadd i32 %area_78, i32 %scale_79" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4579 'fadd' 'area_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 482> <Delay = 10.5>
ST_483 : Operation 4580 [2/4] (10.5ns)   --->   "%area_79 = fadd i32 %area_78, i32 %scale_79" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4580 'fadd' 'area_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 483> <Delay = 10.5>
ST_484 : Operation 4581 [1/4] (10.5ns)   --->   "%area_79 = fadd i32 %area_78, i32 %scale_79" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4581 'fadd' 'area_79' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 484> <Delay = 14.0>
ST_485 : Operation 4582 [9/9] (14.0ns)   --->   "%tmp_score_8 = fdiv i32 1, i32 %area_79" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4582 'fdiv' 'tmp_score_8' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 485> <Delay = 14.0>
ST_486 : Operation 4583 [8/9] (14.0ns)   --->   "%tmp_score_8 = fdiv i32 1, i32 %area_79" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4583 'fdiv' 'tmp_score_8' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 486> <Delay = 14.0>
ST_487 : Operation 4584 [7/9] (14.0ns)   --->   "%tmp_score_8 = fdiv i32 1, i32 %area_79" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4584 'fdiv' 'tmp_score_8' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 487> <Delay = 14.0>
ST_488 : Operation 4585 [6/9] (14.0ns)   --->   "%tmp_score_8 = fdiv i32 1, i32 %area_79" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4585 'fdiv' 'tmp_score_8' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 488> <Delay = 14.0>
ST_489 : Operation 4586 [5/9] (14.0ns)   --->   "%tmp_score_8 = fdiv i32 1, i32 %area_79" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4586 'fdiv' 'tmp_score_8' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 489> <Delay = 14.0>
ST_490 : Operation 4587 [4/9] (14.0ns)   --->   "%tmp_score_8 = fdiv i32 1, i32 %area_79" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4587 'fdiv' 'tmp_score_8' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 490> <Delay = 14.0>
ST_491 : Operation 4588 [3/9] (14.0ns)   --->   "%tmp_score_8 = fdiv i32 1, i32 %area_79" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4588 'fdiv' 'tmp_score_8' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 491> <Delay = 14.0>
ST_492 : Operation 4589 [2/9] (14.0ns)   --->   "%tmp_score_8 = fdiv i32 1, i32 %area_79" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4589 'fdiv' 'tmp_score_8' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 492> <Delay = 14.0>
ST_493 : Operation 4590 [1/9] (14.0ns)   --->   "%tmp_score_8 = fdiv i32 1, i32 %area_79" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4590 'fdiv' 'tmp_score_8' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 493> <Delay = 5.43>
ST_494 : Operation 4591 [2/2] (5.43ns)   --->   "%tmp_434 = fcmp_ogt  i32 %tmp_score_8, i32 %score_11" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4591 'fcmp' 'tmp_434' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 494> <Delay = 7.62>
ST_495 : Operation 4592 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_8)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_8, i32 4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4592 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4593 [1/1] (0.00ns)   --->   "%bitcast_ln62_16 = bitcast i32 %tmp_score_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4593 'bitcast' 'bitcast_ln62_16' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4594 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_16, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4594 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4595 [1/1] (0.00ns)   --->   "%trunc_ln62_16 = trunc i32 %bitcast_ln62_16" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4595 'trunc' 'trunc_ln62_16' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4596 [1/1] (0.00ns)   --->   "%bitcast_ln62_17 = bitcast i32 %score_11" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4596 'bitcast' 'bitcast_ln62_17' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4597 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_17, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4597 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4598 [1/1] (0.00ns)   --->   "%trunc_ln62_17 = trunc i32 %bitcast_ln62_17" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4598 'trunc' 'trunc_ln62_17' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4599 [1/1] (1.55ns)   --->   "%icmp_ln62_32 = icmp_ne  i8 %tmp_432, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4599 'icmp' 'icmp_ln62_32' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4600 [1/1] (2.44ns)   --->   "%icmp_ln62_33 = icmp_eq  i23 %trunc_ln62_16, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4600 'icmp' 'icmp_ln62_33' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_8)   --->   "%or_ln62_31 = or i1 %icmp_ln62_33, i1 %icmp_ln62_32" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4601 'or' 'or_ln62_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4602 [1/1] (1.55ns)   --->   "%icmp_ln62_34 = icmp_ne  i8 %tmp_433, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4602 'icmp' 'icmp_ln62_34' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4603 [1/1] (2.44ns)   --->   "%icmp_ln62_35 = icmp_eq  i23 %trunc_ln62_17, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4603 'icmp' 'icmp_ln62_35' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_8)   --->   "%or_ln62_32 = or i1 %icmp_ln62_35, i1 %icmp_ln62_34" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4604 'or' 'or_ln62_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_8)   --->   "%and_ln62_16 = and i1 %or_ln62_31, i1 %or_ln62_32" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4605 'and' 'and_ln62_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4606 [1/2] (5.43ns)   --->   "%tmp_434 = fcmp_ogt  i32 %tmp_score_8, i32 %score_11" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4606 'fcmp' 'tmp_434' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_8)   --->   "%and_ln62_17 = and i1 %and_ln62_16, i1 %tmp_434" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4607 'and' 'and_ln62_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4608 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_8 = or i1 %tmp_646, i1 %and_ln62_17" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4608 'or' 'or_ln62_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node score_12)   --->   "%select_ln62_15 = select i1 %or_ln62_8, i32 %tmp_score_8, i32 %score_11" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4609 'select' 'select_ln62_15' <Predicate = (!or_ln57_324)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_495 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node idx_9)   --->   "%select_ln62_16 = select i1 %or_ln62_8, i4 9, i4 %trunc_ln35_4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4610 'select' 'select_ln62_16' <Predicate = (!or_ln57_324)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_495 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node idx_9)   --->   "%zext_ln62_8 = zext i4 %select_ln62_16" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4611 'zext' 'zext_ln62_8' <Predicate = (!or_ln57_324)> <Delay = 0.00>
ST_495 : Operation 4612 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_12 = select i1 %or_ln57_324, i32 %score_11, i32 %select_ln62_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4612 'select' 'score_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_495 : Operation 4613 [1/1] (1.21ns) (out node of the LUT)   --->   "%idx_9 = select i1 %or_ln57_324, i5 %idx_8, i5 %zext_ln62_8" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4613 'select' 'idx_9' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_495 : Operation 4614 [1/1] (0.00ns)   --->   "%trunc_ln35_5 = trunc i5 %idx_9" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 4614 'trunc' 'trunc_ln35_5' <Predicate = true> <Delay = 0.00>
ST_495 : Operation 4615 [1/1] (1.55ns)   --->   "%icmp_ln1077_10 = icmp_slt  i8 %n_regions_read, i8 11"   --->   Operation 4615 'icmp' 'icmp_ln1077_10' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_495 : Operation 4616 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_10, void %for.body4.10.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 4616 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_495 : Operation 4617 [2/2] (3.25ns)   --->   "%regions_10_1_load = load i9 %regions_10_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4617 'load' 'regions_10_1_load' <Predicate = (!icmp_ln1077_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_495 : Operation 4618 [2/2] (3.25ns)   --->   "%regions_10_2_load = load i9 %regions_10_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4618 'load' 'regions_10_2_load' <Predicate = (!icmp_ln1077_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_495 : Operation 4619 [2/2] (3.25ns)   --->   "%regions_10_0_load = load i9 %regions_10_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4619 'load' 'regions_10_0_load' <Predicate = (!icmp_ln1077_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_495 : Operation 4620 [2/2] (3.25ns)   --->   "%regions_10_0_load_1 = load i9 %regions_10_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4620 'load' 'regions_10_0_load_1' <Predicate = (!icmp_ln1077_10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 496 <SV = 495> <Delay = 13.7>
ST_496 : Operation 4621 [1/2] (3.25ns)   --->   "%regions_10_1_load = load i9 %regions_10_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4621 'load' 'regions_10_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_496 : Operation 4622 [1/2] (3.25ns)   --->   "%regions_10_2_load = load i9 %regions_10_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4622 'load' 'regions_10_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_496 : Operation 4623 [4/4] (10.5ns)   --->   "%hdist_80 = fsub i32 %regions_10_1_load, i32 %regions_10_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4623 'fsub' 'hdist_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4624 [1/2] (3.25ns)   --->   "%regions_10_0_load = load i9 %regions_10_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4624 'load' 'regions_10_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_496 : Operation 4625 [1/1] (0.00ns)   --->   "%bitcast_ln57_168 = bitcast i32 %regions_10_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4625 'bitcast' 'bitcast_ln57_168' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4626 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_168, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4626 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4627 [1/1] (0.00ns)   --->   "%trunc_ln57_168 = trunc i32 %bitcast_ln57_168" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4627 'trunc' 'trunc_ln57_168' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4628 [1/1] (1.55ns)   --->   "%icmp_ln57_336 = icmp_ne  i8 %tmp_435, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4628 'icmp' 'icmp_ln57_336' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4629 [1/1] (2.44ns)   --->   "%icmp_ln57_337 = icmp_eq  i23 %trunc_ln57_168, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4629 'icmp' 'icmp_ln57_337' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4630 [2/2] (5.43ns)   --->   "%tmp_436 = fcmp_ogt  i32 %regions_10_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4630 'fcmp' 'tmp_436' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4631 [1/1] (0.00ns)   --->   "%bitcast_ln57_169 = bitcast i32 %regions_10_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4631 'bitcast' 'bitcast_ln57_169' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4632 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_169, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4632 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4633 [1/1] (0.00ns)   --->   "%trunc_ln57_169 = trunc i32 %bitcast_ln57_169" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4633 'trunc' 'trunc_ln57_169' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4634 [1/1] (1.55ns)   --->   "%icmp_ln57_338 = icmp_ne  i8 %tmp_437, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4634 'icmp' 'icmp_ln57_338' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4635 [1/1] (2.44ns)   --->   "%icmp_ln57_339 = icmp_eq  i23 %trunc_ln57_169, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4635 'icmp' 'icmp_ln57_339' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4636 [2/2] (5.43ns)   --->   "%tmp_438 = fcmp_olt  i32 %regions_10_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4636 'fcmp' 'tmp_438' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4637 [1/2] (3.25ns)   --->   "%regions_10_0_load_1 = load i9 %regions_10_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4637 'load' 'regions_10_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_496 : Operation 4638 [1/1] (0.00ns)   --->   "%bitcast_ln57_170 = bitcast i32 %regions_10_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4638 'bitcast' 'bitcast_ln57_170' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4639 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_170, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4639 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4640 [1/1] (0.00ns)   --->   "%trunc_ln57_170 = trunc i32 %bitcast_ln57_170" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4640 'trunc' 'trunc_ln57_170' <Predicate = true> <Delay = 0.00>
ST_496 : Operation 4641 [1/1] (1.55ns)   --->   "%icmp_ln57_340 = icmp_ne  i8 %tmp_439, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4641 'icmp' 'icmp_ln57_340' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4642 [1/1] (2.44ns)   --->   "%icmp_ln57_341 = icmp_eq  i23 %trunc_ln57_170, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4642 'icmp' 'icmp_ln57_341' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4643 [2/2] (5.43ns)   --->   "%tmp_440 = fcmp_ogt  i32 %regions_10_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4643 'fcmp' 'tmp_440' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_496 : Operation 4644 [2/2] (3.25ns)   --->   "%regions_10_0_load_2 = load i9 %regions_10_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4644 'load' 'regions_10_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_496 : Operation 4645 [2/2] (3.25ns)   --->   "%regions_10_0_load_3 = load i9 %regions_10_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4645 'load' 'regions_10_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 497 <SV = 496> <Delay = 10.5>
ST_497 : Operation 4646 [3/4] (10.5ns)   --->   "%hdist_80 = fsub i32 %regions_10_1_load, i32 %regions_10_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4646 'fsub' 'hdist_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4647 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_321)   --->   "%or_ln57_325 = or i1 %icmp_ln57_337, i1 %icmp_ln57_336" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4647 'or' 'or_ln57_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_321)   --->   "%and_ln57_320 = and i1 %or_ln57_325, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4648 'and' 'and_ln57_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4649 [1/2] (5.43ns)   --->   "%tmp_436 = fcmp_ogt  i32 %regions_10_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4649 'fcmp' 'tmp_436' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4650 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_321 = and i1 %and_ln57_320, i1 %tmp_436" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4650 'and' 'and_ln57_321' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_323)   --->   "%or_ln57_326 = or i1 %icmp_ln57_339, i1 %icmp_ln57_338" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4651 'or' 'or_ln57_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4652 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_323)   --->   "%and_ln57_322 = and i1 %or_ln57_326, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4652 'and' 'and_ln57_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4653 [1/2] (5.43ns)   --->   "%tmp_438 = fcmp_olt  i32 %regions_10_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4653 'fcmp' 'tmp_438' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4654 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_323 = and i1 %and_ln57_322, i1 %tmp_438" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4654 'and' 'and_ln57_323' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4655 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_348)   --->   "%or_ln57_327 = or i1 %icmp_ln57_341, i1 %icmp_ln57_340" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4655 'or' 'or_ln57_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4656 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_348)   --->   "%and_ln57_324 = and i1 %or_ln57_327, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4656 'and' 'and_ln57_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4657 [1/2] (5.43ns)   --->   "%tmp_440 = fcmp_ogt  i32 %regions_10_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4657 'fcmp' 'tmp_440' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4658 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_348)   --->   "%and_ln57_325 = and i1 %and_ln57_324, i1 %tmp_440" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4658 'and' 'and_ln57_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4659 [1/2] (3.25ns)   --->   "%regions_10_0_load_2 = load i9 %regions_10_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4659 'load' 'regions_10_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_497 : Operation 4660 [1/1] (0.00ns)   --->   "%bitcast_ln57_172 = bitcast i32 %regions_10_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4660 'bitcast' 'bitcast_ln57_172' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 4661 [1/1] (0.00ns)   --->   "%tmp_443 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_172, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4661 'partselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 4662 [1/1] (0.00ns)   --->   "%trunc_ln57_172 = trunc i32 %bitcast_ln57_172" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4662 'trunc' 'trunc_ln57_172' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 4663 [1/1] (1.55ns)   --->   "%icmp_ln57_344 = icmp_ne  i8 %tmp_443, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4663 'icmp' 'icmp_ln57_344' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4664 [1/1] (2.44ns)   --->   "%icmp_ln57_345 = icmp_eq  i23 %trunc_ln57_172, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4664 'icmp' 'icmp_ln57_345' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4665 [2/2] (5.43ns)   --->   "%tmp_444 = fcmp_ogt  i32 %regions_10_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4665 'fcmp' 'tmp_444' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4666 [1/2] (3.25ns)   --->   "%regions_10_0_load_3 = load i9 %regions_10_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4666 'load' 'regions_10_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_497 : Operation 4667 [1/1] (0.00ns)   --->   "%bitcast_ln57_174 = bitcast i32 %regions_10_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4667 'bitcast' 'bitcast_ln57_174' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 4668 [1/1] (0.00ns)   --->   "%tmp_447 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_174, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4668 'partselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 4669 [1/1] (0.00ns)   --->   "%trunc_ln57_174 = trunc i32 %bitcast_ln57_174" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4669 'trunc' 'trunc_ln57_174' <Predicate = true> <Delay = 0.00>
ST_497 : Operation 4670 [1/1] (1.55ns)   --->   "%icmp_ln57_348 = icmp_ne  i8 %tmp_447, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4670 'icmp' 'icmp_ln57_348' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4671 [1/1] (2.44ns)   --->   "%icmp_ln57_349 = icmp_eq  i23 %trunc_ln57_174, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4671 'icmp' 'icmp_ln57_349' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4672 [2/2] (5.43ns)   --->   "%tmp_448 = fcmp_ogt  i32 %regions_10_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4672 'fcmp' 'tmp_448' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_497 : Operation 4673 [2/2] (3.25ns)   --->   "%regions_10_0_load_4 = load i9 %regions_10_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4673 'load' 'regions_10_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_497 : Operation 4674 [2/2] (3.25ns)   --->   "%regions_10_0_load_5 = load i9 %regions_10_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4674 'load' 'regions_10_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_497 : Operation 4675 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_348 = or i1 %and_ln57_325, i1 %and_ln57_321" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4675 'or' 'or_ln57_348' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 497> <Delay = 10.5>
ST_498 : Operation 4676 [2/4] (10.5ns)   --->   "%hdist_80 = fsub i32 %regions_10_1_load, i32 %regions_10_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4676 'fsub' 'hdist_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4677 [1/2] (5.43ns)   --->   "%tmp_444 = fcmp_ogt  i32 %regions_10_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4677 'fcmp' 'tmp_444' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4678 [1/2] (5.43ns)   --->   "%tmp_448 = fcmp_ogt  i32 %regions_10_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4678 'fcmp' 'tmp_448' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4679 [1/2] (3.25ns)   --->   "%regions_10_0_load_4 = load i9 %regions_10_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4679 'load' 'regions_10_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_498 : Operation 4680 [1/1] (0.00ns)   --->   "%bitcast_ln57_176 = bitcast i32 %regions_10_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4680 'bitcast' 'bitcast_ln57_176' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 4681 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_176, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4681 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 4682 [1/1] (0.00ns)   --->   "%trunc_ln57_176 = trunc i32 %bitcast_ln57_176" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4682 'trunc' 'trunc_ln57_176' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 4683 [1/1] (1.55ns)   --->   "%icmp_ln57_352 = icmp_ne  i8 %tmp_451, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4683 'icmp' 'icmp_ln57_352' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4684 [1/1] (2.44ns)   --->   "%icmp_ln57_353 = icmp_eq  i23 %trunc_ln57_176, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4684 'icmp' 'icmp_ln57_353' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4685 [2/2] (5.43ns)   --->   "%tmp_452 = fcmp_ogt  i32 %regions_10_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4685 'fcmp' 'tmp_452' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4686 [1/2] (3.25ns)   --->   "%regions_10_0_load_5 = load i9 %regions_10_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4686 'load' 'regions_10_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_498 : Operation 4687 [1/1] (0.00ns)   --->   "%bitcast_ln57_178 = bitcast i32 %regions_10_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4687 'bitcast' 'bitcast_ln57_178' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 4688 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_178, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4688 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 4689 [1/1] (0.00ns)   --->   "%trunc_ln57_178 = trunc i32 %bitcast_ln57_178" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4689 'trunc' 'trunc_ln57_178' <Predicate = true> <Delay = 0.00>
ST_498 : Operation 4690 [1/1] (1.55ns)   --->   "%icmp_ln57_356 = icmp_ne  i8 %tmp_455, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4690 'icmp' 'icmp_ln57_356' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4691 [1/1] (2.44ns)   --->   "%icmp_ln57_357 = icmp_eq  i23 %trunc_ln57_178, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4691 'icmp' 'icmp_ln57_357' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4692 [2/2] (5.43ns)   --->   "%tmp_456 = fcmp_ogt  i32 %regions_10_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4692 'fcmp' 'tmp_456' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_498 : Operation 4693 [2/2] (3.25ns)   --->   "%regions_10_0_load_6 = load i9 %regions_10_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4693 'load' 'regions_10_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_498 : Operation 4694 [2/2] (3.25ns)   --->   "%regions_10_0_load_7 = load i9 %regions_10_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4694 'load' 'regions_10_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 499 <SV = 498> <Delay = 10.5>
ST_499 : Operation 4695 [1/4] (10.5ns)   --->   "%hdist_80 = fsub i32 %regions_10_1_load, i32 %regions_10_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4695 'fsub' 'hdist_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4696 [2/2] (3.25ns)   --->   "%regions_10_1_load_1 = load i9 %regions_10_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4696 'load' 'regions_10_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_499 : Operation 4697 [2/2] (3.25ns)   --->   "%regions_10_2_load_1 = load i9 %regions_10_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4697 'load' 'regions_10_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_499 : Operation 4698 [1/2] (5.43ns)   --->   "%tmp_452 = fcmp_ogt  i32 %regions_10_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4698 'fcmp' 'tmp_452' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_341)   --->   "%or_ln57_335 = or i1 %icmp_ln57_357, i1 %icmp_ln57_356" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4699 'or' 'or_ln57_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_341)   --->   "%and_ln57_340 = and i1 %or_ln57_335, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4700 'and' 'and_ln57_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4701 [1/2] (5.43ns)   --->   "%tmp_456 = fcmp_ogt  i32 %regions_10_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4701 'fcmp' 'tmp_456' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4702 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_341 = and i1 %and_ln57_340, i1 %tmp_456" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4702 'and' 'and_ln57_341' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4703 [1/2] (3.25ns)   --->   "%regions_10_0_load_6 = load i9 %regions_10_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4703 'load' 'regions_10_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_499 : Operation 4704 [1/1] (0.00ns)   --->   "%bitcast_ln57_180 = bitcast i32 %regions_10_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4704 'bitcast' 'bitcast_ln57_180' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 4705 [1/1] (0.00ns)   --->   "%tmp_459 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_180, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4705 'partselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 4706 [1/1] (0.00ns)   --->   "%trunc_ln57_180 = trunc i32 %bitcast_ln57_180" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4706 'trunc' 'trunc_ln57_180' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 4707 [1/1] (1.55ns)   --->   "%icmp_ln57_360 = icmp_ne  i8 %tmp_459, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4707 'icmp' 'icmp_ln57_360' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4708 [1/1] (2.44ns)   --->   "%icmp_ln57_361 = icmp_eq  i23 %trunc_ln57_180, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4708 'icmp' 'icmp_ln57_361' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4709 [2/2] (5.43ns)   --->   "%tmp_460 = fcmp_ogt  i32 %regions_10_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4709 'fcmp' 'tmp_460' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4710 [1/2] (3.25ns)   --->   "%regions_10_0_load_7 = load i9 %regions_10_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4710 'load' 'regions_10_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_499 : Operation 4711 [1/1] (0.00ns)   --->   "%bitcast_ln57_182 = bitcast i32 %regions_10_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4711 'bitcast' 'bitcast_ln57_182' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 4712 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_182, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4712 'partselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 4713 [1/1] (0.00ns)   --->   "%trunc_ln57_182 = trunc i32 %bitcast_ln57_182" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4713 'trunc' 'trunc_ln57_182' <Predicate = true> <Delay = 0.00>
ST_499 : Operation 4714 [1/1] (1.55ns)   --->   "%icmp_ln57_364 = icmp_ne  i8 %tmp_463, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4714 'icmp' 'icmp_ln57_364' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4715 [1/1] (2.44ns)   --->   "%icmp_ln57_365 = icmp_eq  i23 %trunc_ln57_182, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4715 'icmp' 'icmp_ln57_365' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_499 : Operation 4716 [2/2] (5.43ns)   --->   "%tmp_464 = fcmp_ogt  i32 %regions_10_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4716 'fcmp' 'tmp_464' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 499> <Delay = 13.7>
ST_500 : Operation 4717 [2/2] (12.3ns)   --->   "%scale_80 = fmul i32 %hdist_80, i32 %hdist_80" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4717 'fmul' 'scale_80' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 4718 [1/2] (3.25ns)   --->   "%regions_10_1_load_1 = load i9 %regions_10_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4718 'load' 'regions_10_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_500 : Operation 4719 [1/2] (3.25ns)   --->   "%regions_10_2_load_1 = load i9 %regions_10_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4719 'load' 'regions_10_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_500 : Operation 4720 [4/4] (10.5ns)   --->   "%hdist_81 = fsub i32 %regions_10_1_load_1, i32 %regions_10_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4720 'fsub' 'hdist_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 4721 [1/1] (0.00ns)   --->   "%bitcast_ln57_171 = bitcast i32 %regions_10_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4721 'bitcast' 'bitcast_ln57_171' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 4722 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_171, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4722 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 4723 [1/1] (0.00ns)   --->   "%trunc_ln57_171 = trunc i32 %bitcast_ln57_171" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4723 'trunc' 'trunc_ln57_171' <Predicate = true> <Delay = 0.00>
ST_500 : Operation 4724 [1/1] (1.55ns)   --->   "%icmp_ln57_342 = icmp_ne  i8 %tmp_441, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4724 'icmp' 'icmp_ln57_342' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 4725 [1/1] (2.44ns)   --->   "%icmp_ln57_343 = icmp_eq  i23 %trunc_ln57_171, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4725 'icmp' 'icmp_ln57_343' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 4726 [2/2] (5.43ns)   --->   "%tmp_442 = fcmp_olt  i32 %regions_10_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4726 'fcmp' 'tmp_442' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 4727 [1/2] (5.43ns)   --->   "%tmp_460 = fcmp_ogt  i32 %regions_10_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4727 'fcmp' 'tmp_460' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_500 : Operation 4728 [1/2] (5.43ns)   --->   "%tmp_464 = fcmp_ogt  i32 %regions_10_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4728 'fcmp' 'tmp_464' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 500> <Delay = 12.3>
ST_501 : Operation 4729 [1/2] (12.3ns)   --->   "%scale_80 = fmul i32 %hdist_80, i32 %hdist_80" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4729 'fmul' 'scale_80' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4730 [3/4] (10.5ns)   --->   "%hdist_81 = fsub i32 %regions_10_1_load_1, i32 %regions_10_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4730 'fsub' 'hdist_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_327)   --->   "%or_ln57_328 = or i1 %icmp_ln57_343, i1 %icmp_ln57_342" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4731 'or' 'or_ln57_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_327)   --->   "%and_ln57_326 = and i1 %or_ln57_328, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4732 'and' 'and_ln57_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4733 [1/2] (5.43ns)   --->   "%tmp_442 = fcmp_olt  i32 %regions_10_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4733 'fcmp' 'tmp_442' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4734 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_327 = and i1 %and_ln57_326, i1 %tmp_442" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4734 'and' 'and_ln57_327' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_350)   --->   "%or_ln57_329 = or i1 %icmp_ln57_345, i1 %icmp_ln57_344" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4735 'or' 'or_ln57_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4736 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_350)   --->   "%and_ln57_328 = and i1 %or_ln57_329, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4736 'and' 'and_ln57_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_350)   --->   "%and_ln57_329 = and i1 %and_ln57_328, i1 %tmp_444" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4737 'and' 'and_ln57_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_350)   --->   "%or_ln57_349 = or i1 %and_ln57_329, i1 %and_ln57_327" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4738 'or' 'or_ln57_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_501 : Operation 4739 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_350 = or i1 %or_ln57_349, i1 %or_ln57_348" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4739 'or' 'or_ln57_350' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 501> <Delay = 10.5>
ST_502 : Operation 4740 [4/4] (10.5ns)   --->   "%area_80 = fadd i32 %scale_80, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4740 'fadd' 'area_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_502 : Operation 4741 [2/4] (10.5ns)   --->   "%hdist_81 = fsub i32 %regions_10_1_load_1, i32 %regions_10_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4741 'fsub' 'hdist_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 502> <Delay = 10.5>
ST_503 : Operation 4742 [3/4] (10.5ns)   --->   "%area_80 = fadd i32 %scale_80, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4742 'fadd' 'area_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 4743 [1/4] (10.5ns)   --->   "%hdist_81 = fsub i32 %regions_10_1_load_1, i32 %regions_10_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4743 'fsub' 'hdist_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_503 : Operation 4744 [2/2] (3.25ns)   --->   "%regions_10_1_load_2 = load i9 %regions_10_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4744 'load' 'regions_10_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_503 : Operation 4745 [2/2] (3.25ns)   --->   "%regions_10_2_load_2 = load i9 %regions_10_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4745 'load' 'regions_10_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 504 <SV = 503> <Delay = 13.7>
ST_504 : Operation 4746 [2/4] (10.5ns)   --->   "%area_80 = fadd i32 %scale_80, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4746 'fadd' 'area_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 4747 [2/2] (12.3ns)   --->   "%scale_81 = fmul i32 %hdist_81, i32 %hdist_81" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4747 'fmul' 'scale_81' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 4748 [1/2] (3.25ns)   --->   "%regions_10_1_load_2 = load i9 %regions_10_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4748 'load' 'regions_10_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_504 : Operation 4749 [1/2] (3.25ns)   --->   "%regions_10_2_load_2 = load i9 %regions_10_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4749 'load' 'regions_10_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_504 : Operation 4750 [4/4] (10.5ns)   --->   "%hdist_82 = fsub i32 %regions_10_1_load_2, i32 %regions_10_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4750 'fsub' 'hdist_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 4751 [1/1] (0.00ns)   --->   "%bitcast_ln57_173 = bitcast i32 %regions_10_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4751 'bitcast' 'bitcast_ln57_173' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 4752 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_173, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4752 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 4753 [1/1] (0.00ns)   --->   "%trunc_ln57_173 = trunc i32 %bitcast_ln57_173" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4753 'trunc' 'trunc_ln57_173' <Predicate = true> <Delay = 0.00>
ST_504 : Operation 4754 [1/1] (1.55ns)   --->   "%icmp_ln57_346 = icmp_ne  i8 %tmp_445, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4754 'icmp' 'icmp_ln57_346' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 4755 [1/1] (2.44ns)   --->   "%icmp_ln57_347 = icmp_eq  i23 %trunc_ln57_173, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4755 'icmp' 'icmp_ln57_347' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_504 : Operation 4756 [2/2] (5.43ns)   --->   "%tmp_446 = fcmp_olt  i32 %regions_10_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4756 'fcmp' 'tmp_446' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 504> <Delay = 12.3>
ST_505 : Operation 4757 [1/4] (10.5ns)   --->   "%area_80 = fadd i32 %scale_80, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4757 'fadd' 'area_80' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4758 [1/2] (12.3ns)   --->   "%scale_81 = fmul i32 %hdist_81, i32 %hdist_81" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4758 'fmul' 'scale_81' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4759 [3/4] (10.5ns)   --->   "%hdist_82 = fsub i32 %regions_10_1_load_2, i32 %regions_10_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4759 'fsub' 'hdist_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_331)   --->   "%or_ln57_330 = or i1 %icmp_ln57_347, i1 %icmp_ln57_346" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4760 'or' 'or_ln57_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_331)   --->   "%and_ln57_330 = and i1 %or_ln57_330, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4761 'and' 'and_ln57_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4762 [1/2] (5.43ns)   --->   "%tmp_446 = fcmp_olt  i32 %regions_10_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4762 'fcmp' 'tmp_446' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4763 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_331 = and i1 %and_ln57_330, i1 %tmp_446" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4763 'and' 'and_ln57_331' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_351)   --->   "%or_ln57_331 = or i1 %icmp_ln57_349, i1 %icmp_ln57_348" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4764 'or' 'or_ln57_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_351)   --->   "%and_ln57_332 = and i1 %or_ln57_331, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4765 'and' 'and_ln57_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_351)   --->   "%and_ln57_333 = and i1 %and_ln57_332, i1 %tmp_448" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4766 'and' 'and_ln57_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_505 : Operation 4767 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_351 = or i1 %and_ln57_333, i1 %and_ln57_331" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4767 'or' 'or_ln57_351' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 505> <Delay = 10.5>
ST_506 : Operation 4768 [4/4] (10.5ns)   --->   "%area_81 = fadd i32 %area_80, i32 %scale_81" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4768 'fadd' 'area_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_506 : Operation 4769 [2/4] (10.5ns)   --->   "%hdist_82 = fsub i32 %regions_10_1_load_2, i32 %regions_10_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4769 'fsub' 'hdist_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 506> <Delay = 10.5>
ST_507 : Operation 4770 [3/4] (10.5ns)   --->   "%area_81 = fadd i32 %area_80, i32 %scale_81" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4770 'fadd' 'area_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 4771 [1/4] (10.5ns)   --->   "%hdist_82 = fsub i32 %regions_10_1_load_2, i32 %regions_10_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4771 'fsub' 'hdist_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_507 : Operation 4772 [2/2] (3.25ns)   --->   "%regions_10_1_load_3 = load i9 %regions_10_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4772 'load' 'regions_10_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_507 : Operation 4773 [2/2] (3.25ns)   --->   "%regions_10_2_load_3 = load i9 %regions_10_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4773 'load' 'regions_10_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 508 <SV = 507> <Delay = 13.7>
ST_508 : Operation 4774 [2/4] (10.5ns)   --->   "%area_81 = fadd i32 %area_80, i32 %scale_81" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4774 'fadd' 'area_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 4775 [2/2] (12.3ns)   --->   "%scale_82 = fmul i32 %hdist_82, i32 %hdist_82" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4775 'fmul' 'scale_82' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 4776 [1/2] (3.25ns)   --->   "%regions_10_1_load_3 = load i9 %regions_10_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4776 'load' 'regions_10_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_508 : Operation 4777 [1/2] (3.25ns)   --->   "%regions_10_2_load_3 = load i9 %regions_10_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4777 'load' 'regions_10_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_508 : Operation 4778 [4/4] (10.5ns)   --->   "%hdist_83 = fsub i32 %regions_10_1_load_3, i32 %regions_10_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4778 'fsub' 'hdist_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 4779 [1/1] (0.00ns)   --->   "%bitcast_ln57_175 = bitcast i32 %regions_10_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4779 'bitcast' 'bitcast_ln57_175' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 4780 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_175, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4780 'partselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 4781 [1/1] (0.00ns)   --->   "%trunc_ln57_175 = trunc i32 %bitcast_ln57_175" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4781 'trunc' 'trunc_ln57_175' <Predicate = true> <Delay = 0.00>
ST_508 : Operation 4782 [1/1] (1.55ns)   --->   "%icmp_ln57_350 = icmp_ne  i8 %tmp_449, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4782 'icmp' 'icmp_ln57_350' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 4783 [1/1] (2.44ns)   --->   "%icmp_ln57_351 = icmp_eq  i23 %trunc_ln57_175, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4783 'icmp' 'icmp_ln57_351' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_508 : Operation 4784 [2/2] (5.43ns)   --->   "%tmp_450 = fcmp_olt  i32 %regions_10_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4784 'fcmp' 'tmp_450' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 508> <Delay = 12.3>
ST_509 : Operation 4785 [1/4] (10.5ns)   --->   "%area_81 = fadd i32 %area_80, i32 %scale_81" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4785 'fadd' 'area_81' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 4786 [1/2] (12.3ns)   --->   "%scale_82 = fmul i32 %hdist_82, i32 %hdist_82" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4786 'fmul' 'scale_82' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 4787 [3/4] (10.5ns)   --->   "%hdist_83 = fsub i32 %regions_10_1_load_3, i32 %regions_10_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4787 'fsub' 'hdist_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_509 : Operation 4788 [1/2] (5.43ns)   --->   "%tmp_450 = fcmp_olt  i32 %regions_10_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4788 'fcmp' 'tmp_450' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 509> <Delay = 10.5>
ST_510 : Operation 4789 [4/4] (10.5ns)   --->   "%area_82 = fadd i32 %area_81, i32 %scale_82" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4789 'fadd' 'area_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_510 : Operation 4790 [2/4] (10.5ns)   --->   "%hdist_83 = fsub i32 %regions_10_1_load_3, i32 %regions_10_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4790 'fsub' 'hdist_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 510> <Delay = 10.5>
ST_511 : Operation 4791 [3/4] (10.5ns)   --->   "%area_82 = fadd i32 %area_81, i32 %scale_82" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4791 'fadd' 'area_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 4792 [1/4] (10.5ns)   --->   "%hdist_83 = fsub i32 %regions_10_1_load_3, i32 %regions_10_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4792 'fsub' 'hdist_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_511 : Operation 4793 [2/2] (3.25ns)   --->   "%regions_10_1_load_4 = load i9 %regions_10_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4793 'load' 'regions_10_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_511 : Operation 4794 [2/2] (3.25ns)   --->   "%regions_10_2_load_4 = load i9 %regions_10_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4794 'load' 'regions_10_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 512 <SV = 511> <Delay = 13.7>
ST_512 : Operation 4795 [2/4] (10.5ns)   --->   "%area_82 = fadd i32 %area_81, i32 %scale_82" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4795 'fadd' 'area_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 4796 [2/2] (12.3ns)   --->   "%scale_83 = fmul i32 %hdist_83, i32 %hdist_83" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4796 'fmul' 'scale_83' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 4797 [1/2] (3.25ns)   --->   "%regions_10_1_load_4 = load i9 %regions_10_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4797 'load' 'regions_10_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_512 : Operation 4798 [1/2] (3.25ns)   --->   "%regions_10_2_load_4 = load i9 %regions_10_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4798 'load' 'regions_10_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_512 : Operation 4799 [4/4] (10.5ns)   --->   "%hdist_84 = fsub i32 %regions_10_1_load_4, i32 %regions_10_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4799 'fsub' 'hdist_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 4800 [1/1] (0.00ns)   --->   "%bitcast_ln57_177 = bitcast i32 %regions_10_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4800 'bitcast' 'bitcast_ln57_177' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 4801 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_177, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4801 'partselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 4802 [1/1] (0.00ns)   --->   "%trunc_ln57_177 = trunc i32 %bitcast_ln57_177" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4802 'trunc' 'trunc_ln57_177' <Predicate = true> <Delay = 0.00>
ST_512 : Operation 4803 [1/1] (1.55ns)   --->   "%icmp_ln57_354 = icmp_ne  i8 %tmp_453, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4803 'icmp' 'icmp_ln57_354' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 4804 [1/1] (2.44ns)   --->   "%icmp_ln57_355 = icmp_eq  i23 %trunc_ln57_177, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4804 'icmp' 'icmp_ln57_355' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_512 : Operation 4805 [2/2] (5.43ns)   --->   "%tmp_454 = fcmp_olt  i32 %regions_10_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4805 'fcmp' 'tmp_454' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 512> <Delay = 12.3>
ST_513 : Operation 4806 [1/4] (10.5ns)   --->   "%area_82 = fadd i32 %area_81, i32 %scale_82" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4806 'fadd' 'area_82' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4807 [1/2] (12.3ns)   --->   "%scale_83 = fmul i32 %hdist_83, i32 %hdist_83" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4807 'fmul' 'scale_83' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_344)   --->   "%or_ln57_332 = or i1 %icmp_ln57_351, i1 %icmp_ln57_350" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4808 'or' 'or_ln57_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_344)   --->   "%and_ln57_334 = and i1 %or_ln57_332, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4809 'and' 'and_ln57_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_344)   --->   "%and_ln57_335 = and i1 %and_ln57_334, i1 %tmp_450" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4810 'and' 'and_ln57_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4811 [3/4] (10.5ns)   --->   "%hdist_84 = fsub i32 %regions_10_1_load_4, i32 %regions_10_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4811 'fsub' 'hdist_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_346)   --->   "%or_ln57_333 = or i1 %icmp_ln57_353, i1 %icmp_ln57_352" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4812 'or' 'or_ln57_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_346)   --->   "%and_ln57_336 = and i1 %or_ln57_333, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4813 'and' 'and_ln57_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4814 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_346)   --->   "%and_ln57_337 = and i1 %and_ln57_336, i1 %tmp_452" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4814 'and' 'and_ln57_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_339)   --->   "%or_ln57_334 = or i1 %icmp_ln57_355, i1 %icmp_ln57_354" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4815 'or' 'or_ln57_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4816 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_339)   --->   "%and_ln57_338 = and i1 %or_ln57_334, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4816 'and' 'and_ln57_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4817 [1/2] (5.43ns)   --->   "%tmp_454 = fcmp_olt  i32 %regions_10_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4817 'fcmp' 'tmp_454' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4818 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_339 = and i1 %and_ln57_338, i1 %tmp_454" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4818 'and' 'and_ln57_339' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4819 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_344 = or i1 %and_ln57_335, i1 %and_ln57_339" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4819 'or' 'or_ln57_344' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4820 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_346)   --->   "%or_ln57_345 = or i1 %and_ln57_337, i1 %and_ln57_323" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4820 'or' 'or_ln57_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_513 : Operation 4821 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_346 = or i1 %or_ln57_345, i1 %or_ln57_344" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4821 'or' 'or_ln57_346' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 513> <Delay = 10.5>
ST_514 : Operation 4822 [4/4] (10.5ns)   --->   "%area_83 = fadd i32 %area_82, i32 %scale_83" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4822 'fadd' 'area_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_514 : Operation 4823 [2/4] (10.5ns)   --->   "%hdist_84 = fsub i32 %regions_10_1_load_4, i32 %regions_10_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4823 'fsub' 'hdist_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 514> <Delay = 10.5>
ST_515 : Operation 4824 [3/4] (10.5ns)   --->   "%area_83 = fadd i32 %area_82, i32 %scale_83" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4824 'fadd' 'area_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_515 : Operation 4825 [1/4] (10.5ns)   --->   "%hdist_84 = fsub i32 %regions_10_1_load_4, i32 %regions_10_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4825 'fsub' 'hdist_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_515 : Operation 4826 [2/2] (3.25ns)   --->   "%regions_10_1_load_5 = load i9 %regions_10_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4826 'load' 'regions_10_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_515 : Operation 4827 [2/2] (3.25ns)   --->   "%regions_10_2_load_5 = load i9 %regions_10_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4827 'load' 'regions_10_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 516 <SV = 515> <Delay = 13.7>
ST_516 : Operation 4828 [2/4] (10.5ns)   --->   "%area_83 = fadd i32 %area_82, i32 %scale_83" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4828 'fadd' 'area_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 4829 [2/2] (12.3ns)   --->   "%scale_84 = fmul i32 %hdist_84, i32 %hdist_84" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4829 'fmul' 'scale_84' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 4830 [1/2] (3.25ns)   --->   "%regions_10_1_load_5 = load i9 %regions_10_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4830 'load' 'regions_10_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_516 : Operation 4831 [1/2] (3.25ns)   --->   "%regions_10_2_load_5 = load i9 %regions_10_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4831 'load' 'regions_10_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_516 : Operation 4832 [4/4] (10.5ns)   --->   "%hdist_85 = fsub i32 %regions_10_1_load_5, i32 %regions_10_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4832 'fsub' 'hdist_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 4833 [1/1] (0.00ns)   --->   "%bitcast_ln57_179 = bitcast i32 %regions_10_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4833 'bitcast' 'bitcast_ln57_179' <Predicate = true> <Delay = 0.00>
ST_516 : Operation 4834 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_179, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4834 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_516 : Operation 4835 [1/1] (0.00ns)   --->   "%trunc_ln57_179 = trunc i32 %bitcast_ln57_179" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4835 'trunc' 'trunc_ln57_179' <Predicate = true> <Delay = 0.00>
ST_516 : Operation 4836 [1/1] (1.55ns)   --->   "%icmp_ln57_358 = icmp_ne  i8 %tmp_457, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4836 'icmp' 'icmp_ln57_358' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 4837 [1/1] (2.44ns)   --->   "%icmp_ln57_359 = icmp_eq  i23 %trunc_ln57_179, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4837 'icmp' 'icmp_ln57_359' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_516 : Operation 4838 [2/2] (5.43ns)   --->   "%tmp_458 = fcmp_olt  i32 %regions_10_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4838 'fcmp' 'tmp_458' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 516> <Delay = 12.3>
ST_517 : Operation 4839 [1/4] (10.5ns)   --->   "%area_83 = fadd i32 %area_82, i32 %scale_83" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4839 'fadd' 'area_83' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 4840 [1/2] (12.3ns)   --->   "%scale_84 = fmul i32 %hdist_84, i32 %hdist_84" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4840 'fmul' 'scale_84' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 4841 [3/4] (10.5ns)   --->   "%hdist_85 = fsub i32 %regions_10_1_load_5, i32 %regions_10_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4841 'fsub' 'hdist_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_517 : Operation 4842 [1/2] (5.43ns)   --->   "%tmp_458 = fcmp_olt  i32 %regions_10_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4842 'fcmp' 'tmp_458' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 517> <Delay = 10.5>
ST_518 : Operation 4843 [4/4] (10.5ns)   --->   "%area_84 = fadd i32 %area_83, i32 %scale_84" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4843 'fadd' 'area_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_518 : Operation 4844 [2/4] (10.5ns)   --->   "%hdist_85 = fsub i32 %regions_10_1_load_5, i32 %regions_10_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4844 'fsub' 'hdist_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 518> <Delay = 10.5>
ST_519 : Operation 4845 [3/4] (10.5ns)   --->   "%area_84 = fadd i32 %area_83, i32 %scale_84" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4845 'fadd' 'area_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 4846 [1/4] (10.5ns)   --->   "%hdist_85 = fsub i32 %regions_10_1_load_5, i32 %regions_10_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4846 'fsub' 'hdist_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 4847 [2/2] (3.25ns)   --->   "%regions_10_1_load_6 = load i9 %regions_10_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4847 'load' 'regions_10_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_519 : Operation 4848 [2/2] (3.25ns)   --->   "%regions_10_2_load_6 = load i9 %regions_10_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4848 'load' 'regions_10_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 520 <SV = 519> <Delay = 13.7>
ST_520 : Operation 4849 [2/4] (10.5ns)   --->   "%area_84 = fadd i32 %area_83, i32 %scale_84" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4849 'fadd' 'area_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 4850 [2/2] (12.3ns)   --->   "%scale_85 = fmul i32 %hdist_85, i32 %hdist_85" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4850 'fmul' 'scale_85' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 4851 [1/2] (3.25ns)   --->   "%regions_10_1_load_6 = load i9 %regions_10_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4851 'load' 'regions_10_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_520 : Operation 4852 [1/2] (3.25ns)   --->   "%regions_10_2_load_6 = load i9 %regions_10_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4852 'load' 'regions_10_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_520 : Operation 4853 [4/4] (10.5ns)   --->   "%hdist_86 = fsub i32 %regions_10_1_load_6, i32 %regions_10_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4853 'fsub' 'hdist_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 4854 [1/1] (0.00ns)   --->   "%bitcast_ln57_181 = bitcast i32 %regions_10_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4854 'bitcast' 'bitcast_ln57_181' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 4855 [1/1] (0.00ns)   --->   "%tmp_461 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_181, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4855 'partselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 4856 [1/1] (0.00ns)   --->   "%trunc_ln57_181 = trunc i32 %bitcast_ln57_181" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4856 'trunc' 'trunc_ln57_181' <Predicate = true> <Delay = 0.00>
ST_520 : Operation 4857 [1/1] (1.55ns)   --->   "%icmp_ln57_362 = icmp_ne  i8 %tmp_461, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4857 'icmp' 'icmp_ln57_362' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 4858 [1/1] (2.44ns)   --->   "%icmp_ln57_363 = icmp_eq  i23 %trunc_ln57_181, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4858 'icmp' 'icmp_ln57_363' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_520 : Operation 4859 [2/2] (5.43ns)   --->   "%tmp_462 = fcmp_olt  i32 %regions_10_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4859 'fcmp' 'tmp_462' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 520> <Delay = 12.3>
ST_521 : Operation 4860 [1/4] (10.5ns)   --->   "%area_84 = fadd i32 %area_83, i32 %scale_84" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4860 'fadd' 'area_84' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4861 [1/2] (12.3ns)   --->   "%scale_85 = fmul i32 %hdist_85, i32 %hdist_85" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4861 'fmul' 'scale_85' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_343)   --->   "%or_ln57_336 = or i1 %icmp_ln57_359, i1 %icmp_ln57_358" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4862 'or' 'or_ln57_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4863 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_343)   --->   "%and_ln57_342 = and i1 %or_ln57_336, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4863 'and' 'and_ln57_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4864 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_343)   --->   "%and_ln57_343 = and i1 %and_ln57_342, i1 %tmp_458" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4864 'and' 'and_ln57_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4865 [3/4] (10.5ns)   --->   "%hdist_86 = fsub i32 %regions_10_1_load_6, i32 %regions_10_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4865 'fsub' 'hdist_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4866 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_341)   --->   "%or_ln57_337 = or i1 %icmp_ln57_361, i1 %icmp_ln57_360" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4866 'or' 'or_ln57_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_341)   --->   "%and_ln57_344 = and i1 %or_ln57_337, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4867 'and' 'and_ln57_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4868 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_341)   --->   "%and_ln57_345 = and i1 %and_ln57_344, i1 %tmp_460" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4868 'and' 'and_ln57_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_347)   --->   "%or_ln57_338 = or i1 %icmp_ln57_363, i1 %icmp_ln57_362" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4869 'or' 'or_ln57_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_347)   --->   "%and_ln57_346 = and i1 %or_ln57_338, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4870 'and' 'and_ln57_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4871 [1/2] (5.43ns)   --->   "%tmp_462 = fcmp_olt  i32 %regions_10_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4871 'fcmp' 'tmp_462' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4872 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_347 = and i1 %and_ln57_346, i1 %tmp_462" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4872 'and' 'and_ln57_347' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4873 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_341 = or i1 %and_ln57_345, i1 %and_ln57_347" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4873 'or' 'or_ln57_341' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_343)   --->   "%or_ln57_342 = or i1 %and_ln57_343, i1 %and_ln57_341" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4874 'or' 'or_ln57_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_521 : Operation 4875 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_343 = or i1 %or_ln57_342, i1 %or_ln57_341" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4875 'or' 'or_ln57_343' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 521> <Delay = 10.5>
ST_522 : Operation 4876 [4/4] (10.5ns)   --->   "%area_85 = fadd i32 %area_84, i32 %scale_85" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4876 'fadd' 'area_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_522 : Operation 4877 [2/4] (10.5ns)   --->   "%hdist_86 = fsub i32 %regions_10_1_load_6, i32 %regions_10_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4877 'fsub' 'hdist_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 522> <Delay = 10.5>
ST_523 : Operation 4878 [3/4] (10.5ns)   --->   "%area_85 = fadd i32 %area_84, i32 %scale_85" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4878 'fadd' 'area_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 4879 [1/4] (10.5ns)   --->   "%hdist_86 = fsub i32 %regions_10_1_load_6, i32 %regions_10_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4879 'fsub' 'hdist_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_523 : Operation 4880 [2/2] (3.25ns)   --->   "%regions_10_1_load_7 = load i9 %regions_10_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4880 'load' 'regions_10_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_523 : Operation 4881 [2/2] (3.25ns)   --->   "%regions_10_2_load_7 = load i9 %regions_10_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4881 'load' 'regions_10_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 524 <SV = 523> <Delay = 13.7>
ST_524 : Operation 4882 [2/4] (10.5ns)   --->   "%area_85 = fadd i32 %area_84, i32 %scale_85" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4882 'fadd' 'area_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 4883 [2/2] (12.3ns)   --->   "%scale_86 = fmul i32 %hdist_86, i32 %hdist_86" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4883 'fmul' 'scale_86' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 4884 [1/2] (3.25ns)   --->   "%regions_10_1_load_7 = load i9 %regions_10_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4884 'load' 'regions_10_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_524 : Operation 4885 [1/2] (3.25ns)   --->   "%regions_10_2_load_7 = load i9 %regions_10_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4885 'load' 'regions_10_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_524 : Operation 4886 [4/4] (10.5ns)   --->   "%hdist_87 = fsub i32 %regions_10_1_load_7, i32 %regions_10_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4886 'fsub' 'hdist_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 4887 [1/1] (0.00ns)   --->   "%bitcast_ln57_183 = bitcast i32 %regions_10_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4887 'bitcast' 'bitcast_ln57_183' <Predicate = true> <Delay = 0.00>
ST_524 : Operation 4888 [1/1] (0.00ns)   --->   "%tmp_465 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_183, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4888 'partselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_524 : Operation 4889 [1/1] (0.00ns)   --->   "%trunc_ln57_183 = trunc i32 %bitcast_ln57_183" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4889 'trunc' 'trunc_ln57_183' <Predicate = true> <Delay = 0.00>
ST_524 : Operation 4890 [1/1] (1.55ns)   --->   "%icmp_ln57_366 = icmp_ne  i8 %tmp_465, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4890 'icmp' 'icmp_ln57_366' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 4891 [1/1] (2.44ns)   --->   "%icmp_ln57_367 = icmp_eq  i23 %trunc_ln57_183, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4891 'icmp' 'icmp_ln57_367' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_524 : Operation 4892 [2/2] (5.43ns)   --->   "%tmp_466 = fcmp_olt  i32 %regions_10_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4892 'fcmp' 'tmp_466' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 524> <Delay = 12.3>
ST_525 : Operation 4893 [1/4] (10.5ns)   --->   "%area_85 = fadd i32 %area_84, i32 %scale_85" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4893 'fadd' 'area_85' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4894 [1/2] (12.3ns)   --->   "%scale_86 = fmul i32 %hdist_86, i32 %hdist_86" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4894 'fmul' 'scale_86' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4895 [3/4] (10.5ns)   --->   "%hdist_87 = fsub i32 %regions_10_1_load_7, i32 %regions_10_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4895 'fsub' 'hdist_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_353)   --->   "%or_ln57_339 = or i1 %icmp_ln57_365, i1 %icmp_ln57_364" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4896 'or' 'or_ln57_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_353)   --->   "%and_ln57_348 = and i1 %or_ln57_339, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4897 'and' 'and_ln57_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_353)   --->   "%and_ln57_349 = and i1 %and_ln57_348, i1 %tmp_464" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4898 'and' 'and_ln57_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_351)   --->   "%or_ln57_340 = or i1 %icmp_ln57_367, i1 %icmp_ln57_366" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4899 'or' 'or_ln57_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_351)   --->   "%and_ln57_350 = and i1 %or_ln57_340, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4900 'and' 'and_ln57_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4901 [1/2] (5.43ns)   --->   "%tmp_466 = fcmp_olt  i32 %regions_10_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4901 'fcmp' 'tmp_466' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4902 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_351 = and i1 %and_ln57_350, i1 %tmp_466" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4902 'and' 'and_ln57_351' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4903 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_355)   --->   "%or_ln57_347 = or i1 %or_ln57_346, i1 %or_ln57_343" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4903 'or' 'or_ln57_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4904 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_353)   --->   "%or_ln57_352 = or i1 %and_ln57_349, i1 %and_ln57_351" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4904 'or' 'or_ln57_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4905 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_353 = or i1 %or_ln57_352, i1 %or_ln57_351" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4905 'or' 'or_ln57_353' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4906 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_355)   --->   "%or_ln57_354 = or i1 %or_ln57_353, i1 %or_ln57_350" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4906 'or' 'or_ln57_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_525 : Operation 4907 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_355 = or i1 %or_ln57_354, i1 %or_ln57_347" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4907 'or' 'or_ln57_355' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 525> <Delay = 10.5>
ST_526 : Operation 4908 [4/4] (10.5ns)   --->   "%area_86 = fadd i32 %area_85, i32 %scale_86" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4908 'fadd' 'area_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_526 : Operation 4909 [2/4] (10.5ns)   --->   "%hdist_87 = fsub i32 %regions_10_1_load_7, i32 %regions_10_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4909 'fsub' 'hdist_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 526> <Delay = 10.5>
ST_527 : Operation 4910 [3/4] (10.5ns)   --->   "%area_86 = fadd i32 %area_85, i32 %scale_86" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4910 'fadd' 'area_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_527 : Operation 4911 [1/4] (10.5ns)   --->   "%hdist_87 = fsub i32 %regions_10_1_load_7, i32 %regions_10_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4911 'fsub' 'hdist_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 527> <Delay = 12.3>
ST_528 : Operation 4912 [2/4] (10.5ns)   --->   "%area_86 = fadd i32 %area_85, i32 %scale_86" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4912 'fadd' 'area_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 4913 [2/2] (12.3ns)   --->   "%scale_87 = fmul i32 %hdist_87, i32 %hdist_87" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4913 'fmul' 'scale_87' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 528> <Delay = 12.3>
ST_529 : Operation 4914 [1/4] (10.5ns)   --->   "%area_86 = fadd i32 %area_85, i32 %scale_86" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4914 'fadd' 'area_86' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 4915 [1/2] (12.3ns)   --->   "%scale_87 = fmul i32 %hdist_87, i32 %hdist_87" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 4915 'fmul' 'scale_87' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 529> <Delay = 10.5>
ST_530 : Operation 4916 [4/4] (10.5ns)   --->   "%area_87 = fadd i32 %area_86, i32 %scale_87" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4916 'fadd' 'area_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 530> <Delay = 10.5>
ST_531 : Operation 4917 [3/4] (10.5ns)   --->   "%area_87 = fadd i32 %area_86, i32 %scale_87" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4917 'fadd' 'area_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 531> <Delay = 10.5>
ST_532 : Operation 4918 [2/4] (10.5ns)   --->   "%area_87 = fadd i32 %area_86, i32 %scale_87" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4918 'fadd' 'area_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 533 <SV = 532> <Delay = 10.5>
ST_533 : Operation 4919 [1/4] (10.5ns)   --->   "%area_87 = fadd i32 %area_86, i32 %scale_87" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 4919 'fadd' 'area_87' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 534 <SV = 533> <Delay = 14.0>
ST_534 : Operation 4920 [9/9] (14.0ns)   --->   "%tmp_score_9 = fdiv i32 1, i32 %area_87" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4920 'fdiv' 'tmp_score_9' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 535 <SV = 534> <Delay = 14.0>
ST_535 : Operation 4921 [8/9] (14.0ns)   --->   "%tmp_score_9 = fdiv i32 1, i32 %area_87" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4921 'fdiv' 'tmp_score_9' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 536 <SV = 535> <Delay = 14.0>
ST_536 : Operation 4922 [7/9] (14.0ns)   --->   "%tmp_score_9 = fdiv i32 1, i32 %area_87" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4922 'fdiv' 'tmp_score_9' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 537 <SV = 536> <Delay = 14.0>
ST_537 : Operation 4923 [6/9] (14.0ns)   --->   "%tmp_score_9 = fdiv i32 1, i32 %area_87" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4923 'fdiv' 'tmp_score_9' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 538 <SV = 537> <Delay = 14.0>
ST_538 : Operation 4924 [5/9] (14.0ns)   --->   "%tmp_score_9 = fdiv i32 1, i32 %area_87" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4924 'fdiv' 'tmp_score_9' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 539 <SV = 538> <Delay = 14.0>
ST_539 : Operation 4925 [4/9] (14.0ns)   --->   "%tmp_score_9 = fdiv i32 1, i32 %area_87" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4925 'fdiv' 'tmp_score_9' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 539> <Delay = 14.0>
ST_540 : Operation 4926 [3/9] (14.0ns)   --->   "%tmp_score_9 = fdiv i32 1, i32 %area_87" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4926 'fdiv' 'tmp_score_9' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 541 <SV = 540> <Delay = 14.0>
ST_541 : Operation 4927 [2/9] (14.0ns)   --->   "%tmp_score_9 = fdiv i32 1, i32 %area_87" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4927 'fdiv' 'tmp_score_9' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 542 <SV = 541> <Delay = 14.0>
ST_542 : Operation 4928 [1/9] (14.0ns)   --->   "%tmp_score_9 = fdiv i32 1, i32 %area_87" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 4928 'fdiv' 'tmp_score_9' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 542> <Delay = 5.43>
ST_543 : Operation 4929 [2/2] (5.43ns)   --->   "%tmp_469 = fcmp_ogt  i32 %tmp_score_9, i32 %score_12" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4929 'fcmp' 'tmp_469' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 543> <Delay = 7.62>
ST_544 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_9)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_9, i32 4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4930 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 4931 [1/1] (0.00ns)   --->   "%bitcast_ln62_18 = bitcast i32 %tmp_score_9" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4931 'bitcast' 'bitcast_ln62_18' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 4932 [1/1] (0.00ns)   --->   "%tmp_467 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_18, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4932 'partselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 4933 [1/1] (0.00ns)   --->   "%trunc_ln62_18 = trunc i32 %bitcast_ln62_18" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4933 'trunc' 'trunc_ln62_18' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 4934 [1/1] (0.00ns)   --->   "%bitcast_ln62_19 = bitcast i32 %score_12" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4934 'bitcast' 'bitcast_ln62_19' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 4935 [1/1] (0.00ns)   --->   "%tmp_468 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_19, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4935 'partselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 4936 [1/1] (0.00ns)   --->   "%trunc_ln62_19 = trunc i32 %bitcast_ln62_19" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4936 'trunc' 'trunc_ln62_19' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 4937 [1/1] (1.55ns)   --->   "%icmp_ln62_36 = icmp_ne  i8 %tmp_467, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4937 'icmp' 'icmp_ln62_36' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4938 [1/1] (2.44ns)   --->   "%icmp_ln62_37 = icmp_eq  i23 %trunc_ln62_18, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4938 'icmp' 'icmp_ln62_37' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4939 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_9)   --->   "%or_ln62_33 = or i1 %icmp_ln62_37, i1 %icmp_ln62_36" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4939 'or' 'or_ln62_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4940 [1/1] (1.55ns)   --->   "%icmp_ln62_38 = icmp_ne  i8 %tmp_468, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4940 'icmp' 'icmp_ln62_38' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4941 [1/1] (2.44ns)   --->   "%icmp_ln62_39 = icmp_eq  i23 %trunc_ln62_19, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4941 'icmp' 'icmp_ln62_39' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_9)   --->   "%or_ln62_34 = or i1 %icmp_ln62_39, i1 %icmp_ln62_38" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4942 'or' 'or_ln62_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_9)   --->   "%and_ln62_18 = and i1 %or_ln62_33, i1 %or_ln62_34" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4943 'and' 'and_ln62_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4944 [1/2] (5.43ns)   --->   "%tmp_469 = fcmp_ogt  i32 %tmp_score_9, i32 %score_12" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4944 'fcmp' 'tmp_469' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4945 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_9)   --->   "%and_ln62_19 = and i1 %and_ln62_18, i1 %tmp_469" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4945 'and' 'and_ln62_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4946 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_9 = or i1 %tmp_647, i1 %and_ln62_19" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4946 'or' 'or_ln62_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4947 [1/1] (0.00ns) (grouped into LUT with out node score_13)   --->   "%select_ln62_17 = select i1 %or_ln62_9, i32 %tmp_score_9, i32 %score_12" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4947 'select' 'select_ln62_17' <Predicate = (!or_ln57_355)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_544 : Operation 4948 [1/1] (0.00ns) (grouped into LUT with out node idx_10)   --->   "%select_ln62_18 = select i1 %or_ln62_9, i4 10, i4 %trunc_ln35_5" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4948 'select' 'select_ln62_18' <Predicate = (!or_ln57_355)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_544 : Operation 4949 [1/1] (0.00ns) (grouped into LUT with out node idx_10)   --->   "%zext_ln62_9 = zext i4 %select_ln62_18" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 4949 'zext' 'zext_ln62_9' <Predicate = (!or_ln57_355)> <Delay = 0.00>
ST_544 : Operation 4950 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_13 = select i1 %or_ln57_355, i32 %score_12, i32 %select_ln62_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4950 'select' 'score_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_544 : Operation 4951 [1/1] (1.21ns) (out node of the LUT)   --->   "%idx_10 = select i1 %or_ln57_355, i5 %idx_9, i5 %zext_ln62_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4951 'select' 'idx_10' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_544 : Operation 4952 [1/1] (0.00ns)   --->   "%trunc_ln35_6 = trunc i5 %idx_10" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 4952 'trunc' 'trunc_ln35_6' <Predicate = true> <Delay = 0.00>
ST_544 : Operation 4953 [1/1] (1.55ns)   --->   "%icmp_ln1077_11 = icmp_slt  i8 %n_regions_read, i8 12"   --->   Operation 4953 'icmp' 'icmp_ln1077_11' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 4954 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_11, void %for.body4.11.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 4954 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_544 : Operation 4955 [2/2] (3.25ns)   --->   "%regions_11_1_load = load i9 %regions_11_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4955 'load' 'regions_11_1_load' <Predicate = (!icmp_ln1077_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_544 : Operation 4956 [2/2] (3.25ns)   --->   "%regions_11_2_load = load i9 %regions_11_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4956 'load' 'regions_11_2_load' <Predicate = (!icmp_ln1077_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_544 : Operation 4957 [2/2] (3.25ns)   --->   "%regions_11_0_load = load i9 %regions_11_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4957 'load' 'regions_11_0_load' <Predicate = (!icmp_ln1077_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_544 : Operation 4958 [2/2] (3.25ns)   --->   "%regions_11_0_load_1 = load i9 %regions_11_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4958 'load' 'regions_11_0_load_1' <Predicate = (!icmp_ln1077_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 545 <SV = 544> <Delay = 13.7>
ST_545 : Operation 4959 [1/2] (3.25ns)   --->   "%regions_11_1_load = load i9 %regions_11_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4959 'load' 'regions_11_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_545 : Operation 4960 [1/2] (3.25ns)   --->   "%regions_11_2_load = load i9 %regions_11_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4960 'load' 'regions_11_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_545 : Operation 4961 [4/4] (10.5ns)   --->   "%hdist_88 = fsub i32 %regions_11_1_load, i32 %regions_11_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4961 'fsub' 'hdist_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 4962 [1/2] (3.25ns)   --->   "%regions_11_0_load = load i9 %regions_11_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4962 'load' 'regions_11_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_545 : Operation 4963 [1/1] (0.00ns)   --->   "%bitcast_ln57_184 = bitcast i32 %regions_11_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4963 'bitcast' 'bitcast_ln57_184' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 4964 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_184, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4964 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 4965 [1/1] (0.00ns)   --->   "%trunc_ln57_184 = trunc i32 %bitcast_ln57_184" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4965 'trunc' 'trunc_ln57_184' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 4966 [1/1] (1.55ns)   --->   "%icmp_ln57_368 = icmp_ne  i8 %tmp_470, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4966 'icmp' 'icmp_ln57_368' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 4967 [1/1] (2.44ns)   --->   "%icmp_ln57_369 = icmp_eq  i23 %trunc_ln57_184, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4967 'icmp' 'icmp_ln57_369' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 4968 [2/2] (5.43ns)   --->   "%tmp_471 = fcmp_ogt  i32 %regions_11_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4968 'fcmp' 'tmp_471' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 4969 [1/1] (0.00ns)   --->   "%bitcast_ln57_185 = bitcast i32 %regions_11_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4969 'bitcast' 'bitcast_ln57_185' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 4970 [1/1] (0.00ns)   --->   "%tmp_472 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_185, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4970 'partselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 4971 [1/1] (0.00ns)   --->   "%trunc_ln57_185 = trunc i32 %bitcast_ln57_185" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4971 'trunc' 'trunc_ln57_185' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 4972 [1/1] (1.55ns)   --->   "%icmp_ln57_370 = icmp_ne  i8 %tmp_472, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4972 'icmp' 'icmp_ln57_370' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 4973 [1/1] (2.44ns)   --->   "%icmp_ln57_371 = icmp_eq  i23 %trunc_ln57_185, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4973 'icmp' 'icmp_ln57_371' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 4974 [2/2] (5.43ns)   --->   "%tmp_473 = fcmp_olt  i32 %regions_11_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4974 'fcmp' 'tmp_473' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 4975 [1/2] (3.25ns)   --->   "%regions_11_0_load_1 = load i9 %regions_11_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4975 'load' 'regions_11_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_545 : Operation 4976 [1/1] (0.00ns)   --->   "%bitcast_ln57_186 = bitcast i32 %regions_11_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4976 'bitcast' 'bitcast_ln57_186' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 4977 [1/1] (0.00ns)   --->   "%tmp_474 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_186, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4977 'partselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 4978 [1/1] (0.00ns)   --->   "%trunc_ln57_186 = trunc i32 %bitcast_ln57_186" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4978 'trunc' 'trunc_ln57_186' <Predicate = true> <Delay = 0.00>
ST_545 : Operation 4979 [1/1] (1.55ns)   --->   "%icmp_ln57_372 = icmp_ne  i8 %tmp_474, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4979 'icmp' 'icmp_ln57_372' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 4980 [1/1] (2.44ns)   --->   "%icmp_ln57_373 = icmp_eq  i23 %trunc_ln57_186, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4980 'icmp' 'icmp_ln57_373' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 4981 [2/2] (5.43ns)   --->   "%tmp_475 = fcmp_ogt  i32 %regions_11_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4981 'fcmp' 'tmp_475' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 4982 [2/2] (3.25ns)   --->   "%regions_11_0_load_2 = load i9 %regions_11_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4982 'load' 'regions_11_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_545 : Operation 4983 [2/2] (3.25ns)   --->   "%regions_11_0_load_3 = load i9 %regions_11_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4983 'load' 'regions_11_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 546 <SV = 545> <Delay = 10.5>
ST_546 : Operation 4984 [3/4] (10.5ns)   --->   "%hdist_88 = fsub i32 %regions_11_1_load, i32 %regions_11_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 4984 'fsub' 'hdist_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_353)   --->   "%or_ln57_356 = or i1 %icmp_ln57_369, i1 %icmp_ln57_368" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4985 'or' 'or_ln57_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_353)   --->   "%and_ln57_352 = and i1 %or_ln57_356, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4986 'and' 'and_ln57_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4987 [1/2] (5.43ns)   --->   "%tmp_471 = fcmp_ogt  i32 %regions_11_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4987 'fcmp' 'tmp_471' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4988 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_353 = and i1 %and_ln57_352, i1 %tmp_471" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4988 'and' 'and_ln57_353' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4989 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_355)   --->   "%or_ln57_357 = or i1 %icmp_ln57_371, i1 %icmp_ln57_370" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4989 'or' 'or_ln57_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_355)   --->   "%and_ln57_354 = and i1 %or_ln57_357, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4990 'and' 'and_ln57_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4991 [1/2] (5.43ns)   --->   "%tmp_473 = fcmp_olt  i32 %regions_11_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4991 'fcmp' 'tmp_473' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4992 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_355 = and i1 %and_ln57_354, i1 %tmp_473" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4992 'and' 'and_ln57_355' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4993 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_379)   --->   "%or_ln57_358 = or i1 %icmp_ln57_373, i1 %icmp_ln57_372" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4993 'or' 'or_ln57_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_379)   --->   "%and_ln57_356 = and i1 %or_ln57_358, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4994 'and' 'and_ln57_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4995 [1/2] (5.43ns)   --->   "%tmp_475 = fcmp_ogt  i32 %regions_11_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4995 'fcmp' 'tmp_475' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4996 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_379)   --->   "%and_ln57_357 = and i1 %and_ln57_356, i1 %tmp_475" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4996 'and' 'and_ln57_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 4997 [1/2] (3.25ns)   --->   "%regions_11_0_load_2 = load i9 %regions_11_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4997 'load' 'regions_11_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_546 : Operation 4998 [1/1] (0.00ns)   --->   "%bitcast_ln57_188 = bitcast i32 %regions_11_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4998 'bitcast' 'bitcast_ln57_188' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 4999 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_188, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 4999 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 5000 [1/1] (0.00ns)   --->   "%trunc_ln57_188 = trunc i32 %bitcast_ln57_188" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5000 'trunc' 'trunc_ln57_188' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 5001 [1/1] (1.55ns)   --->   "%icmp_ln57_376 = icmp_ne  i8 %tmp_478, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5001 'icmp' 'icmp_ln57_376' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 5002 [1/1] (2.44ns)   --->   "%icmp_ln57_377 = icmp_eq  i23 %trunc_ln57_188, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5002 'icmp' 'icmp_ln57_377' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 5003 [2/2] (5.43ns)   --->   "%tmp_479 = fcmp_ogt  i32 %regions_11_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5003 'fcmp' 'tmp_479' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 5004 [1/2] (3.25ns)   --->   "%regions_11_0_load_3 = load i9 %regions_11_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5004 'load' 'regions_11_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_546 : Operation 5005 [1/1] (0.00ns)   --->   "%bitcast_ln57_190 = bitcast i32 %regions_11_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5005 'bitcast' 'bitcast_ln57_190' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 5006 [1/1] (0.00ns)   --->   "%tmp_482 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_190, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5006 'partselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 5007 [1/1] (0.00ns)   --->   "%trunc_ln57_190 = trunc i32 %bitcast_ln57_190" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5007 'trunc' 'trunc_ln57_190' <Predicate = true> <Delay = 0.00>
ST_546 : Operation 5008 [1/1] (1.55ns)   --->   "%icmp_ln57_380 = icmp_ne  i8 %tmp_482, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5008 'icmp' 'icmp_ln57_380' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 5009 [1/1] (2.44ns)   --->   "%icmp_ln57_381 = icmp_eq  i23 %trunc_ln57_190, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5009 'icmp' 'icmp_ln57_381' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 5010 [2/2] (5.43ns)   --->   "%tmp_483 = fcmp_ogt  i32 %regions_11_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5010 'fcmp' 'tmp_483' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_546 : Operation 5011 [2/2] (3.25ns)   --->   "%regions_11_0_load_4 = load i9 %regions_11_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5011 'load' 'regions_11_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_546 : Operation 5012 [2/2] (3.25ns)   --->   "%regions_11_0_load_5 = load i9 %regions_11_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5012 'load' 'regions_11_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_546 : Operation 5013 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_379 = or i1 %and_ln57_357, i1 %and_ln57_353" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5013 'or' 'or_ln57_379' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 546> <Delay = 10.5>
ST_547 : Operation 5014 [2/4] (10.5ns)   --->   "%hdist_88 = fsub i32 %regions_11_1_load, i32 %regions_11_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5014 'fsub' 'hdist_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5015 [1/2] (5.43ns)   --->   "%tmp_479 = fcmp_ogt  i32 %regions_11_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5015 'fcmp' 'tmp_479' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5016 [1/2] (5.43ns)   --->   "%tmp_483 = fcmp_ogt  i32 %regions_11_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5016 'fcmp' 'tmp_483' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5017 [1/2] (3.25ns)   --->   "%regions_11_0_load_4 = load i9 %regions_11_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5017 'load' 'regions_11_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_547 : Operation 5018 [1/1] (0.00ns)   --->   "%bitcast_ln57_192 = bitcast i32 %regions_11_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5018 'bitcast' 'bitcast_ln57_192' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5019 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_192, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5019 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5020 [1/1] (0.00ns)   --->   "%trunc_ln57_192 = trunc i32 %bitcast_ln57_192" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5020 'trunc' 'trunc_ln57_192' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5021 [1/1] (1.55ns)   --->   "%icmp_ln57_384 = icmp_ne  i8 %tmp_486, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5021 'icmp' 'icmp_ln57_384' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5022 [1/1] (2.44ns)   --->   "%icmp_ln57_385 = icmp_eq  i23 %trunc_ln57_192, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5022 'icmp' 'icmp_ln57_385' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5023 [2/2] (5.43ns)   --->   "%tmp_487 = fcmp_ogt  i32 %regions_11_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5023 'fcmp' 'tmp_487' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5024 [1/2] (3.25ns)   --->   "%regions_11_0_load_5 = load i9 %regions_11_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5024 'load' 'regions_11_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_547 : Operation 5025 [1/1] (0.00ns)   --->   "%bitcast_ln57_194 = bitcast i32 %regions_11_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5025 'bitcast' 'bitcast_ln57_194' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5026 [1/1] (0.00ns)   --->   "%tmp_490 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_194, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5026 'partselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5027 [1/1] (0.00ns)   --->   "%trunc_ln57_194 = trunc i32 %bitcast_ln57_194" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5027 'trunc' 'trunc_ln57_194' <Predicate = true> <Delay = 0.00>
ST_547 : Operation 5028 [1/1] (1.55ns)   --->   "%icmp_ln57_388 = icmp_ne  i8 %tmp_490, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5028 'icmp' 'icmp_ln57_388' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5029 [1/1] (2.44ns)   --->   "%icmp_ln57_389 = icmp_eq  i23 %trunc_ln57_194, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5029 'icmp' 'icmp_ln57_389' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5030 [2/2] (5.43ns)   --->   "%tmp_491 = fcmp_ogt  i32 %regions_11_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5030 'fcmp' 'tmp_491' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_547 : Operation 5031 [2/2] (3.25ns)   --->   "%regions_11_0_load_6 = load i9 %regions_11_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5031 'load' 'regions_11_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_547 : Operation 5032 [2/2] (3.25ns)   --->   "%regions_11_0_load_7 = load i9 %regions_11_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5032 'load' 'regions_11_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 548 <SV = 547> <Delay = 10.5>
ST_548 : Operation 5033 [1/4] (10.5ns)   --->   "%hdist_88 = fsub i32 %regions_11_1_load, i32 %regions_11_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5033 'fsub' 'hdist_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5034 [2/2] (3.25ns)   --->   "%regions_11_1_load_1 = load i9 %regions_11_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5034 'load' 'regions_11_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_548 : Operation 5035 [2/2] (3.25ns)   --->   "%regions_11_2_load_1 = load i9 %regions_11_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5035 'load' 'regions_11_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_548 : Operation 5036 [1/2] (5.43ns)   --->   "%tmp_487 = fcmp_ogt  i32 %regions_11_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5036 'fcmp' 'tmp_487' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5037 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_373)   --->   "%or_ln57_366 = or i1 %icmp_ln57_389, i1 %icmp_ln57_388" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5037 'or' 'or_ln57_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5038 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_373)   --->   "%and_ln57_372 = and i1 %or_ln57_366, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5038 'and' 'and_ln57_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5039 [1/2] (5.43ns)   --->   "%tmp_491 = fcmp_ogt  i32 %regions_11_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5039 'fcmp' 'tmp_491' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5040 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_373 = and i1 %and_ln57_372, i1 %tmp_491" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5040 'and' 'and_ln57_373' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5041 [1/2] (3.25ns)   --->   "%regions_11_0_load_6 = load i9 %regions_11_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5041 'load' 'regions_11_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_548 : Operation 5042 [1/1] (0.00ns)   --->   "%bitcast_ln57_196 = bitcast i32 %regions_11_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5042 'bitcast' 'bitcast_ln57_196' <Predicate = true> <Delay = 0.00>
ST_548 : Operation 5043 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_196, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5043 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_548 : Operation 5044 [1/1] (0.00ns)   --->   "%trunc_ln57_196 = trunc i32 %bitcast_ln57_196" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5044 'trunc' 'trunc_ln57_196' <Predicate = true> <Delay = 0.00>
ST_548 : Operation 5045 [1/1] (1.55ns)   --->   "%icmp_ln57_392 = icmp_ne  i8 %tmp_494, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5045 'icmp' 'icmp_ln57_392' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5046 [1/1] (2.44ns)   --->   "%icmp_ln57_393 = icmp_eq  i23 %trunc_ln57_196, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5046 'icmp' 'icmp_ln57_393' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5047 [2/2] (5.43ns)   --->   "%tmp_495 = fcmp_ogt  i32 %regions_11_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5047 'fcmp' 'tmp_495' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5048 [1/2] (3.25ns)   --->   "%regions_11_0_load_7 = load i9 %regions_11_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5048 'load' 'regions_11_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_548 : Operation 5049 [1/1] (0.00ns)   --->   "%bitcast_ln57_198 = bitcast i32 %regions_11_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5049 'bitcast' 'bitcast_ln57_198' <Predicate = true> <Delay = 0.00>
ST_548 : Operation 5050 [1/1] (0.00ns)   --->   "%tmp_498 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_198, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5050 'partselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_548 : Operation 5051 [1/1] (0.00ns)   --->   "%trunc_ln57_198 = trunc i32 %bitcast_ln57_198" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5051 'trunc' 'trunc_ln57_198' <Predicate = true> <Delay = 0.00>
ST_548 : Operation 5052 [1/1] (1.55ns)   --->   "%icmp_ln57_396 = icmp_ne  i8 %tmp_498, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5052 'icmp' 'icmp_ln57_396' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5053 [1/1] (2.44ns)   --->   "%icmp_ln57_397 = icmp_eq  i23 %trunc_ln57_198, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5053 'icmp' 'icmp_ln57_397' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_548 : Operation 5054 [2/2] (5.43ns)   --->   "%tmp_499 = fcmp_ogt  i32 %regions_11_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5054 'fcmp' 'tmp_499' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 548> <Delay = 13.7>
ST_549 : Operation 5055 [2/2] (12.3ns)   --->   "%scale_88 = fmul i32 %hdist_88, i32 %hdist_88" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5055 'fmul' 'scale_88' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 5056 [1/2] (3.25ns)   --->   "%regions_11_1_load_1 = load i9 %regions_11_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5056 'load' 'regions_11_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_549 : Operation 5057 [1/2] (3.25ns)   --->   "%regions_11_2_load_1 = load i9 %regions_11_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5057 'load' 'regions_11_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_549 : Operation 5058 [4/4] (10.5ns)   --->   "%hdist_89 = fsub i32 %regions_11_1_load_1, i32 %regions_11_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5058 'fsub' 'hdist_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 5059 [1/1] (0.00ns)   --->   "%bitcast_ln57_187 = bitcast i32 %regions_11_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5059 'bitcast' 'bitcast_ln57_187' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 5060 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_187, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5060 'partselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 5061 [1/1] (0.00ns)   --->   "%trunc_ln57_187 = trunc i32 %bitcast_ln57_187" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5061 'trunc' 'trunc_ln57_187' <Predicate = true> <Delay = 0.00>
ST_549 : Operation 5062 [1/1] (1.55ns)   --->   "%icmp_ln57_374 = icmp_ne  i8 %tmp_476, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5062 'icmp' 'icmp_ln57_374' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 5063 [1/1] (2.44ns)   --->   "%icmp_ln57_375 = icmp_eq  i23 %trunc_ln57_187, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5063 'icmp' 'icmp_ln57_375' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 5064 [2/2] (5.43ns)   --->   "%tmp_477 = fcmp_olt  i32 %regions_11_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5064 'fcmp' 'tmp_477' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 5065 [1/2] (5.43ns)   --->   "%tmp_495 = fcmp_ogt  i32 %regions_11_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5065 'fcmp' 'tmp_495' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_549 : Operation 5066 [1/2] (5.43ns)   --->   "%tmp_499 = fcmp_ogt  i32 %regions_11_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5066 'fcmp' 'tmp_499' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 549> <Delay = 12.3>
ST_550 : Operation 5067 [1/2] (12.3ns)   --->   "%scale_88 = fmul i32 %hdist_88, i32 %hdist_88" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5067 'fmul' 'scale_88' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5068 [3/4] (10.5ns)   --->   "%hdist_89 = fsub i32 %regions_11_1_load_1, i32 %regions_11_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5068 'fsub' 'hdist_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5069 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_359)   --->   "%or_ln57_359 = or i1 %icmp_ln57_375, i1 %icmp_ln57_374" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5069 'or' 'or_ln57_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5070 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_359)   --->   "%and_ln57_358 = and i1 %or_ln57_359, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5070 'and' 'and_ln57_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5071 [1/2] (5.43ns)   --->   "%tmp_477 = fcmp_olt  i32 %regions_11_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5071 'fcmp' 'tmp_477' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5072 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_359 = and i1 %and_ln57_358, i1 %tmp_477" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5072 'and' 'and_ln57_359' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5073 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_381)   --->   "%or_ln57_360 = or i1 %icmp_ln57_377, i1 %icmp_ln57_376" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5073 'or' 'or_ln57_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_381)   --->   "%and_ln57_360 = and i1 %or_ln57_360, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5074 'and' 'and_ln57_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_381)   --->   "%and_ln57_361 = and i1 %and_ln57_360, i1 %tmp_479" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5075 'and' 'and_ln57_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_381)   --->   "%or_ln57_380 = or i1 %and_ln57_361, i1 %and_ln57_359" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5076 'or' 'or_ln57_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_550 : Operation 5077 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_381 = or i1 %or_ln57_380, i1 %or_ln57_379" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5077 'or' 'or_ln57_381' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 550> <Delay = 10.5>
ST_551 : Operation 5078 [4/4] (10.5ns)   --->   "%area_88 = fadd i32 %scale_88, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5078 'fadd' 'area_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_551 : Operation 5079 [2/4] (10.5ns)   --->   "%hdist_89 = fsub i32 %regions_11_1_load_1, i32 %regions_11_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5079 'fsub' 'hdist_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 551> <Delay = 10.5>
ST_552 : Operation 5080 [3/4] (10.5ns)   --->   "%area_88 = fadd i32 %scale_88, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5080 'fadd' 'area_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 5081 [1/4] (10.5ns)   --->   "%hdist_89 = fsub i32 %regions_11_1_load_1, i32 %regions_11_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5081 'fsub' 'hdist_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_552 : Operation 5082 [2/2] (3.25ns)   --->   "%regions_11_1_load_2 = load i9 %regions_11_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5082 'load' 'regions_11_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_552 : Operation 5083 [2/2] (3.25ns)   --->   "%regions_11_2_load_2 = load i9 %regions_11_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5083 'load' 'regions_11_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 553 <SV = 552> <Delay = 13.7>
ST_553 : Operation 5084 [2/4] (10.5ns)   --->   "%area_88 = fadd i32 %scale_88, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5084 'fadd' 'area_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 5085 [2/2] (12.3ns)   --->   "%scale_89 = fmul i32 %hdist_89, i32 %hdist_89" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5085 'fmul' 'scale_89' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 5086 [1/2] (3.25ns)   --->   "%regions_11_1_load_2 = load i9 %regions_11_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5086 'load' 'regions_11_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_553 : Operation 5087 [1/2] (3.25ns)   --->   "%regions_11_2_load_2 = load i9 %regions_11_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5087 'load' 'regions_11_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_553 : Operation 5088 [4/4] (10.5ns)   --->   "%hdist_90 = fsub i32 %regions_11_1_load_2, i32 %regions_11_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5088 'fsub' 'hdist_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 5089 [1/1] (0.00ns)   --->   "%bitcast_ln57_189 = bitcast i32 %regions_11_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5089 'bitcast' 'bitcast_ln57_189' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 5090 [1/1] (0.00ns)   --->   "%tmp_480 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_189, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5090 'partselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 5091 [1/1] (0.00ns)   --->   "%trunc_ln57_189 = trunc i32 %bitcast_ln57_189" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5091 'trunc' 'trunc_ln57_189' <Predicate = true> <Delay = 0.00>
ST_553 : Operation 5092 [1/1] (1.55ns)   --->   "%icmp_ln57_378 = icmp_ne  i8 %tmp_480, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5092 'icmp' 'icmp_ln57_378' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 5093 [1/1] (2.44ns)   --->   "%icmp_ln57_379 = icmp_eq  i23 %trunc_ln57_189, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5093 'icmp' 'icmp_ln57_379' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_553 : Operation 5094 [2/2] (5.43ns)   --->   "%tmp_481 = fcmp_olt  i32 %regions_11_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5094 'fcmp' 'tmp_481' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 553> <Delay = 12.3>
ST_554 : Operation 5095 [1/4] (10.5ns)   --->   "%area_88 = fadd i32 %scale_88, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5095 'fadd' 'area_88' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5096 [1/2] (12.3ns)   --->   "%scale_89 = fmul i32 %hdist_89, i32 %hdist_89" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5096 'fmul' 'scale_89' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5097 [3/4] (10.5ns)   --->   "%hdist_90 = fsub i32 %regions_11_1_load_2, i32 %regions_11_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5097 'fsub' 'hdist_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_363)   --->   "%or_ln57_361 = or i1 %icmp_ln57_379, i1 %icmp_ln57_378" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5098 'or' 'or_ln57_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_363)   --->   "%and_ln57_362 = and i1 %or_ln57_361, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5099 'and' 'and_ln57_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5100 [1/2] (5.43ns)   --->   "%tmp_481 = fcmp_olt  i32 %regions_11_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5100 'fcmp' 'tmp_481' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5101 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_363 = and i1 %and_ln57_362, i1 %tmp_481" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5101 'and' 'and_ln57_363' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_382)   --->   "%or_ln57_362 = or i1 %icmp_ln57_381, i1 %icmp_ln57_380" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5102 'or' 'or_ln57_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5103 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_382)   --->   "%and_ln57_364 = and i1 %or_ln57_362, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5103 'and' 'and_ln57_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_382)   --->   "%and_ln57_365 = and i1 %and_ln57_364, i1 %tmp_483" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5104 'and' 'and_ln57_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_554 : Operation 5105 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_382 = or i1 %and_ln57_365, i1 %and_ln57_363" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5105 'or' 'or_ln57_382' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 555 <SV = 554> <Delay = 10.5>
ST_555 : Operation 5106 [4/4] (10.5ns)   --->   "%area_89 = fadd i32 %area_88, i32 %scale_89" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5106 'fadd' 'area_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_555 : Operation 5107 [2/4] (10.5ns)   --->   "%hdist_90 = fsub i32 %regions_11_1_load_2, i32 %regions_11_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5107 'fsub' 'hdist_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 555> <Delay = 10.5>
ST_556 : Operation 5108 [3/4] (10.5ns)   --->   "%area_89 = fadd i32 %area_88, i32 %scale_89" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5108 'fadd' 'area_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 5109 [1/4] (10.5ns)   --->   "%hdist_90 = fsub i32 %regions_11_1_load_2, i32 %regions_11_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5109 'fsub' 'hdist_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_556 : Operation 5110 [2/2] (3.25ns)   --->   "%regions_11_1_load_3 = load i9 %regions_11_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5110 'load' 'regions_11_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_556 : Operation 5111 [2/2] (3.25ns)   --->   "%regions_11_2_load_3 = load i9 %regions_11_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5111 'load' 'regions_11_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 557 <SV = 556> <Delay = 13.7>
ST_557 : Operation 5112 [2/4] (10.5ns)   --->   "%area_89 = fadd i32 %area_88, i32 %scale_89" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5112 'fadd' 'area_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 5113 [2/2] (12.3ns)   --->   "%scale_90 = fmul i32 %hdist_90, i32 %hdist_90" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5113 'fmul' 'scale_90' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 5114 [1/2] (3.25ns)   --->   "%regions_11_1_load_3 = load i9 %regions_11_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5114 'load' 'regions_11_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_557 : Operation 5115 [1/2] (3.25ns)   --->   "%regions_11_2_load_3 = load i9 %regions_11_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5115 'load' 'regions_11_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_557 : Operation 5116 [4/4] (10.5ns)   --->   "%hdist_91 = fsub i32 %regions_11_1_load_3, i32 %regions_11_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5116 'fsub' 'hdist_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 5117 [1/1] (0.00ns)   --->   "%bitcast_ln57_191 = bitcast i32 %regions_11_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5117 'bitcast' 'bitcast_ln57_191' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 5118 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_191, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5118 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 5119 [1/1] (0.00ns)   --->   "%trunc_ln57_191 = trunc i32 %bitcast_ln57_191" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5119 'trunc' 'trunc_ln57_191' <Predicate = true> <Delay = 0.00>
ST_557 : Operation 5120 [1/1] (1.55ns)   --->   "%icmp_ln57_382 = icmp_ne  i8 %tmp_484, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5120 'icmp' 'icmp_ln57_382' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 5121 [1/1] (2.44ns)   --->   "%icmp_ln57_383 = icmp_eq  i23 %trunc_ln57_191, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5121 'icmp' 'icmp_ln57_383' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_557 : Operation 5122 [2/2] (5.43ns)   --->   "%tmp_485 = fcmp_olt  i32 %regions_11_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5122 'fcmp' 'tmp_485' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 557> <Delay = 12.3>
ST_558 : Operation 5123 [1/4] (10.5ns)   --->   "%area_89 = fadd i32 %area_88, i32 %scale_89" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5123 'fadd' 'area_89' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 5124 [1/2] (12.3ns)   --->   "%scale_90 = fmul i32 %hdist_90, i32 %hdist_90" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5124 'fmul' 'scale_90' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 5125 [3/4] (10.5ns)   --->   "%hdist_91 = fsub i32 %regions_11_1_load_3, i32 %regions_11_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5125 'fsub' 'hdist_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_558 : Operation 5126 [1/2] (5.43ns)   --->   "%tmp_485 = fcmp_olt  i32 %regions_11_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5126 'fcmp' 'tmp_485' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 559 <SV = 558> <Delay = 10.5>
ST_559 : Operation 5127 [4/4] (10.5ns)   --->   "%area_90 = fadd i32 %area_89, i32 %scale_90" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5127 'fadd' 'area_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_559 : Operation 5128 [2/4] (10.5ns)   --->   "%hdist_91 = fsub i32 %regions_11_1_load_3, i32 %regions_11_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5128 'fsub' 'hdist_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 559> <Delay = 10.5>
ST_560 : Operation 5129 [3/4] (10.5ns)   --->   "%area_90 = fadd i32 %area_89, i32 %scale_90" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5129 'fadd' 'area_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 5130 [1/4] (10.5ns)   --->   "%hdist_91 = fsub i32 %regions_11_1_load_3, i32 %regions_11_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5130 'fsub' 'hdist_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_560 : Operation 5131 [2/2] (3.25ns)   --->   "%regions_11_1_load_4 = load i9 %regions_11_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5131 'load' 'regions_11_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_560 : Operation 5132 [2/2] (3.25ns)   --->   "%regions_11_2_load_4 = load i9 %regions_11_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5132 'load' 'regions_11_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 561 <SV = 560> <Delay = 13.7>
ST_561 : Operation 5133 [2/4] (10.5ns)   --->   "%area_90 = fadd i32 %area_89, i32 %scale_90" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5133 'fadd' 'area_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 5134 [2/2] (12.3ns)   --->   "%scale_91 = fmul i32 %hdist_91, i32 %hdist_91" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5134 'fmul' 'scale_91' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 5135 [1/2] (3.25ns)   --->   "%regions_11_1_load_4 = load i9 %regions_11_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5135 'load' 'regions_11_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_561 : Operation 5136 [1/2] (3.25ns)   --->   "%regions_11_2_load_4 = load i9 %regions_11_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5136 'load' 'regions_11_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_561 : Operation 5137 [4/4] (10.5ns)   --->   "%hdist_92 = fsub i32 %regions_11_1_load_4, i32 %regions_11_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5137 'fsub' 'hdist_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 5138 [1/1] (0.00ns)   --->   "%bitcast_ln57_193 = bitcast i32 %regions_11_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5138 'bitcast' 'bitcast_ln57_193' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 5139 [1/1] (0.00ns)   --->   "%tmp_488 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_193, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5139 'partselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 5140 [1/1] (0.00ns)   --->   "%trunc_ln57_193 = trunc i32 %bitcast_ln57_193" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5140 'trunc' 'trunc_ln57_193' <Predicate = true> <Delay = 0.00>
ST_561 : Operation 5141 [1/1] (1.55ns)   --->   "%icmp_ln57_386 = icmp_ne  i8 %tmp_488, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5141 'icmp' 'icmp_ln57_386' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 5142 [1/1] (2.44ns)   --->   "%icmp_ln57_387 = icmp_eq  i23 %trunc_ln57_193, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5142 'icmp' 'icmp_ln57_387' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_561 : Operation 5143 [2/2] (5.43ns)   --->   "%tmp_489 = fcmp_olt  i32 %regions_11_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5143 'fcmp' 'tmp_489' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 561> <Delay = 12.3>
ST_562 : Operation 5144 [1/4] (10.5ns)   --->   "%area_90 = fadd i32 %area_89, i32 %scale_90" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5144 'fadd' 'area_90' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5145 [1/2] (12.3ns)   --->   "%scale_91 = fmul i32 %hdist_91, i32 %hdist_91" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5145 'fmul' 'scale_91' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5146 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_375)   --->   "%or_ln57_363 = or i1 %icmp_ln57_383, i1 %icmp_ln57_382" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5146 'or' 'or_ln57_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5147 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_375)   --->   "%and_ln57_366 = and i1 %or_ln57_363, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5147 'and' 'and_ln57_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5148 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_375)   --->   "%and_ln57_367 = and i1 %and_ln57_366, i1 %tmp_485" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5148 'and' 'and_ln57_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5149 [3/4] (10.5ns)   --->   "%hdist_92 = fsub i32 %regions_11_1_load_4, i32 %regions_11_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5149 'fsub' 'hdist_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_377)   --->   "%or_ln57_364 = or i1 %icmp_ln57_385, i1 %icmp_ln57_384" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5150 'or' 'or_ln57_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5151 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_377)   --->   "%and_ln57_368 = and i1 %or_ln57_364, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5151 'and' 'and_ln57_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5152 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_377)   --->   "%and_ln57_369 = and i1 %and_ln57_368, i1 %tmp_487" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5152 'and' 'and_ln57_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5153 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_371)   --->   "%or_ln57_365 = or i1 %icmp_ln57_387, i1 %icmp_ln57_386" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5153 'or' 'or_ln57_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5154 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_371)   --->   "%and_ln57_370 = and i1 %or_ln57_365, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5154 'and' 'and_ln57_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5155 [1/2] (5.43ns)   --->   "%tmp_489 = fcmp_olt  i32 %regions_11_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5155 'fcmp' 'tmp_489' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5156 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_371 = and i1 %and_ln57_370, i1 %tmp_489" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5156 'and' 'and_ln57_371' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5157 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_375 = or i1 %and_ln57_367, i1 %and_ln57_371" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5157 'or' 'or_ln57_375' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5158 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_377)   --->   "%or_ln57_376 = or i1 %and_ln57_369, i1 %and_ln57_355" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5158 'or' 'or_ln57_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_562 : Operation 5159 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_377 = or i1 %or_ln57_376, i1 %or_ln57_375" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5159 'or' 'or_ln57_377' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 563 <SV = 562> <Delay = 10.5>
ST_563 : Operation 5160 [4/4] (10.5ns)   --->   "%area_91 = fadd i32 %area_90, i32 %scale_91" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5160 'fadd' 'area_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_563 : Operation 5161 [2/4] (10.5ns)   --->   "%hdist_92 = fsub i32 %regions_11_1_load_4, i32 %regions_11_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5161 'fsub' 'hdist_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 563> <Delay = 10.5>
ST_564 : Operation 5162 [3/4] (10.5ns)   --->   "%area_91 = fadd i32 %area_90, i32 %scale_91" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5162 'fadd' 'area_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 5163 [1/4] (10.5ns)   --->   "%hdist_92 = fsub i32 %regions_11_1_load_4, i32 %regions_11_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5163 'fsub' 'hdist_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_564 : Operation 5164 [2/2] (3.25ns)   --->   "%regions_11_1_load_5 = load i9 %regions_11_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5164 'load' 'regions_11_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_564 : Operation 5165 [2/2] (3.25ns)   --->   "%regions_11_2_load_5 = load i9 %regions_11_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5165 'load' 'regions_11_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 565 <SV = 564> <Delay = 13.7>
ST_565 : Operation 5166 [2/4] (10.5ns)   --->   "%area_91 = fadd i32 %area_90, i32 %scale_91" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5166 'fadd' 'area_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 5167 [2/2] (12.3ns)   --->   "%scale_92 = fmul i32 %hdist_92, i32 %hdist_92" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5167 'fmul' 'scale_92' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 5168 [1/2] (3.25ns)   --->   "%regions_11_1_load_5 = load i9 %regions_11_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5168 'load' 'regions_11_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_565 : Operation 5169 [1/2] (3.25ns)   --->   "%regions_11_2_load_5 = load i9 %regions_11_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5169 'load' 'regions_11_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_565 : Operation 5170 [4/4] (10.5ns)   --->   "%hdist_93 = fsub i32 %regions_11_1_load_5, i32 %regions_11_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5170 'fsub' 'hdist_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 5171 [1/1] (0.00ns)   --->   "%bitcast_ln57_195 = bitcast i32 %regions_11_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5171 'bitcast' 'bitcast_ln57_195' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 5172 [1/1] (0.00ns)   --->   "%tmp_492 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_195, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5172 'partselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 5173 [1/1] (0.00ns)   --->   "%trunc_ln57_195 = trunc i32 %bitcast_ln57_195" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5173 'trunc' 'trunc_ln57_195' <Predicate = true> <Delay = 0.00>
ST_565 : Operation 5174 [1/1] (1.55ns)   --->   "%icmp_ln57_390 = icmp_ne  i8 %tmp_492, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5174 'icmp' 'icmp_ln57_390' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 5175 [1/1] (2.44ns)   --->   "%icmp_ln57_391 = icmp_eq  i23 %trunc_ln57_195, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5175 'icmp' 'icmp_ln57_391' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_565 : Operation 5176 [2/2] (5.43ns)   --->   "%tmp_493 = fcmp_olt  i32 %regions_11_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5176 'fcmp' 'tmp_493' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 565> <Delay = 12.3>
ST_566 : Operation 5177 [1/4] (10.5ns)   --->   "%area_91 = fadd i32 %area_90, i32 %scale_91" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5177 'fadd' 'area_91' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 5178 [1/2] (12.3ns)   --->   "%scale_92 = fmul i32 %hdist_92, i32 %hdist_92" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5178 'fmul' 'scale_92' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 5179 [3/4] (10.5ns)   --->   "%hdist_93 = fsub i32 %regions_11_1_load_5, i32 %regions_11_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5179 'fsub' 'hdist_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_566 : Operation 5180 [1/2] (5.43ns)   --->   "%tmp_493 = fcmp_olt  i32 %regions_11_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5180 'fcmp' 'tmp_493' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 566> <Delay = 10.5>
ST_567 : Operation 5181 [4/4] (10.5ns)   --->   "%area_92 = fadd i32 %area_91, i32 %scale_92" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5181 'fadd' 'area_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_567 : Operation 5182 [2/4] (10.5ns)   --->   "%hdist_93 = fsub i32 %regions_11_1_load_5, i32 %regions_11_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5182 'fsub' 'hdist_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 567> <Delay = 10.5>
ST_568 : Operation 5183 [3/4] (10.5ns)   --->   "%area_92 = fadd i32 %area_91, i32 %scale_92" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5183 'fadd' 'area_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 5184 [1/4] (10.5ns)   --->   "%hdist_93 = fsub i32 %regions_11_1_load_5, i32 %regions_11_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5184 'fsub' 'hdist_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_568 : Operation 5185 [2/2] (3.25ns)   --->   "%regions_11_1_load_6 = load i9 %regions_11_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5185 'load' 'regions_11_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_568 : Operation 5186 [2/2] (3.25ns)   --->   "%regions_11_2_load_6 = load i9 %regions_11_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5186 'load' 'regions_11_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 569 <SV = 568> <Delay = 13.7>
ST_569 : Operation 5187 [2/4] (10.5ns)   --->   "%area_92 = fadd i32 %area_91, i32 %scale_92" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5187 'fadd' 'area_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 5188 [2/2] (12.3ns)   --->   "%scale_93 = fmul i32 %hdist_93, i32 %hdist_93" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5188 'fmul' 'scale_93' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 5189 [1/2] (3.25ns)   --->   "%regions_11_1_load_6 = load i9 %regions_11_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5189 'load' 'regions_11_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_569 : Operation 5190 [1/2] (3.25ns)   --->   "%regions_11_2_load_6 = load i9 %regions_11_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5190 'load' 'regions_11_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_569 : Operation 5191 [4/4] (10.5ns)   --->   "%hdist_94 = fsub i32 %regions_11_1_load_6, i32 %regions_11_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5191 'fsub' 'hdist_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 5192 [1/1] (0.00ns)   --->   "%bitcast_ln57_197 = bitcast i32 %regions_11_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5192 'bitcast' 'bitcast_ln57_197' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 5193 [1/1] (0.00ns)   --->   "%tmp_496 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_197, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5193 'partselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 5194 [1/1] (0.00ns)   --->   "%trunc_ln57_197 = trunc i32 %bitcast_ln57_197" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5194 'trunc' 'trunc_ln57_197' <Predicate = true> <Delay = 0.00>
ST_569 : Operation 5195 [1/1] (1.55ns)   --->   "%icmp_ln57_394 = icmp_ne  i8 %tmp_496, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5195 'icmp' 'icmp_ln57_394' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 5196 [1/1] (2.44ns)   --->   "%icmp_ln57_395 = icmp_eq  i23 %trunc_ln57_197, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5196 'icmp' 'icmp_ln57_395' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_569 : Operation 5197 [2/2] (5.43ns)   --->   "%tmp_497 = fcmp_olt  i32 %regions_11_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5197 'fcmp' 'tmp_497' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 569> <Delay = 12.3>
ST_570 : Operation 5198 [1/4] (10.5ns)   --->   "%area_92 = fadd i32 %area_91, i32 %scale_92" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5198 'fadd' 'area_92' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5199 [1/2] (12.3ns)   --->   "%scale_93 = fmul i32 %hdist_93, i32 %hdist_93" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5199 'fmul' 'scale_93' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_374)   --->   "%or_ln57_367 = or i1 %icmp_ln57_391, i1 %icmp_ln57_390" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5200 'or' 'or_ln57_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_374)   --->   "%and_ln57_374 = and i1 %or_ln57_367, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5201 'and' 'and_ln57_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_374)   --->   "%and_ln57_375 = and i1 %and_ln57_374, i1 %tmp_493" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5202 'and' 'and_ln57_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5203 [3/4] (10.5ns)   --->   "%hdist_94 = fsub i32 %regions_11_1_load_6, i32 %regions_11_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5203 'fsub' 'hdist_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_372)   --->   "%or_ln57_368 = or i1 %icmp_ln57_393, i1 %icmp_ln57_392" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5204 'or' 'or_ln57_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5205 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_372)   --->   "%and_ln57_376 = and i1 %or_ln57_368, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5205 'and' 'and_ln57_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5206 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_372)   --->   "%and_ln57_377 = and i1 %and_ln57_376, i1 %tmp_495" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5206 'and' 'and_ln57_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5207 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_379)   --->   "%or_ln57_369 = or i1 %icmp_ln57_395, i1 %icmp_ln57_394" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5207 'or' 'or_ln57_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_379)   --->   "%and_ln57_378 = and i1 %or_ln57_369, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5208 'and' 'and_ln57_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5209 [1/2] (5.43ns)   --->   "%tmp_497 = fcmp_olt  i32 %regions_11_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5209 'fcmp' 'tmp_497' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5210 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_379 = and i1 %and_ln57_378, i1 %tmp_497" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5210 'and' 'and_ln57_379' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5211 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_372 = or i1 %and_ln57_377, i1 %and_ln57_379" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5211 'or' 'or_ln57_372' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5212 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_374)   --->   "%or_ln57_373 = or i1 %and_ln57_375, i1 %and_ln57_373" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5212 'or' 'or_ln57_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_570 : Operation 5213 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_374 = or i1 %or_ln57_373, i1 %or_ln57_372" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5213 'or' 'or_ln57_374' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 571 <SV = 570> <Delay = 10.5>
ST_571 : Operation 5214 [4/4] (10.5ns)   --->   "%area_93 = fadd i32 %area_92, i32 %scale_93" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5214 'fadd' 'area_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_571 : Operation 5215 [2/4] (10.5ns)   --->   "%hdist_94 = fsub i32 %regions_11_1_load_6, i32 %regions_11_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5215 'fsub' 'hdist_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 571> <Delay = 10.5>
ST_572 : Operation 5216 [3/4] (10.5ns)   --->   "%area_93 = fadd i32 %area_92, i32 %scale_93" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5216 'fadd' 'area_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 5217 [1/4] (10.5ns)   --->   "%hdist_94 = fsub i32 %regions_11_1_load_6, i32 %regions_11_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5217 'fsub' 'hdist_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_572 : Operation 5218 [2/2] (3.25ns)   --->   "%regions_11_1_load_7 = load i9 %regions_11_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5218 'load' 'regions_11_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_572 : Operation 5219 [2/2] (3.25ns)   --->   "%regions_11_2_load_7 = load i9 %regions_11_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5219 'load' 'regions_11_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 573 <SV = 572> <Delay = 13.7>
ST_573 : Operation 5220 [2/4] (10.5ns)   --->   "%area_93 = fadd i32 %area_92, i32 %scale_93" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5220 'fadd' 'area_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 5221 [2/2] (12.3ns)   --->   "%scale_94 = fmul i32 %hdist_94, i32 %hdist_94" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5221 'fmul' 'scale_94' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 5222 [1/2] (3.25ns)   --->   "%regions_11_1_load_7 = load i9 %regions_11_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5222 'load' 'regions_11_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_573 : Operation 5223 [1/2] (3.25ns)   --->   "%regions_11_2_load_7 = load i9 %regions_11_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5223 'load' 'regions_11_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_573 : Operation 5224 [4/4] (10.5ns)   --->   "%hdist_95 = fsub i32 %regions_11_1_load_7, i32 %regions_11_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5224 'fsub' 'hdist_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 5225 [1/1] (0.00ns)   --->   "%bitcast_ln57_199 = bitcast i32 %regions_11_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5225 'bitcast' 'bitcast_ln57_199' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 5226 [1/1] (0.00ns)   --->   "%tmp_500 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_199, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5226 'partselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 5227 [1/1] (0.00ns)   --->   "%trunc_ln57_199 = trunc i32 %bitcast_ln57_199" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5227 'trunc' 'trunc_ln57_199' <Predicate = true> <Delay = 0.00>
ST_573 : Operation 5228 [1/1] (1.55ns)   --->   "%icmp_ln57_398 = icmp_ne  i8 %tmp_500, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5228 'icmp' 'icmp_ln57_398' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 5229 [1/1] (2.44ns)   --->   "%icmp_ln57_399 = icmp_eq  i23 %trunc_ln57_199, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5229 'icmp' 'icmp_ln57_399' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_573 : Operation 5230 [2/2] (5.43ns)   --->   "%tmp_501 = fcmp_olt  i32 %regions_11_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5230 'fcmp' 'tmp_501' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 573> <Delay = 12.3>
ST_574 : Operation 5231 [1/4] (10.5ns)   --->   "%area_93 = fadd i32 %area_92, i32 %scale_93" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5231 'fadd' 'area_93' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5232 [1/2] (12.3ns)   --->   "%scale_94 = fmul i32 %hdist_94, i32 %hdist_94" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5232 'fmul' 'scale_94' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5233 [3/4] (10.5ns)   --->   "%hdist_95 = fsub i32 %regions_11_1_load_7, i32 %regions_11_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5233 'fsub' 'hdist_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5234 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_384)   --->   "%or_ln57_370 = or i1 %icmp_ln57_397, i1 %icmp_ln57_396" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5234 'or' 'or_ln57_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5235 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_384)   --->   "%and_ln57_380 = and i1 %or_ln57_370, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5235 'and' 'and_ln57_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5236 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_384)   --->   "%and_ln57_381 = and i1 %and_ln57_380, i1 %tmp_499" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5236 'and' 'and_ln57_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5237 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_383)   --->   "%or_ln57_371 = or i1 %icmp_ln57_399, i1 %icmp_ln57_398" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5237 'or' 'or_ln57_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_383)   --->   "%and_ln57_382 = and i1 %or_ln57_371, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5238 'and' 'and_ln57_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5239 [1/2] (5.43ns)   --->   "%tmp_501 = fcmp_olt  i32 %regions_11_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5239 'fcmp' 'tmp_501' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5240 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_383 = and i1 %and_ln57_382, i1 %tmp_501" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5240 'and' 'and_ln57_383' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_386)   --->   "%or_ln57_378 = or i1 %or_ln57_377, i1 %or_ln57_374" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5241 'or' 'or_ln57_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5242 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_384)   --->   "%or_ln57_383 = or i1 %and_ln57_381, i1 %and_ln57_383" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5242 'or' 'or_ln57_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5243 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_384 = or i1 %or_ln57_383, i1 %or_ln57_382" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5243 'or' 'or_ln57_384' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5244 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_386)   --->   "%or_ln57_385 = or i1 %or_ln57_384, i1 %or_ln57_381" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5244 'or' 'or_ln57_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_574 : Operation 5245 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_386 = or i1 %or_ln57_385, i1 %or_ln57_378" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5245 'or' 'or_ln57_386' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 575 <SV = 574> <Delay = 10.5>
ST_575 : Operation 5246 [4/4] (10.5ns)   --->   "%area_94 = fadd i32 %area_93, i32 %scale_94" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5246 'fadd' 'area_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_575 : Operation 5247 [2/4] (10.5ns)   --->   "%hdist_95 = fsub i32 %regions_11_1_load_7, i32 %regions_11_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5247 'fsub' 'hdist_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 575> <Delay = 10.5>
ST_576 : Operation 5248 [3/4] (10.5ns)   --->   "%area_94 = fadd i32 %area_93, i32 %scale_94" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5248 'fadd' 'area_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_576 : Operation 5249 [1/4] (10.5ns)   --->   "%hdist_95 = fsub i32 %regions_11_1_load_7, i32 %regions_11_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5249 'fsub' 'hdist_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 576> <Delay = 12.3>
ST_577 : Operation 5250 [2/4] (10.5ns)   --->   "%area_94 = fadd i32 %area_93, i32 %scale_94" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5250 'fadd' 'area_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_577 : Operation 5251 [2/2] (12.3ns)   --->   "%scale_95 = fmul i32 %hdist_95, i32 %hdist_95" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5251 'fmul' 'scale_95' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 577> <Delay = 12.3>
ST_578 : Operation 5252 [1/4] (10.5ns)   --->   "%area_94 = fadd i32 %area_93, i32 %scale_94" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5252 'fadd' 'area_94' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_578 : Operation 5253 [1/2] (12.3ns)   --->   "%scale_95 = fmul i32 %hdist_95, i32 %hdist_95" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5253 'fmul' 'scale_95' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 579 <SV = 578> <Delay = 10.5>
ST_579 : Operation 5254 [4/4] (10.5ns)   --->   "%area_95 = fadd i32 %area_94, i32 %scale_95" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5254 'fadd' 'area_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 579> <Delay = 10.5>
ST_580 : Operation 5255 [3/4] (10.5ns)   --->   "%area_95 = fadd i32 %area_94, i32 %scale_95" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5255 'fadd' 'area_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 580> <Delay = 10.5>
ST_581 : Operation 5256 [2/4] (10.5ns)   --->   "%area_95 = fadd i32 %area_94, i32 %scale_95" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5256 'fadd' 'area_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 581> <Delay = 10.5>
ST_582 : Operation 5257 [1/4] (10.5ns)   --->   "%area_95 = fadd i32 %area_94, i32 %scale_95" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5257 'fadd' 'area_95' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 583 <SV = 582> <Delay = 14.0>
ST_583 : Operation 5258 [9/9] (14.0ns)   --->   "%tmp_score_11 = fdiv i32 1, i32 %area_95" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5258 'fdiv' 'tmp_score_11' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 583> <Delay = 14.0>
ST_584 : Operation 5259 [8/9] (14.0ns)   --->   "%tmp_score_11 = fdiv i32 1, i32 %area_95" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5259 'fdiv' 'tmp_score_11' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 584> <Delay = 14.0>
ST_585 : Operation 5260 [7/9] (14.0ns)   --->   "%tmp_score_11 = fdiv i32 1, i32 %area_95" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5260 'fdiv' 'tmp_score_11' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 586 <SV = 585> <Delay = 14.0>
ST_586 : Operation 5261 [6/9] (14.0ns)   --->   "%tmp_score_11 = fdiv i32 1, i32 %area_95" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5261 'fdiv' 'tmp_score_11' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 586> <Delay = 14.0>
ST_587 : Operation 5262 [5/9] (14.0ns)   --->   "%tmp_score_11 = fdiv i32 1, i32 %area_95" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5262 'fdiv' 'tmp_score_11' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 587> <Delay = 14.0>
ST_588 : Operation 5263 [4/9] (14.0ns)   --->   "%tmp_score_11 = fdiv i32 1, i32 %area_95" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5263 'fdiv' 'tmp_score_11' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 588> <Delay = 14.0>
ST_589 : Operation 5264 [3/9] (14.0ns)   --->   "%tmp_score_11 = fdiv i32 1, i32 %area_95" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5264 'fdiv' 'tmp_score_11' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 589> <Delay = 14.0>
ST_590 : Operation 5265 [2/9] (14.0ns)   --->   "%tmp_score_11 = fdiv i32 1, i32 %area_95" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5265 'fdiv' 'tmp_score_11' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 591 <SV = 590> <Delay = 14.0>
ST_591 : Operation 5266 [1/9] (14.0ns)   --->   "%tmp_score_11 = fdiv i32 1, i32 %area_95" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5266 'fdiv' 'tmp_score_11' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 592 <SV = 591> <Delay = 5.43>
ST_592 : Operation 5267 [2/2] (5.43ns)   --->   "%tmp_504 = fcmp_ogt  i32 %tmp_score_11, i32 %score_13" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5267 'fcmp' 'tmp_504' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 593 <SV = 592> <Delay = 7.62>
ST_593 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_10)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_10, i32 4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5268 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5269 [1/1] (0.00ns)   --->   "%bitcast_ln62_20 = bitcast i32 %tmp_score_11" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5269 'bitcast' 'bitcast_ln62_20' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5270 [1/1] (0.00ns)   --->   "%tmp_502 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_20, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5270 'partselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5271 [1/1] (0.00ns)   --->   "%trunc_ln62_20 = trunc i32 %bitcast_ln62_20" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5271 'trunc' 'trunc_ln62_20' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5272 [1/1] (0.00ns)   --->   "%bitcast_ln62_21 = bitcast i32 %score_13" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5272 'bitcast' 'bitcast_ln62_21' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5273 [1/1] (0.00ns)   --->   "%tmp_503 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_21, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5273 'partselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5274 [1/1] (0.00ns)   --->   "%trunc_ln62_21 = trunc i32 %bitcast_ln62_21" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5274 'trunc' 'trunc_ln62_21' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5275 [1/1] (1.55ns)   --->   "%icmp_ln62_40 = icmp_ne  i8 %tmp_502, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5275 'icmp' 'icmp_ln62_40' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5276 [1/1] (2.44ns)   --->   "%icmp_ln62_41 = icmp_eq  i23 %trunc_ln62_20, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5276 'icmp' 'icmp_ln62_41' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5277 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_10)   --->   "%or_ln62_35 = or i1 %icmp_ln62_41, i1 %icmp_ln62_40" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5277 'or' 'or_ln62_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5278 [1/1] (1.55ns)   --->   "%icmp_ln62_42 = icmp_ne  i8 %tmp_503, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5278 'icmp' 'icmp_ln62_42' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5279 [1/1] (2.44ns)   --->   "%icmp_ln62_43 = icmp_eq  i23 %trunc_ln62_21, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5279 'icmp' 'icmp_ln62_43' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5280 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_10)   --->   "%or_ln62_36 = or i1 %icmp_ln62_43, i1 %icmp_ln62_42" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5280 'or' 'or_ln62_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_10)   --->   "%and_ln62_20 = and i1 %or_ln62_35, i1 %or_ln62_36" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5281 'and' 'and_ln62_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5282 [1/2] (5.43ns)   --->   "%tmp_504 = fcmp_ogt  i32 %tmp_score_11, i32 %score_13" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5282 'fcmp' 'tmp_504' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_10)   --->   "%and_ln62_21 = and i1 %and_ln62_20, i1 %tmp_504" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5283 'and' 'and_ln62_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5284 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_10 = or i1 %tmp_648, i1 %and_ln62_21" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5284 'or' 'or_ln62_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5285 [1/1] (0.00ns) (grouped into LUT with out node score_14)   --->   "%select_ln62_19 = select i1 %or_ln62_10, i32 %tmp_score_11, i32 %score_13" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5285 'select' 'select_ln62_19' <Predicate = (!or_ln57_386)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_593 : Operation 5286 [1/1] (0.00ns) (grouped into LUT with out node idx_11)   --->   "%select_ln62_20 = select i1 %or_ln62_10, i4 11, i4 %trunc_ln35_6" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5286 'select' 'select_ln62_20' <Predicate = (!or_ln57_386)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_593 : Operation 5287 [1/1] (0.00ns) (grouped into LUT with out node idx_11)   --->   "%zext_ln62_10 = zext i4 %select_ln62_20" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5287 'zext' 'zext_ln62_10' <Predicate = (!or_ln57_386)> <Delay = 0.00>
ST_593 : Operation 5288 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_14 = select i1 %or_ln57_386, i32 %score_13, i32 %select_ln62_19" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5288 'select' 'score_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_593 : Operation 5289 [1/1] (1.21ns) (out node of the LUT)   --->   "%idx_11 = select i1 %or_ln57_386, i5 %idx_10, i5 %zext_ln62_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5289 'select' 'idx_11' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_593 : Operation 5290 [1/1] (0.00ns)   --->   "%trunc_ln35_7 = trunc i5 %idx_11" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 5290 'trunc' 'trunc_ln35_7' <Predicate = true> <Delay = 0.00>
ST_593 : Operation 5291 [1/1] (1.55ns)   --->   "%icmp_ln1077_12 = icmp_slt  i8 %n_regions_read, i8 13"   --->   Operation 5291 'icmp' 'icmp_ln1077_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_593 : Operation 5292 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_12, void %for.body4.12.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 5292 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_593 : Operation 5293 [2/2] (3.25ns)   --->   "%regions_12_1_load = load i9 %regions_12_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5293 'load' 'regions_12_1_load' <Predicate = (!icmp_ln1077_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_593 : Operation 5294 [2/2] (3.25ns)   --->   "%regions_12_2_load = load i9 %regions_12_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5294 'load' 'regions_12_2_load' <Predicate = (!icmp_ln1077_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_593 : Operation 5295 [2/2] (3.25ns)   --->   "%regions_12_0_load = load i9 %regions_12_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5295 'load' 'regions_12_0_load' <Predicate = (!icmp_ln1077_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_593 : Operation 5296 [2/2] (3.25ns)   --->   "%regions_12_0_load_1 = load i9 %regions_12_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5296 'load' 'regions_12_0_load_1' <Predicate = (!icmp_ln1077_12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 594 <SV = 593> <Delay = 13.7>
ST_594 : Operation 5297 [1/2] (3.25ns)   --->   "%regions_12_1_load = load i9 %regions_12_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5297 'load' 'regions_12_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_594 : Operation 5298 [1/2] (3.25ns)   --->   "%regions_12_2_load = load i9 %regions_12_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5298 'load' 'regions_12_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_594 : Operation 5299 [4/4] (10.5ns)   --->   "%hdist_96 = fsub i32 %regions_12_1_load, i32 %regions_12_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5299 'fsub' 'hdist_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5300 [1/2] (3.25ns)   --->   "%regions_12_0_load = load i9 %regions_12_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5300 'load' 'regions_12_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_594 : Operation 5301 [1/1] (0.00ns)   --->   "%bitcast_ln57_200 = bitcast i32 %regions_12_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5301 'bitcast' 'bitcast_ln57_200' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5302 [1/1] (0.00ns)   --->   "%tmp_505 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_200, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5302 'partselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5303 [1/1] (0.00ns)   --->   "%trunc_ln57_200 = trunc i32 %bitcast_ln57_200" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5303 'trunc' 'trunc_ln57_200' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5304 [1/1] (1.55ns)   --->   "%icmp_ln57_400 = icmp_ne  i8 %tmp_505, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5304 'icmp' 'icmp_ln57_400' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5305 [1/1] (2.44ns)   --->   "%icmp_ln57_401 = icmp_eq  i23 %trunc_ln57_200, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5305 'icmp' 'icmp_ln57_401' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5306 [2/2] (5.43ns)   --->   "%tmp_506 = fcmp_ogt  i32 %regions_12_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5306 'fcmp' 'tmp_506' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5307 [1/1] (0.00ns)   --->   "%bitcast_ln57_201 = bitcast i32 %regions_12_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5307 'bitcast' 'bitcast_ln57_201' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5308 [1/1] (0.00ns)   --->   "%tmp_507 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_201, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5308 'partselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5309 [1/1] (0.00ns)   --->   "%trunc_ln57_201 = trunc i32 %bitcast_ln57_201" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5309 'trunc' 'trunc_ln57_201' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5310 [1/1] (1.55ns)   --->   "%icmp_ln57_402 = icmp_ne  i8 %tmp_507, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5310 'icmp' 'icmp_ln57_402' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5311 [1/1] (2.44ns)   --->   "%icmp_ln57_403 = icmp_eq  i23 %trunc_ln57_201, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5311 'icmp' 'icmp_ln57_403' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5312 [2/2] (5.43ns)   --->   "%tmp_508 = fcmp_olt  i32 %regions_12_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5312 'fcmp' 'tmp_508' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5313 [1/2] (3.25ns)   --->   "%regions_12_0_load_1 = load i9 %regions_12_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5313 'load' 'regions_12_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_594 : Operation 5314 [1/1] (0.00ns)   --->   "%bitcast_ln57_202 = bitcast i32 %regions_12_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5314 'bitcast' 'bitcast_ln57_202' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5315 [1/1] (0.00ns)   --->   "%tmp_509 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_202, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5315 'partselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5316 [1/1] (0.00ns)   --->   "%trunc_ln57_202 = trunc i32 %bitcast_ln57_202" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5316 'trunc' 'trunc_ln57_202' <Predicate = true> <Delay = 0.00>
ST_594 : Operation 5317 [1/1] (1.55ns)   --->   "%icmp_ln57_404 = icmp_ne  i8 %tmp_509, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5317 'icmp' 'icmp_ln57_404' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5318 [1/1] (2.44ns)   --->   "%icmp_ln57_405 = icmp_eq  i23 %trunc_ln57_202, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5318 'icmp' 'icmp_ln57_405' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5319 [2/2] (5.43ns)   --->   "%tmp_510 = fcmp_ogt  i32 %regions_12_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5319 'fcmp' 'tmp_510' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_594 : Operation 5320 [2/2] (3.25ns)   --->   "%regions_12_0_load_2 = load i9 %regions_12_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5320 'load' 'regions_12_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_594 : Operation 5321 [2/2] (3.25ns)   --->   "%regions_12_0_load_3 = load i9 %regions_12_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5321 'load' 'regions_12_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 595 <SV = 594> <Delay = 10.5>
ST_595 : Operation 5322 [3/4] (10.5ns)   --->   "%hdist_96 = fsub i32 %regions_12_1_load, i32 %regions_12_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5322 'fsub' 'hdist_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5323 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_385)   --->   "%or_ln57_387 = or i1 %icmp_ln57_401, i1 %icmp_ln57_400" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5323 'or' 'or_ln57_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5324 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_385)   --->   "%and_ln57_384 = and i1 %or_ln57_387, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5324 'and' 'and_ln57_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5325 [1/2] (5.43ns)   --->   "%tmp_506 = fcmp_ogt  i32 %regions_12_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5325 'fcmp' 'tmp_506' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5326 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_385 = and i1 %and_ln57_384, i1 %tmp_506" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5326 'and' 'and_ln57_385' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5327 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_387)   --->   "%or_ln57_388 = or i1 %icmp_ln57_403, i1 %icmp_ln57_402" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5327 'or' 'or_ln57_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5328 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_387)   --->   "%and_ln57_386 = and i1 %or_ln57_388, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5328 'and' 'and_ln57_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5329 [1/2] (5.43ns)   --->   "%tmp_508 = fcmp_olt  i32 %regions_12_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5329 'fcmp' 'tmp_508' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5330 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_387 = and i1 %and_ln57_386, i1 %tmp_508" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5330 'and' 'and_ln57_387' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_410)   --->   "%or_ln57_389 = or i1 %icmp_ln57_405, i1 %icmp_ln57_404" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5331 'or' 'or_ln57_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5332 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_410)   --->   "%and_ln57_388 = and i1 %or_ln57_389, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5332 'and' 'and_ln57_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5333 [1/2] (5.43ns)   --->   "%tmp_510 = fcmp_ogt  i32 %regions_12_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5333 'fcmp' 'tmp_510' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5334 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_410)   --->   "%and_ln57_389 = and i1 %and_ln57_388, i1 %tmp_510" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5334 'and' 'and_ln57_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5335 [1/2] (3.25ns)   --->   "%regions_12_0_load_2 = load i9 %regions_12_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5335 'load' 'regions_12_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_595 : Operation 5336 [1/1] (0.00ns)   --->   "%bitcast_ln57_204 = bitcast i32 %regions_12_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5336 'bitcast' 'bitcast_ln57_204' <Predicate = true> <Delay = 0.00>
ST_595 : Operation 5337 [1/1] (0.00ns)   --->   "%tmp_513 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_204, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5337 'partselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_595 : Operation 5338 [1/1] (0.00ns)   --->   "%trunc_ln57_204 = trunc i32 %bitcast_ln57_204" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5338 'trunc' 'trunc_ln57_204' <Predicate = true> <Delay = 0.00>
ST_595 : Operation 5339 [1/1] (1.55ns)   --->   "%icmp_ln57_408 = icmp_ne  i8 %tmp_513, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5339 'icmp' 'icmp_ln57_408' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5340 [1/1] (2.44ns)   --->   "%icmp_ln57_409 = icmp_eq  i23 %trunc_ln57_204, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5340 'icmp' 'icmp_ln57_409' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5341 [2/2] (5.43ns)   --->   "%tmp_514 = fcmp_ogt  i32 %regions_12_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5341 'fcmp' 'tmp_514' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5342 [1/2] (3.25ns)   --->   "%regions_12_0_load_3 = load i9 %regions_12_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5342 'load' 'regions_12_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_595 : Operation 5343 [1/1] (0.00ns)   --->   "%bitcast_ln57_206 = bitcast i32 %regions_12_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5343 'bitcast' 'bitcast_ln57_206' <Predicate = true> <Delay = 0.00>
ST_595 : Operation 5344 [1/1] (0.00ns)   --->   "%tmp_517 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_206, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5344 'partselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_595 : Operation 5345 [1/1] (0.00ns)   --->   "%trunc_ln57_206 = trunc i32 %bitcast_ln57_206" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5345 'trunc' 'trunc_ln57_206' <Predicate = true> <Delay = 0.00>
ST_595 : Operation 5346 [1/1] (1.55ns)   --->   "%icmp_ln57_412 = icmp_ne  i8 %tmp_517, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5346 'icmp' 'icmp_ln57_412' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5347 [1/1] (2.44ns)   --->   "%icmp_ln57_413 = icmp_eq  i23 %trunc_ln57_206, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5347 'icmp' 'icmp_ln57_413' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5348 [2/2] (5.43ns)   --->   "%tmp_518 = fcmp_ogt  i32 %regions_12_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5348 'fcmp' 'tmp_518' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_595 : Operation 5349 [2/2] (3.25ns)   --->   "%regions_12_0_load_4 = load i9 %regions_12_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5349 'load' 'regions_12_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_595 : Operation 5350 [2/2] (3.25ns)   --->   "%regions_12_0_load_5 = load i9 %regions_12_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5350 'load' 'regions_12_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_595 : Operation 5351 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_410 = or i1 %and_ln57_389, i1 %and_ln57_385" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5351 'or' 'or_ln57_410' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 596 <SV = 595> <Delay = 10.5>
ST_596 : Operation 5352 [2/4] (10.5ns)   --->   "%hdist_96 = fsub i32 %regions_12_1_load, i32 %regions_12_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5352 'fsub' 'hdist_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5353 [1/2] (5.43ns)   --->   "%tmp_514 = fcmp_ogt  i32 %regions_12_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5353 'fcmp' 'tmp_514' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5354 [1/2] (5.43ns)   --->   "%tmp_518 = fcmp_ogt  i32 %regions_12_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5354 'fcmp' 'tmp_518' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5355 [1/2] (3.25ns)   --->   "%regions_12_0_load_4 = load i9 %regions_12_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5355 'load' 'regions_12_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_596 : Operation 5356 [1/1] (0.00ns)   --->   "%bitcast_ln57_208 = bitcast i32 %regions_12_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5356 'bitcast' 'bitcast_ln57_208' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 5357 [1/1] (0.00ns)   --->   "%tmp_521 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_208, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5357 'partselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 5358 [1/1] (0.00ns)   --->   "%trunc_ln57_208 = trunc i32 %bitcast_ln57_208" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5358 'trunc' 'trunc_ln57_208' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 5359 [1/1] (1.55ns)   --->   "%icmp_ln57_416 = icmp_ne  i8 %tmp_521, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5359 'icmp' 'icmp_ln57_416' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5360 [1/1] (2.44ns)   --->   "%icmp_ln57_417 = icmp_eq  i23 %trunc_ln57_208, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5360 'icmp' 'icmp_ln57_417' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5361 [2/2] (5.43ns)   --->   "%tmp_522 = fcmp_ogt  i32 %regions_12_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5361 'fcmp' 'tmp_522' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5362 [1/2] (3.25ns)   --->   "%regions_12_0_load_5 = load i9 %regions_12_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5362 'load' 'regions_12_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_596 : Operation 5363 [1/1] (0.00ns)   --->   "%bitcast_ln57_210 = bitcast i32 %regions_12_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5363 'bitcast' 'bitcast_ln57_210' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 5364 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_210, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5364 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 5365 [1/1] (0.00ns)   --->   "%trunc_ln57_210 = trunc i32 %bitcast_ln57_210" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5365 'trunc' 'trunc_ln57_210' <Predicate = true> <Delay = 0.00>
ST_596 : Operation 5366 [1/1] (1.55ns)   --->   "%icmp_ln57_420 = icmp_ne  i8 %tmp_525, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5366 'icmp' 'icmp_ln57_420' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5367 [1/1] (2.44ns)   --->   "%icmp_ln57_421 = icmp_eq  i23 %trunc_ln57_210, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5367 'icmp' 'icmp_ln57_421' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5368 [2/2] (5.43ns)   --->   "%tmp_526 = fcmp_ogt  i32 %regions_12_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5368 'fcmp' 'tmp_526' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_596 : Operation 5369 [2/2] (3.25ns)   --->   "%regions_12_0_load_6 = load i9 %regions_12_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5369 'load' 'regions_12_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_596 : Operation 5370 [2/2] (3.25ns)   --->   "%regions_12_0_load_7 = load i9 %regions_12_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5370 'load' 'regions_12_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 597 <SV = 596> <Delay = 10.5>
ST_597 : Operation 5371 [1/4] (10.5ns)   --->   "%hdist_96 = fsub i32 %regions_12_1_load, i32 %regions_12_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5371 'fsub' 'hdist_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5372 [2/2] (3.25ns)   --->   "%regions_12_1_load_1 = load i9 %regions_12_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5372 'load' 'regions_12_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_597 : Operation 5373 [2/2] (3.25ns)   --->   "%regions_12_2_load_1 = load i9 %regions_12_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5373 'load' 'regions_12_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_597 : Operation 5374 [1/2] (5.43ns)   --->   "%tmp_522 = fcmp_ogt  i32 %regions_12_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5374 'fcmp' 'tmp_522' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5375 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_405)   --->   "%or_ln57_397 = or i1 %icmp_ln57_421, i1 %icmp_ln57_420" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5375 'or' 'or_ln57_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_405)   --->   "%and_ln57_404 = and i1 %or_ln57_397, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5376 'and' 'and_ln57_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5377 [1/2] (5.43ns)   --->   "%tmp_526 = fcmp_ogt  i32 %regions_12_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5377 'fcmp' 'tmp_526' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5378 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_405 = and i1 %and_ln57_404, i1 %tmp_526" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5378 'and' 'and_ln57_405' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5379 [1/2] (3.25ns)   --->   "%regions_12_0_load_6 = load i9 %regions_12_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5379 'load' 'regions_12_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_597 : Operation 5380 [1/1] (0.00ns)   --->   "%bitcast_ln57_212 = bitcast i32 %regions_12_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5380 'bitcast' 'bitcast_ln57_212' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 5381 [1/1] (0.00ns)   --->   "%tmp_529 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_212, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5381 'partselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 5382 [1/1] (0.00ns)   --->   "%trunc_ln57_212 = trunc i32 %bitcast_ln57_212" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5382 'trunc' 'trunc_ln57_212' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 5383 [1/1] (1.55ns)   --->   "%icmp_ln57_424 = icmp_ne  i8 %tmp_529, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5383 'icmp' 'icmp_ln57_424' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5384 [1/1] (2.44ns)   --->   "%icmp_ln57_425 = icmp_eq  i23 %trunc_ln57_212, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5384 'icmp' 'icmp_ln57_425' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5385 [2/2] (5.43ns)   --->   "%tmp_530 = fcmp_ogt  i32 %regions_12_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5385 'fcmp' 'tmp_530' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5386 [1/2] (3.25ns)   --->   "%regions_12_0_load_7 = load i9 %regions_12_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5386 'load' 'regions_12_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_597 : Operation 5387 [1/1] (0.00ns)   --->   "%bitcast_ln57_214 = bitcast i32 %regions_12_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5387 'bitcast' 'bitcast_ln57_214' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 5388 [1/1] (0.00ns)   --->   "%tmp_533 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_214, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5388 'partselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 5389 [1/1] (0.00ns)   --->   "%trunc_ln57_214 = trunc i32 %bitcast_ln57_214" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5389 'trunc' 'trunc_ln57_214' <Predicate = true> <Delay = 0.00>
ST_597 : Operation 5390 [1/1] (1.55ns)   --->   "%icmp_ln57_428 = icmp_ne  i8 %tmp_533, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5390 'icmp' 'icmp_ln57_428' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5391 [1/1] (2.44ns)   --->   "%icmp_ln57_429 = icmp_eq  i23 %trunc_ln57_214, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5391 'icmp' 'icmp_ln57_429' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_597 : Operation 5392 [2/2] (5.43ns)   --->   "%tmp_534 = fcmp_ogt  i32 %regions_12_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5392 'fcmp' 'tmp_534' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 598 <SV = 597> <Delay = 13.7>
ST_598 : Operation 5393 [2/2] (12.3ns)   --->   "%scale_96 = fmul i32 %hdist_96, i32 %hdist_96" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5393 'fmul' 'scale_96' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 5394 [1/2] (3.25ns)   --->   "%regions_12_1_load_1 = load i9 %regions_12_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5394 'load' 'regions_12_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_598 : Operation 5395 [1/2] (3.25ns)   --->   "%regions_12_2_load_1 = load i9 %regions_12_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5395 'load' 'regions_12_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_598 : Operation 5396 [4/4] (10.5ns)   --->   "%hdist_97 = fsub i32 %regions_12_1_load_1, i32 %regions_12_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5396 'fsub' 'hdist_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 5397 [1/1] (0.00ns)   --->   "%bitcast_ln57_203 = bitcast i32 %regions_12_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5397 'bitcast' 'bitcast_ln57_203' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 5398 [1/1] (0.00ns)   --->   "%tmp_511 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_203, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5398 'partselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 5399 [1/1] (0.00ns)   --->   "%trunc_ln57_203 = trunc i32 %bitcast_ln57_203" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5399 'trunc' 'trunc_ln57_203' <Predicate = true> <Delay = 0.00>
ST_598 : Operation 5400 [1/1] (1.55ns)   --->   "%icmp_ln57_406 = icmp_ne  i8 %tmp_511, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5400 'icmp' 'icmp_ln57_406' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 5401 [1/1] (2.44ns)   --->   "%icmp_ln57_407 = icmp_eq  i23 %trunc_ln57_203, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5401 'icmp' 'icmp_ln57_407' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 5402 [2/2] (5.43ns)   --->   "%tmp_512 = fcmp_olt  i32 %regions_12_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5402 'fcmp' 'tmp_512' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 5403 [1/2] (5.43ns)   --->   "%tmp_530 = fcmp_ogt  i32 %regions_12_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5403 'fcmp' 'tmp_530' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_598 : Operation 5404 [1/2] (5.43ns)   --->   "%tmp_534 = fcmp_ogt  i32 %regions_12_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5404 'fcmp' 'tmp_534' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 599 <SV = 598> <Delay = 12.3>
ST_599 : Operation 5405 [1/2] (12.3ns)   --->   "%scale_96 = fmul i32 %hdist_96, i32 %hdist_96" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5405 'fmul' 'scale_96' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5406 [3/4] (10.5ns)   --->   "%hdist_97 = fsub i32 %regions_12_1_load_1, i32 %regions_12_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5406 'fsub' 'hdist_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5407 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_391)   --->   "%or_ln57_390 = or i1 %icmp_ln57_407, i1 %icmp_ln57_406" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5407 'or' 'or_ln57_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_391)   --->   "%and_ln57_390 = and i1 %or_ln57_390, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5408 'and' 'and_ln57_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5409 [1/2] (5.43ns)   --->   "%tmp_512 = fcmp_olt  i32 %regions_12_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5409 'fcmp' 'tmp_512' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5410 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_391 = and i1 %and_ln57_390, i1 %tmp_512" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5410 'and' 'and_ln57_391' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_412)   --->   "%or_ln57_391 = or i1 %icmp_ln57_409, i1 %icmp_ln57_408" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5411 'or' 'or_ln57_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_412)   --->   "%and_ln57_392 = and i1 %or_ln57_391, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5412 'and' 'and_ln57_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_412)   --->   "%and_ln57_393 = and i1 %and_ln57_392, i1 %tmp_514" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5413 'and' 'and_ln57_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_412)   --->   "%or_ln57_411 = or i1 %and_ln57_393, i1 %and_ln57_391" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5414 'or' 'or_ln57_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_599 : Operation 5415 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_412 = or i1 %or_ln57_411, i1 %or_ln57_410" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5415 'or' 'or_ln57_412' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 600 <SV = 599> <Delay = 10.5>
ST_600 : Operation 5416 [4/4] (10.5ns)   --->   "%area_96 = fadd i32 %scale_96, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5416 'fadd' 'area_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_600 : Operation 5417 [2/4] (10.5ns)   --->   "%hdist_97 = fsub i32 %regions_12_1_load_1, i32 %regions_12_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5417 'fsub' 'hdist_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 601 <SV = 600> <Delay = 10.5>
ST_601 : Operation 5418 [3/4] (10.5ns)   --->   "%area_96 = fadd i32 %scale_96, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5418 'fadd' 'area_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 5419 [1/4] (10.5ns)   --->   "%hdist_97 = fsub i32 %regions_12_1_load_1, i32 %regions_12_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5419 'fsub' 'hdist_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_601 : Operation 5420 [2/2] (3.25ns)   --->   "%regions_12_1_load_2 = load i9 %regions_12_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5420 'load' 'regions_12_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_601 : Operation 5421 [2/2] (3.25ns)   --->   "%regions_12_2_load_2 = load i9 %regions_12_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5421 'load' 'regions_12_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 602 <SV = 601> <Delay = 13.7>
ST_602 : Operation 5422 [2/4] (10.5ns)   --->   "%area_96 = fadd i32 %scale_96, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5422 'fadd' 'area_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 5423 [2/2] (12.3ns)   --->   "%scale_97 = fmul i32 %hdist_97, i32 %hdist_97" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5423 'fmul' 'scale_97' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 5424 [1/2] (3.25ns)   --->   "%regions_12_1_load_2 = load i9 %regions_12_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5424 'load' 'regions_12_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_602 : Operation 5425 [1/2] (3.25ns)   --->   "%regions_12_2_load_2 = load i9 %regions_12_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5425 'load' 'regions_12_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_602 : Operation 5426 [4/4] (10.5ns)   --->   "%hdist_98 = fsub i32 %regions_12_1_load_2, i32 %regions_12_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5426 'fsub' 'hdist_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 5427 [1/1] (0.00ns)   --->   "%bitcast_ln57_205 = bitcast i32 %regions_12_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5427 'bitcast' 'bitcast_ln57_205' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 5428 [1/1] (0.00ns)   --->   "%tmp_515 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_205, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5428 'partselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 5429 [1/1] (0.00ns)   --->   "%trunc_ln57_205 = trunc i32 %bitcast_ln57_205" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5429 'trunc' 'trunc_ln57_205' <Predicate = true> <Delay = 0.00>
ST_602 : Operation 5430 [1/1] (1.55ns)   --->   "%icmp_ln57_410 = icmp_ne  i8 %tmp_515, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5430 'icmp' 'icmp_ln57_410' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 5431 [1/1] (2.44ns)   --->   "%icmp_ln57_411 = icmp_eq  i23 %trunc_ln57_205, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5431 'icmp' 'icmp_ln57_411' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_602 : Operation 5432 [2/2] (5.43ns)   --->   "%tmp_516 = fcmp_olt  i32 %regions_12_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5432 'fcmp' 'tmp_516' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 603 <SV = 602> <Delay = 12.3>
ST_603 : Operation 5433 [1/4] (10.5ns)   --->   "%area_96 = fadd i32 %scale_96, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5433 'fadd' 'area_96' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5434 [1/2] (12.3ns)   --->   "%scale_97 = fmul i32 %hdist_97, i32 %hdist_97" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5434 'fmul' 'scale_97' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5435 [3/4] (10.5ns)   --->   "%hdist_98 = fsub i32 %regions_12_1_load_2, i32 %regions_12_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5435 'fsub' 'hdist_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_395)   --->   "%or_ln57_392 = or i1 %icmp_ln57_411, i1 %icmp_ln57_410" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5436 'or' 'or_ln57_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5437 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_395)   --->   "%and_ln57_394 = and i1 %or_ln57_392, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5437 'and' 'and_ln57_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5438 [1/2] (5.43ns)   --->   "%tmp_516 = fcmp_olt  i32 %regions_12_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5438 'fcmp' 'tmp_516' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5439 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_395 = and i1 %and_ln57_394, i1 %tmp_516" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5439 'and' 'and_ln57_395' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5440 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_413)   --->   "%or_ln57_393 = or i1 %icmp_ln57_413, i1 %icmp_ln57_412" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5440 'or' 'or_ln57_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5441 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_413)   --->   "%and_ln57_396 = and i1 %or_ln57_393, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5441 'and' 'and_ln57_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5442 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_413)   --->   "%and_ln57_397 = and i1 %and_ln57_396, i1 %tmp_518" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5442 'and' 'and_ln57_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_603 : Operation 5443 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_413 = or i1 %and_ln57_397, i1 %and_ln57_395" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5443 'or' 'or_ln57_413' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 604 <SV = 603> <Delay = 10.5>
ST_604 : Operation 5444 [4/4] (10.5ns)   --->   "%area_97 = fadd i32 %area_96, i32 %scale_97" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5444 'fadd' 'area_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_604 : Operation 5445 [2/4] (10.5ns)   --->   "%hdist_98 = fsub i32 %regions_12_1_load_2, i32 %regions_12_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5445 'fsub' 'hdist_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 605 <SV = 604> <Delay = 10.5>
ST_605 : Operation 5446 [3/4] (10.5ns)   --->   "%area_97 = fadd i32 %area_96, i32 %scale_97" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5446 'fadd' 'area_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 5447 [1/4] (10.5ns)   --->   "%hdist_98 = fsub i32 %regions_12_1_load_2, i32 %regions_12_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5447 'fsub' 'hdist_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_605 : Operation 5448 [2/2] (3.25ns)   --->   "%regions_12_1_load_3 = load i9 %regions_12_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5448 'load' 'regions_12_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_605 : Operation 5449 [2/2] (3.25ns)   --->   "%regions_12_2_load_3 = load i9 %regions_12_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5449 'load' 'regions_12_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 606 <SV = 605> <Delay = 13.7>
ST_606 : Operation 5450 [2/4] (10.5ns)   --->   "%area_97 = fadd i32 %area_96, i32 %scale_97" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5450 'fadd' 'area_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 5451 [2/2] (12.3ns)   --->   "%scale_98 = fmul i32 %hdist_98, i32 %hdist_98" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5451 'fmul' 'scale_98' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 5452 [1/2] (3.25ns)   --->   "%regions_12_1_load_3 = load i9 %regions_12_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5452 'load' 'regions_12_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_606 : Operation 5453 [1/2] (3.25ns)   --->   "%regions_12_2_load_3 = load i9 %regions_12_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5453 'load' 'regions_12_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_606 : Operation 5454 [4/4] (10.5ns)   --->   "%hdist_99 = fsub i32 %regions_12_1_load_3, i32 %regions_12_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5454 'fsub' 'hdist_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 5455 [1/1] (0.00ns)   --->   "%bitcast_ln57_207 = bitcast i32 %regions_12_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5455 'bitcast' 'bitcast_ln57_207' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 5456 [1/1] (0.00ns)   --->   "%tmp_519 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_207, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5456 'partselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 5457 [1/1] (0.00ns)   --->   "%trunc_ln57_207 = trunc i32 %bitcast_ln57_207" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5457 'trunc' 'trunc_ln57_207' <Predicate = true> <Delay = 0.00>
ST_606 : Operation 5458 [1/1] (1.55ns)   --->   "%icmp_ln57_414 = icmp_ne  i8 %tmp_519, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5458 'icmp' 'icmp_ln57_414' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 5459 [1/1] (2.44ns)   --->   "%icmp_ln57_415 = icmp_eq  i23 %trunc_ln57_207, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5459 'icmp' 'icmp_ln57_415' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_606 : Operation 5460 [2/2] (5.43ns)   --->   "%tmp_520 = fcmp_olt  i32 %regions_12_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5460 'fcmp' 'tmp_520' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 607 <SV = 606> <Delay = 12.3>
ST_607 : Operation 5461 [1/4] (10.5ns)   --->   "%area_97 = fadd i32 %area_96, i32 %scale_97" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5461 'fadd' 'area_97' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 5462 [1/2] (12.3ns)   --->   "%scale_98 = fmul i32 %hdist_98, i32 %hdist_98" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5462 'fmul' 'scale_98' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 5463 [3/4] (10.5ns)   --->   "%hdist_99 = fsub i32 %regions_12_1_load_3, i32 %regions_12_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5463 'fsub' 'hdist_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_607 : Operation 5464 [1/2] (5.43ns)   --->   "%tmp_520 = fcmp_olt  i32 %regions_12_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5464 'fcmp' 'tmp_520' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 608 <SV = 607> <Delay = 10.5>
ST_608 : Operation 5465 [4/4] (10.5ns)   --->   "%area_98 = fadd i32 %area_97, i32 %scale_98" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5465 'fadd' 'area_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_608 : Operation 5466 [2/4] (10.5ns)   --->   "%hdist_99 = fsub i32 %regions_12_1_load_3, i32 %regions_12_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5466 'fsub' 'hdist_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 609 <SV = 608> <Delay = 10.5>
ST_609 : Operation 5467 [3/4] (10.5ns)   --->   "%area_98 = fadd i32 %area_97, i32 %scale_98" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5467 'fadd' 'area_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 5468 [1/4] (10.5ns)   --->   "%hdist_99 = fsub i32 %regions_12_1_load_3, i32 %regions_12_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5468 'fsub' 'hdist_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_609 : Operation 5469 [2/2] (3.25ns)   --->   "%regions_12_1_load_4 = load i9 %regions_12_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5469 'load' 'regions_12_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_609 : Operation 5470 [2/2] (3.25ns)   --->   "%regions_12_2_load_4 = load i9 %regions_12_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5470 'load' 'regions_12_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 610 <SV = 609> <Delay = 13.7>
ST_610 : Operation 5471 [2/4] (10.5ns)   --->   "%area_98 = fadd i32 %area_97, i32 %scale_98" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5471 'fadd' 'area_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 5472 [2/2] (12.3ns)   --->   "%scale_99 = fmul i32 %hdist_99, i32 %hdist_99" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5472 'fmul' 'scale_99' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 5473 [1/2] (3.25ns)   --->   "%regions_12_1_load_4 = load i9 %regions_12_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5473 'load' 'regions_12_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_610 : Operation 5474 [1/2] (3.25ns)   --->   "%regions_12_2_load_4 = load i9 %regions_12_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5474 'load' 'regions_12_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_610 : Operation 5475 [4/4] (10.5ns)   --->   "%hdist_100 = fsub i32 %regions_12_1_load_4, i32 %regions_12_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5475 'fsub' 'hdist_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 5476 [1/1] (0.00ns)   --->   "%bitcast_ln57_209 = bitcast i32 %regions_12_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5476 'bitcast' 'bitcast_ln57_209' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 5477 [1/1] (0.00ns)   --->   "%tmp_523 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_209, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5477 'partselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 5478 [1/1] (0.00ns)   --->   "%trunc_ln57_209 = trunc i32 %bitcast_ln57_209" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5478 'trunc' 'trunc_ln57_209' <Predicate = true> <Delay = 0.00>
ST_610 : Operation 5479 [1/1] (1.55ns)   --->   "%icmp_ln57_418 = icmp_ne  i8 %tmp_523, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5479 'icmp' 'icmp_ln57_418' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 5480 [1/1] (2.44ns)   --->   "%icmp_ln57_419 = icmp_eq  i23 %trunc_ln57_209, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5480 'icmp' 'icmp_ln57_419' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_610 : Operation 5481 [2/2] (5.43ns)   --->   "%tmp_524 = fcmp_olt  i32 %regions_12_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5481 'fcmp' 'tmp_524' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 611 <SV = 610> <Delay = 12.3>
ST_611 : Operation 5482 [1/4] (10.5ns)   --->   "%area_98 = fadd i32 %area_97, i32 %scale_98" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5482 'fadd' 'area_98' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5483 [1/2] (12.3ns)   --->   "%scale_99 = fmul i32 %hdist_99, i32 %hdist_99" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5483 'fmul' 'scale_99' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_406)   --->   "%or_ln57_394 = or i1 %icmp_ln57_415, i1 %icmp_ln57_414" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5484 'or' 'or_ln57_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_406)   --->   "%and_ln57_398 = and i1 %or_ln57_394, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5485 'and' 'and_ln57_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_406)   --->   "%and_ln57_399 = and i1 %and_ln57_398, i1 %tmp_520" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5486 'and' 'and_ln57_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5487 [3/4] (10.5ns)   --->   "%hdist_100 = fsub i32 %regions_12_1_load_4, i32 %regions_12_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5487 'fsub' 'hdist_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_408)   --->   "%or_ln57_395 = or i1 %icmp_ln57_417, i1 %icmp_ln57_416" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5488 'or' 'or_ln57_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_408)   --->   "%and_ln57_400 = and i1 %or_ln57_395, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5489 'and' 'and_ln57_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_408)   --->   "%and_ln57_401 = and i1 %and_ln57_400, i1 %tmp_522" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5490 'and' 'and_ln57_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_403)   --->   "%or_ln57_396 = or i1 %icmp_ln57_419, i1 %icmp_ln57_418" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5491 'or' 'or_ln57_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_403)   --->   "%and_ln57_402 = and i1 %or_ln57_396, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5492 'and' 'and_ln57_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5493 [1/2] (5.43ns)   --->   "%tmp_524 = fcmp_olt  i32 %regions_12_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5493 'fcmp' 'tmp_524' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5494 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_403 = and i1 %and_ln57_402, i1 %tmp_524" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5494 'and' 'and_ln57_403' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5495 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_406 = or i1 %and_ln57_399, i1 %and_ln57_403" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5495 'or' 'or_ln57_406' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5496 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_408)   --->   "%or_ln57_407 = or i1 %and_ln57_401, i1 %and_ln57_387" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5496 'or' 'or_ln57_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_611 : Operation 5497 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_408 = or i1 %or_ln57_407, i1 %or_ln57_406" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5497 'or' 'or_ln57_408' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 612 <SV = 611> <Delay = 10.5>
ST_612 : Operation 5498 [4/4] (10.5ns)   --->   "%area_99 = fadd i32 %area_98, i32 %scale_99" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5498 'fadd' 'area_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_612 : Operation 5499 [2/4] (10.5ns)   --->   "%hdist_100 = fsub i32 %regions_12_1_load_4, i32 %regions_12_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5499 'fsub' 'hdist_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 613 <SV = 612> <Delay = 10.5>
ST_613 : Operation 5500 [3/4] (10.5ns)   --->   "%area_99 = fadd i32 %area_98, i32 %scale_99" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5500 'fadd' 'area_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 5501 [1/4] (10.5ns)   --->   "%hdist_100 = fsub i32 %regions_12_1_load_4, i32 %regions_12_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5501 'fsub' 'hdist_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_613 : Operation 5502 [2/2] (3.25ns)   --->   "%regions_12_1_load_5 = load i9 %regions_12_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5502 'load' 'regions_12_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_613 : Operation 5503 [2/2] (3.25ns)   --->   "%regions_12_2_load_5 = load i9 %regions_12_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5503 'load' 'regions_12_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 614 <SV = 613> <Delay = 13.7>
ST_614 : Operation 5504 [2/4] (10.5ns)   --->   "%area_99 = fadd i32 %area_98, i32 %scale_99" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5504 'fadd' 'area_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 5505 [2/2] (12.3ns)   --->   "%scale_100 = fmul i32 %hdist_100, i32 %hdist_100" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5505 'fmul' 'scale_100' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 5506 [1/2] (3.25ns)   --->   "%regions_12_1_load_5 = load i9 %regions_12_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5506 'load' 'regions_12_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_614 : Operation 5507 [1/2] (3.25ns)   --->   "%regions_12_2_load_5 = load i9 %regions_12_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5507 'load' 'regions_12_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_614 : Operation 5508 [4/4] (10.5ns)   --->   "%hdist_101 = fsub i32 %regions_12_1_load_5, i32 %regions_12_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5508 'fsub' 'hdist_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 5509 [1/1] (0.00ns)   --->   "%bitcast_ln57_211 = bitcast i32 %regions_12_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5509 'bitcast' 'bitcast_ln57_211' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 5510 [1/1] (0.00ns)   --->   "%tmp_527 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_211, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5510 'partselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 5511 [1/1] (0.00ns)   --->   "%trunc_ln57_211 = trunc i32 %bitcast_ln57_211" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5511 'trunc' 'trunc_ln57_211' <Predicate = true> <Delay = 0.00>
ST_614 : Operation 5512 [1/1] (1.55ns)   --->   "%icmp_ln57_422 = icmp_ne  i8 %tmp_527, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5512 'icmp' 'icmp_ln57_422' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 5513 [1/1] (2.44ns)   --->   "%icmp_ln57_423 = icmp_eq  i23 %trunc_ln57_211, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5513 'icmp' 'icmp_ln57_423' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_614 : Operation 5514 [2/2] (5.43ns)   --->   "%tmp_528 = fcmp_olt  i32 %regions_12_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5514 'fcmp' 'tmp_528' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 615 <SV = 614> <Delay = 12.3>
ST_615 : Operation 5515 [1/4] (10.5ns)   --->   "%area_99 = fadd i32 %area_98, i32 %scale_99" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5515 'fadd' 'area_99' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 5516 [1/2] (12.3ns)   --->   "%scale_100 = fmul i32 %hdist_100, i32 %hdist_100" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5516 'fmul' 'scale_100' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 5517 [3/4] (10.5ns)   --->   "%hdist_101 = fsub i32 %regions_12_1_load_5, i32 %regions_12_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5517 'fsub' 'hdist_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 5518 [1/2] (5.43ns)   --->   "%tmp_528 = fcmp_olt  i32 %regions_12_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5518 'fcmp' 'tmp_528' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 616 <SV = 615> <Delay = 10.5>
ST_616 : Operation 5519 [4/4] (10.5ns)   --->   "%area_100 = fadd i32 %area_99, i32 %scale_100" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5519 'fadd' 'area_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_616 : Operation 5520 [2/4] (10.5ns)   --->   "%hdist_101 = fsub i32 %regions_12_1_load_5, i32 %regions_12_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5520 'fsub' 'hdist_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 617 <SV = 616> <Delay = 10.5>
ST_617 : Operation 5521 [3/4] (10.5ns)   --->   "%area_100 = fadd i32 %area_99, i32 %scale_100" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5521 'fadd' 'area_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 5522 [1/4] (10.5ns)   --->   "%hdist_101 = fsub i32 %regions_12_1_load_5, i32 %regions_12_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5522 'fsub' 'hdist_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 5523 [2/2] (3.25ns)   --->   "%regions_12_1_load_6 = load i9 %regions_12_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5523 'load' 'regions_12_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_617 : Operation 5524 [2/2] (3.25ns)   --->   "%regions_12_2_load_6 = load i9 %regions_12_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5524 'load' 'regions_12_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 618 <SV = 617> <Delay = 13.7>
ST_618 : Operation 5525 [2/4] (10.5ns)   --->   "%area_100 = fadd i32 %area_99, i32 %scale_100" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5525 'fadd' 'area_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 5526 [2/2] (12.3ns)   --->   "%scale_101 = fmul i32 %hdist_101, i32 %hdist_101" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5526 'fmul' 'scale_101' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 5527 [1/2] (3.25ns)   --->   "%regions_12_1_load_6 = load i9 %regions_12_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5527 'load' 'regions_12_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_618 : Operation 5528 [1/2] (3.25ns)   --->   "%regions_12_2_load_6 = load i9 %regions_12_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5528 'load' 'regions_12_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_618 : Operation 5529 [4/4] (10.5ns)   --->   "%hdist_102 = fsub i32 %regions_12_1_load_6, i32 %regions_12_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5529 'fsub' 'hdist_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 5530 [1/1] (0.00ns)   --->   "%bitcast_ln57_213 = bitcast i32 %regions_12_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5530 'bitcast' 'bitcast_ln57_213' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 5531 [1/1] (0.00ns)   --->   "%tmp_531 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_213, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5531 'partselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 5532 [1/1] (0.00ns)   --->   "%trunc_ln57_213 = trunc i32 %bitcast_ln57_213" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5532 'trunc' 'trunc_ln57_213' <Predicate = true> <Delay = 0.00>
ST_618 : Operation 5533 [1/1] (1.55ns)   --->   "%icmp_ln57_426 = icmp_ne  i8 %tmp_531, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5533 'icmp' 'icmp_ln57_426' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 5534 [1/1] (2.44ns)   --->   "%icmp_ln57_427 = icmp_eq  i23 %trunc_ln57_213, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5534 'icmp' 'icmp_ln57_427' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 5535 [2/2] (5.43ns)   --->   "%tmp_532 = fcmp_olt  i32 %regions_12_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5535 'fcmp' 'tmp_532' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 619 <SV = 618> <Delay = 12.3>
ST_619 : Operation 5536 [1/4] (10.5ns)   --->   "%area_100 = fadd i32 %area_99, i32 %scale_100" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5536 'fadd' 'area_100' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5537 [1/2] (12.3ns)   --->   "%scale_101 = fmul i32 %hdist_101, i32 %hdist_101" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5537 'fmul' 'scale_101' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5538 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_405)   --->   "%or_ln57_398 = or i1 %icmp_ln57_423, i1 %icmp_ln57_422" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5538 'or' 'or_ln57_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5539 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_405)   --->   "%and_ln57_406 = and i1 %or_ln57_398, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5539 'and' 'and_ln57_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5540 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_405)   --->   "%and_ln57_407 = and i1 %and_ln57_406, i1 %tmp_528" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5540 'and' 'and_ln57_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5541 [3/4] (10.5ns)   --->   "%hdist_102 = fsub i32 %regions_12_1_load_6, i32 %regions_12_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5541 'fsub' 'hdist_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5542 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_403)   --->   "%or_ln57_399 = or i1 %icmp_ln57_425, i1 %icmp_ln57_424" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5542 'or' 'or_ln57_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5543 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_403)   --->   "%and_ln57_408 = and i1 %or_ln57_399, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5543 'and' 'and_ln57_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5544 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_403)   --->   "%and_ln57_409 = and i1 %and_ln57_408, i1 %tmp_530" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5544 'and' 'and_ln57_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_411)   --->   "%or_ln57_400 = or i1 %icmp_ln57_427, i1 %icmp_ln57_426" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5545 'or' 'or_ln57_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5546 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_411)   --->   "%and_ln57_410 = and i1 %or_ln57_400, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5546 'and' 'and_ln57_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5547 [1/2] (5.43ns)   --->   "%tmp_532 = fcmp_olt  i32 %regions_12_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5547 'fcmp' 'tmp_532' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5548 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_411 = and i1 %and_ln57_410, i1 %tmp_532" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5548 'and' 'and_ln57_411' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5549 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_403 = or i1 %and_ln57_409, i1 %and_ln57_411" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5549 'or' 'or_ln57_403' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5550 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_405)   --->   "%or_ln57_404 = or i1 %and_ln57_407, i1 %and_ln57_405" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5550 'or' 'or_ln57_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 5551 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_405 = or i1 %or_ln57_404, i1 %or_ln57_403" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5551 'or' 'or_ln57_405' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 620 <SV = 619> <Delay = 10.5>
ST_620 : Operation 5552 [4/4] (10.5ns)   --->   "%area_101 = fadd i32 %area_100, i32 %scale_101" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5552 'fadd' 'area_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 5553 [2/4] (10.5ns)   --->   "%hdist_102 = fsub i32 %regions_12_1_load_6, i32 %regions_12_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5553 'fsub' 'hdist_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 621 <SV = 620> <Delay = 10.5>
ST_621 : Operation 5554 [3/4] (10.5ns)   --->   "%area_101 = fadd i32 %area_100, i32 %scale_101" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5554 'fadd' 'area_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 5555 [1/4] (10.5ns)   --->   "%hdist_102 = fsub i32 %regions_12_1_load_6, i32 %regions_12_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5555 'fsub' 'hdist_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 5556 [2/2] (3.25ns)   --->   "%regions_12_1_load_7 = load i9 %regions_12_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5556 'load' 'regions_12_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_621 : Operation 5557 [2/2] (3.25ns)   --->   "%regions_12_2_load_7 = load i9 %regions_12_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5557 'load' 'regions_12_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 622 <SV = 621> <Delay = 13.7>
ST_622 : Operation 5558 [2/4] (10.5ns)   --->   "%area_101 = fadd i32 %area_100, i32 %scale_101" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5558 'fadd' 'area_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 5559 [2/2] (12.3ns)   --->   "%scale_102 = fmul i32 %hdist_102, i32 %hdist_102" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5559 'fmul' 'scale_102' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 5560 [1/2] (3.25ns)   --->   "%regions_12_1_load_7 = load i9 %regions_12_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5560 'load' 'regions_12_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_622 : Operation 5561 [1/2] (3.25ns)   --->   "%regions_12_2_load_7 = load i9 %regions_12_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5561 'load' 'regions_12_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_622 : Operation 5562 [4/4] (10.5ns)   --->   "%hdist_103 = fsub i32 %regions_12_1_load_7, i32 %regions_12_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5562 'fsub' 'hdist_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 5563 [1/1] (0.00ns)   --->   "%bitcast_ln57_215 = bitcast i32 %regions_12_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5563 'bitcast' 'bitcast_ln57_215' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 5564 [1/1] (0.00ns)   --->   "%tmp_535 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_215, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5564 'partselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 5565 [1/1] (0.00ns)   --->   "%trunc_ln57_215 = trunc i32 %bitcast_ln57_215" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5565 'trunc' 'trunc_ln57_215' <Predicate = true> <Delay = 0.00>
ST_622 : Operation 5566 [1/1] (1.55ns)   --->   "%icmp_ln57_430 = icmp_ne  i8 %tmp_535, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5566 'icmp' 'icmp_ln57_430' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 5567 [1/1] (2.44ns)   --->   "%icmp_ln57_431 = icmp_eq  i23 %trunc_ln57_215, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5567 'icmp' 'icmp_ln57_431' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 5568 [2/2] (5.43ns)   --->   "%tmp_536 = fcmp_olt  i32 %regions_12_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5568 'fcmp' 'tmp_536' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 623 <SV = 622> <Delay = 12.3>
ST_623 : Operation 5569 [1/4] (10.5ns)   --->   "%area_101 = fadd i32 %area_100, i32 %scale_101" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5569 'fadd' 'area_101' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5570 [1/2] (12.3ns)   --->   "%scale_102 = fmul i32 %hdist_102, i32 %hdist_102" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5570 'fmul' 'scale_102' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5571 [3/4] (10.5ns)   --->   "%hdist_103 = fsub i32 %regions_12_1_load_7, i32 %regions_12_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5571 'fsub' 'hdist_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5572 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_415)   --->   "%or_ln57_401 = or i1 %icmp_ln57_429, i1 %icmp_ln57_428" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5572 'or' 'or_ln57_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_415)   --->   "%and_ln57_412 = and i1 %or_ln57_401, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5573 'and' 'and_ln57_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_415)   --->   "%and_ln57_413 = and i1 %and_ln57_412, i1 %tmp_534" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5574 'and' 'and_ln57_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_415)   --->   "%or_ln57_402 = or i1 %icmp_ln57_431, i1 %icmp_ln57_430" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5575 'or' 'or_ln57_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_415)   --->   "%and_ln57_414 = and i1 %or_ln57_402, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5576 'and' 'and_ln57_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5577 [1/2] (5.43ns)   --->   "%tmp_536 = fcmp_olt  i32 %regions_12_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5577 'fcmp' 'tmp_536' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5578 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_415 = and i1 %and_ln57_414, i1 %tmp_536" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5578 'and' 'and_ln57_415' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5579 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_417)   --->   "%or_ln57_409 = or i1 %or_ln57_408, i1 %or_ln57_405" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5579 'or' 'or_ln57_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_415)   --->   "%or_ln57_414 = or i1 %and_ln57_413, i1 %and_ln57_415" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5580 'or' 'or_ln57_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5581 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_415 = or i1 %or_ln57_414, i1 %or_ln57_413" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5581 'or' 'or_ln57_415' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_417)   --->   "%or_ln57_416 = or i1 %or_ln57_415, i1 %or_ln57_412" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5582 'or' 'or_ln57_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 5583 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_417 = or i1 %or_ln57_416, i1 %or_ln57_409" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5583 'or' 'or_ln57_417' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 624 <SV = 623> <Delay = 10.5>
ST_624 : Operation 5584 [4/4] (10.5ns)   --->   "%area_102 = fadd i32 %area_101, i32 %scale_102" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5584 'fadd' 'area_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 5585 [2/4] (10.5ns)   --->   "%hdist_103 = fsub i32 %regions_12_1_load_7, i32 %regions_12_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5585 'fsub' 'hdist_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 625 <SV = 624> <Delay = 10.5>
ST_625 : Operation 5586 [3/4] (10.5ns)   --->   "%area_102 = fadd i32 %area_101, i32 %scale_102" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5586 'fadd' 'area_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 5587 [1/4] (10.5ns)   --->   "%hdist_103 = fsub i32 %regions_12_1_load_7, i32 %regions_12_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5587 'fsub' 'hdist_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 626 <SV = 625> <Delay = 12.3>
ST_626 : Operation 5588 [2/4] (10.5ns)   --->   "%area_102 = fadd i32 %area_101, i32 %scale_102" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5588 'fadd' 'area_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 5589 [2/2] (12.3ns)   --->   "%scale_103 = fmul i32 %hdist_103, i32 %hdist_103" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5589 'fmul' 'scale_103' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 627 <SV = 626> <Delay = 12.3>
ST_627 : Operation 5590 [1/4] (10.5ns)   --->   "%area_102 = fadd i32 %area_101, i32 %scale_102" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5590 'fadd' 'area_102' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 5591 [1/2] (12.3ns)   --->   "%scale_103 = fmul i32 %hdist_103, i32 %hdist_103" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5591 'fmul' 'scale_103' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 628 <SV = 627> <Delay = 10.5>
ST_628 : Operation 5592 [4/4] (10.5ns)   --->   "%area_103 = fadd i32 %area_102, i32 %scale_103" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5592 'fadd' 'area_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 629 <SV = 628> <Delay = 10.5>
ST_629 : Operation 5593 [3/4] (10.5ns)   --->   "%area_103 = fadd i32 %area_102, i32 %scale_103" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5593 'fadd' 'area_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 630 <SV = 629> <Delay = 10.5>
ST_630 : Operation 5594 [2/4] (10.5ns)   --->   "%area_103 = fadd i32 %area_102, i32 %scale_103" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5594 'fadd' 'area_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 631 <SV = 630> <Delay = 10.5>
ST_631 : Operation 5595 [1/4] (10.5ns)   --->   "%area_103 = fadd i32 %area_102, i32 %scale_103" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5595 'fadd' 'area_103' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 632 <SV = 631> <Delay = 14.0>
ST_632 : Operation 5596 [9/9] (14.0ns)   --->   "%tmp_score_12 = fdiv i32 1, i32 %area_103" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5596 'fdiv' 'tmp_score_12' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 633 <SV = 632> <Delay = 14.0>
ST_633 : Operation 5597 [8/9] (14.0ns)   --->   "%tmp_score_12 = fdiv i32 1, i32 %area_103" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5597 'fdiv' 'tmp_score_12' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 634 <SV = 633> <Delay = 14.0>
ST_634 : Operation 5598 [7/9] (14.0ns)   --->   "%tmp_score_12 = fdiv i32 1, i32 %area_103" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5598 'fdiv' 'tmp_score_12' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 635 <SV = 634> <Delay = 14.0>
ST_635 : Operation 5599 [6/9] (14.0ns)   --->   "%tmp_score_12 = fdiv i32 1, i32 %area_103" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5599 'fdiv' 'tmp_score_12' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 636 <SV = 635> <Delay = 14.0>
ST_636 : Operation 5600 [5/9] (14.0ns)   --->   "%tmp_score_12 = fdiv i32 1, i32 %area_103" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5600 'fdiv' 'tmp_score_12' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 637 <SV = 636> <Delay = 14.0>
ST_637 : Operation 5601 [4/9] (14.0ns)   --->   "%tmp_score_12 = fdiv i32 1, i32 %area_103" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5601 'fdiv' 'tmp_score_12' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 638 <SV = 637> <Delay = 14.0>
ST_638 : Operation 5602 [3/9] (14.0ns)   --->   "%tmp_score_12 = fdiv i32 1, i32 %area_103" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5602 'fdiv' 'tmp_score_12' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 639 <SV = 638> <Delay = 14.0>
ST_639 : Operation 5603 [2/9] (14.0ns)   --->   "%tmp_score_12 = fdiv i32 1, i32 %area_103" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5603 'fdiv' 'tmp_score_12' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 640 <SV = 639> <Delay = 14.0>
ST_640 : Operation 5604 [1/9] (14.0ns)   --->   "%tmp_score_12 = fdiv i32 1, i32 %area_103" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5604 'fdiv' 'tmp_score_12' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 641 <SV = 640> <Delay = 5.43>
ST_641 : Operation 5605 [2/2] (5.43ns)   --->   "%tmp_539 = fcmp_ogt  i32 %tmp_score_12, i32 %score_14" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5605 'fcmp' 'tmp_539' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 642 <SV = 641> <Delay = 7.62>
ST_642 : Operation 5606 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_11)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_11, i32 4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5606 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 5607 [1/1] (0.00ns)   --->   "%bitcast_ln62_22 = bitcast i32 %tmp_score_12" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5607 'bitcast' 'bitcast_ln62_22' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 5608 [1/1] (0.00ns)   --->   "%tmp_537 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_22, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5608 'partselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 5609 [1/1] (0.00ns)   --->   "%trunc_ln62_22 = trunc i32 %bitcast_ln62_22" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5609 'trunc' 'trunc_ln62_22' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 5610 [1/1] (0.00ns)   --->   "%bitcast_ln62_23 = bitcast i32 %score_14" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5610 'bitcast' 'bitcast_ln62_23' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 5611 [1/1] (0.00ns)   --->   "%tmp_538 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_23, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5611 'partselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 5612 [1/1] (0.00ns)   --->   "%trunc_ln62_23 = trunc i32 %bitcast_ln62_23" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5612 'trunc' 'trunc_ln62_23' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 5613 [1/1] (1.55ns)   --->   "%icmp_ln62_44 = icmp_ne  i8 %tmp_537, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5613 'icmp' 'icmp_ln62_44' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5614 [1/1] (2.44ns)   --->   "%icmp_ln62_45 = icmp_eq  i23 %trunc_ln62_22, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5614 'icmp' 'icmp_ln62_45' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5615 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_11)   --->   "%or_ln62_37 = or i1 %icmp_ln62_45, i1 %icmp_ln62_44" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5615 'or' 'or_ln62_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5616 [1/1] (1.55ns)   --->   "%icmp_ln62_46 = icmp_ne  i8 %tmp_538, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5616 'icmp' 'icmp_ln62_46' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5617 [1/1] (2.44ns)   --->   "%icmp_ln62_47 = icmp_eq  i23 %trunc_ln62_23, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5617 'icmp' 'icmp_ln62_47' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_11)   --->   "%or_ln62_38 = or i1 %icmp_ln62_47, i1 %icmp_ln62_46" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5618 'or' 'or_ln62_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5619 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_11)   --->   "%and_ln62_22 = and i1 %or_ln62_37, i1 %or_ln62_38" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5619 'and' 'and_ln62_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5620 [1/2] (5.43ns)   --->   "%tmp_539 = fcmp_ogt  i32 %tmp_score_12, i32 %score_14" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5620 'fcmp' 'tmp_539' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5621 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_11)   --->   "%and_ln62_23 = and i1 %and_ln62_22, i1 %tmp_539" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5621 'and' 'and_ln62_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5622 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_11 = or i1 %tmp_649, i1 %and_ln62_23" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5622 'or' 'or_ln62_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node score_15)   --->   "%select_ln62_21 = select i1 %or_ln62_11, i32 %tmp_score_12, i32 %score_14" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5623 'select' 'select_ln62_21' <Predicate = (!or_ln57_417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_642 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node idx_12)   --->   "%select_ln62_22 = select i1 %or_ln62_11, i4 12, i4 %trunc_ln35_7" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5624 'select' 'select_ln62_22' <Predicate = (!or_ln57_417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_642 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node idx_12)   --->   "%zext_ln62_11 = zext i4 %select_ln62_22" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5625 'zext' 'zext_ln62_11' <Predicate = (!or_ln57_417)> <Delay = 0.00>
ST_642 : Operation 5626 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_15 = select i1 %or_ln57_417, i32 %score_14, i32 %select_ln62_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5626 'select' 'score_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_642 : Operation 5627 [1/1] (1.21ns) (out node of the LUT)   --->   "%idx_12 = select i1 %or_ln57_417, i5 %idx_11, i5 %zext_ln62_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5627 'select' 'idx_12' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_642 : Operation 5628 [1/1] (0.00ns)   --->   "%trunc_ln35_8 = trunc i5 %idx_12" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 5628 'trunc' 'trunc_ln35_8' <Predicate = true> <Delay = 0.00>
ST_642 : Operation 5629 [1/1] (1.55ns)   --->   "%icmp_ln1077_13 = icmp_slt  i8 %n_regions_read, i8 14"   --->   Operation 5629 'icmp' 'icmp_ln1077_13' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 5630 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_13, void %for.body4.13.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 5630 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_642 : Operation 5631 [2/2] (3.25ns)   --->   "%regions_13_1_load = load i9 %regions_13_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5631 'load' 'regions_13_1_load' <Predicate = (!icmp_ln1077_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_642 : Operation 5632 [2/2] (3.25ns)   --->   "%regions_13_2_load = load i9 %regions_13_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5632 'load' 'regions_13_2_load' <Predicate = (!icmp_ln1077_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_642 : Operation 5633 [2/2] (3.25ns)   --->   "%regions_13_0_load = load i9 %regions_13_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5633 'load' 'regions_13_0_load' <Predicate = (!icmp_ln1077_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_642 : Operation 5634 [2/2] (3.25ns)   --->   "%regions_13_0_load_1 = load i9 %regions_13_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5634 'load' 'regions_13_0_load_1' <Predicate = (!icmp_ln1077_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 643 <SV = 642> <Delay = 13.7>
ST_643 : Operation 5635 [1/2] (3.25ns)   --->   "%regions_13_1_load = load i9 %regions_13_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5635 'load' 'regions_13_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_643 : Operation 5636 [1/2] (3.25ns)   --->   "%regions_13_2_load = load i9 %regions_13_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5636 'load' 'regions_13_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_643 : Operation 5637 [4/4] (10.5ns)   --->   "%hdist_104 = fsub i32 %regions_13_1_load, i32 %regions_13_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5637 'fsub' 'hdist_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5638 [1/2] (3.25ns)   --->   "%regions_13_0_load = load i9 %regions_13_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5638 'load' 'regions_13_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_643 : Operation 5639 [1/1] (0.00ns)   --->   "%bitcast_ln57_216 = bitcast i32 %regions_13_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5639 'bitcast' 'bitcast_ln57_216' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5640 [1/1] (0.00ns)   --->   "%tmp_540 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_216, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5640 'partselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5641 [1/1] (0.00ns)   --->   "%trunc_ln57_216 = trunc i32 %bitcast_ln57_216" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5641 'trunc' 'trunc_ln57_216' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5642 [1/1] (1.55ns)   --->   "%icmp_ln57_432 = icmp_ne  i8 %tmp_540, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5642 'icmp' 'icmp_ln57_432' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5643 [1/1] (2.44ns)   --->   "%icmp_ln57_433 = icmp_eq  i23 %trunc_ln57_216, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5643 'icmp' 'icmp_ln57_433' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5644 [2/2] (5.43ns)   --->   "%tmp_541 = fcmp_ogt  i32 %regions_13_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5644 'fcmp' 'tmp_541' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5645 [1/1] (0.00ns)   --->   "%bitcast_ln57_217 = bitcast i32 %regions_13_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5645 'bitcast' 'bitcast_ln57_217' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5646 [1/1] (0.00ns)   --->   "%tmp_542 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_217, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5646 'partselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5647 [1/1] (0.00ns)   --->   "%trunc_ln57_217 = trunc i32 %bitcast_ln57_217" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5647 'trunc' 'trunc_ln57_217' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5648 [1/1] (1.55ns)   --->   "%icmp_ln57_434 = icmp_ne  i8 %tmp_542, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5648 'icmp' 'icmp_ln57_434' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5649 [1/1] (2.44ns)   --->   "%icmp_ln57_435 = icmp_eq  i23 %trunc_ln57_217, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5649 'icmp' 'icmp_ln57_435' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5650 [2/2] (5.43ns)   --->   "%tmp_543 = fcmp_olt  i32 %regions_13_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5650 'fcmp' 'tmp_543' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5651 [1/2] (3.25ns)   --->   "%regions_13_0_load_1 = load i9 %regions_13_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5651 'load' 'regions_13_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_643 : Operation 5652 [1/1] (0.00ns)   --->   "%bitcast_ln57_218 = bitcast i32 %regions_13_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5652 'bitcast' 'bitcast_ln57_218' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5653 [1/1] (0.00ns)   --->   "%tmp_544 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_218, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5653 'partselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5654 [1/1] (0.00ns)   --->   "%trunc_ln57_218 = trunc i32 %bitcast_ln57_218" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5654 'trunc' 'trunc_ln57_218' <Predicate = true> <Delay = 0.00>
ST_643 : Operation 5655 [1/1] (1.55ns)   --->   "%icmp_ln57_436 = icmp_ne  i8 %tmp_544, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5655 'icmp' 'icmp_ln57_436' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5656 [1/1] (2.44ns)   --->   "%icmp_ln57_437 = icmp_eq  i23 %trunc_ln57_218, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5656 'icmp' 'icmp_ln57_437' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5657 [2/2] (5.43ns)   --->   "%tmp_545 = fcmp_ogt  i32 %regions_13_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5657 'fcmp' 'tmp_545' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 5658 [2/2] (3.25ns)   --->   "%regions_13_0_load_2 = load i9 %regions_13_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5658 'load' 'regions_13_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_643 : Operation 5659 [2/2] (3.25ns)   --->   "%regions_13_0_load_3 = load i9 %regions_13_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5659 'load' 'regions_13_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 644 <SV = 643> <Delay = 10.5>
ST_644 : Operation 5660 [3/4] (10.5ns)   --->   "%hdist_104 = fsub i32 %regions_13_1_load, i32 %regions_13_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5660 'fsub' 'hdist_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5661 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_417)   --->   "%or_ln57_418 = or i1 %icmp_ln57_433, i1 %icmp_ln57_432" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5661 'or' 'or_ln57_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5662 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_417)   --->   "%and_ln57_416 = and i1 %or_ln57_418, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5662 'and' 'and_ln57_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5663 [1/2] (5.43ns)   --->   "%tmp_541 = fcmp_ogt  i32 %regions_13_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5663 'fcmp' 'tmp_541' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5664 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_417 = and i1 %and_ln57_416, i1 %tmp_541" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5664 'and' 'and_ln57_417' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_419)   --->   "%or_ln57_419 = or i1 %icmp_ln57_435, i1 %icmp_ln57_434" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5665 'or' 'or_ln57_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_419)   --->   "%and_ln57_418 = and i1 %or_ln57_419, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5666 'and' 'and_ln57_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5667 [1/2] (5.43ns)   --->   "%tmp_543 = fcmp_olt  i32 %regions_13_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5667 'fcmp' 'tmp_543' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5668 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_419 = and i1 %and_ln57_418, i1 %tmp_543" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5668 'and' 'and_ln57_419' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5669 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_441)   --->   "%or_ln57_420 = or i1 %icmp_ln57_437, i1 %icmp_ln57_436" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5669 'or' 'or_ln57_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5670 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_441)   --->   "%and_ln57_420 = and i1 %or_ln57_420, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5670 'and' 'and_ln57_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5671 [1/2] (5.43ns)   --->   "%tmp_545 = fcmp_ogt  i32 %regions_13_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5671 'fcmp' 'tmp_545' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5672 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_441)   --->   "%and_ln57_421 = and i1 %and_ln57_420, i1 %tmp_545" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5672 'and' 'and_ln57_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5673 [1/2] (3.25ns)   --->   "%regions_13_0_load_2 = load i9 %regions_13_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5673 'load' 'regions_13_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_644 : Operation 5674 [1/1] (0.00ns)   --->   "%bitcast_ln57_220 = bitcast i32 %regions_13_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5674 'bitcast' 'bitcast_ln57_220' <Predicate = true> <Delay = 0.00>
ST_644 : Operation 5675 [1/1] (0.00ns)   --->   "%tmp_548 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_220, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5675 'partselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_644 : Operation 5676 [1/1] (0.00ns)   --->   "%trunc_ln57_220 = trunc i32 %bitcast_ln57_220" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5676 'trunc' 'trunc_ln57_220' <Predicate = true> <Delay = 0.00>
ST_644 : Operation 5677 [1/1] (1.55ns)   --->   "%icmp_ln57_440 = icmp_ne  i8 %tmp_548, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5677 'icmp' 'icmp_ln57_440' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5678 [1/1] (2.44ns)   --->   "%icmp_ln57_441 = icmp_eq  i23 %trunc_ln57_220, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5678 'icmp' 'icmp_ln57_441' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5679 [2/2] (5.43ns)   --->   "%tmp_549 = fcmp_ogt  i32 %regions_13_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5679 'fcmp' 'tmp_549' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5680 [1/2] (3.25ns)   --->   "%regions_13_0_load_3 = load i9 %regions_13_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5680 'load' 'regions_13_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_644 : Operation 5681 [1/1] (0.00ns)   --->   "%bitcast_ln57_222 = bitcast i32 %regions_13_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5681 'bitcast' 'bitcast_ln57_222' <Predicate = true> <Delay = 0.00>
ST_644 : Operation 5682 [1/1] (0.00ns)   --->   "%tmp_552 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_222, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5682 'partselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_644 : Operation 5683 [1/1] (0.00ns)   --->   "%trunc_ln57_222 = trunc i32 %bitcast_ln57_222" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5683 'trunc' 'trunc_ln57_222' <Predicate = true> <Delay = 0.00>
ST_644 : Operation 5684 [1/1] (1.55ns)   --->   "%icmp_ln57_444 = icmp_ne  i8 %tmp_552, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5684 'icmp' 'icmp_ln57_444' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5685 [1/1] (2.44ns)   --->   "%icmp_ln57_445 = icmp_eq  i23 %trunc_ln57_222, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5685 'icmp' 'icmp_ln57_445' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5686 [2/2] (5.43ns)   --->   "%tmp_553 = fcmp_ogt  i32 %regions_13_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5686 'fcmp' 'tmp_553' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 5687 [2/2] (3.25ns)   --->   "%regions_13_0_load_4 = load i9 %regions_13_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5687 'load' 'regions_13_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_644 : Operation 5688 [2/2] (3.25ns)   --->   "%regions_13_0_load_5 = load i9 %regions_13_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5688 'load' 'regions_13_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_644 : Operation 5689 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_441 = or i1 %and_ln57_421, i1 %and_ln57_417" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5689 'or' 'or_ln57_441' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 645 <SV = 644> <Delay = 10.5>
ST_645 : Operation 5690 [2/4] (10.5ns)   --->   "%hdist_104 = fsub i32 %regions_13_1_load, i32 %regions_13_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5690 'fsub' 'hdist_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5691 [1/2] (5.43ns)   --->   "%tmp_549 = fcmp_ogt  i32 %regions_13_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5691 'fcmp' 'tmp_549' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5692 [1/2] (5.43ns)   --->   "%tmp_553 = fcmp_ogt  i32 %regions_13_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5692 'fcmp' 'tmp_553' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5693 [1/2] (3.25ns)   --->   "%regions_13_0_load_4 = load i9 %regions_13_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5693 'load' 'regions_13_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_645 : Operation 5694 [1/1] (0.00ns)   --->   "%bitcast_ln57_224 = bitcast i32 %regions_13_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5694 'bitcast' 'bitcast_ln57_224' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 5695 [1/1] (0.00ns)   --->   "%tmp_556 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_224, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5695 'partselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 5696 [1/1] (0.00ns)   --->   "%trunc_ln57_224 = trunc i32 %bitcast_ln57_224" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5696 'trunc' 'trunc_ln57_224' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 5697 [1/1] (1.55ns)   --->   "%icmp_ln57_448 = icmp_ne  i8 %tmp_556, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5697 'icmp' 'icmp_ln57_448' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5698 [1/1] (2.44ns)   --->   "%icmp_ln57_449 = icmp_eq  i23 %trunc_ln57_224, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5698 'icmp' 'icmp_ln57_449' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5699 [2/2] (5.43ns)   --->   "%tmp_557 = fcmp_ogt  i32 %regions_13_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5699 'fcmp' 'tmp_557' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5700 [1/2] (3.25ns)   --->   "%regions_13_0_load_5 = load i9 %regions_13_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5700 'load' 'regions_13_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_645 : Operation 5701 [1/1] (0.00ns)   --->   "%bitcast_ln57_226 = bitcast i32 %regions_13_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5701 'bitcast' 'bitcast_ln57_226' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 5702 [1/1] (0.00ns)   --->   "%tmp_560 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_226, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5702 'partselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 5703 [1/1] (0.00ns)   --->   "%trunc_ln57_226 = trunc i32 %bitcast_ln57_226" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5703 'trunc' 'trunc_ln57_226' <Predicate = true> <Delay = 0.00>
ST_645 : Operation 5704 [1/1] (1.55ns)   --->   "%icmp_ln57_452 = icmp_ne  i8 %tmp_560, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5704 'icmp' 'icmp_ln57_452' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5705 [1/1] (2.44ns)   --->   "%icmp_ln57_453 = icmp_eq  i23 %trunc_ln57_226, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5705 'icmp' 'icmp_ln57_453' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5706 [2/2] (5.43ns)   --->   "%tmp_561 = fcmp_ogt  i32 %regions_13_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5706 'fcmp' 'tmp_561' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 5707 [2/2] (3.25ns)   --->   "%regions_13_0_load_6 = load i9 %regions_13_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5707 'load' 'regions_13_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_645 : Operation 5708 [2/2] (3.25ns)   --->   "%regions_13_0_load_7 = load i9 %regions_13_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5708 'load' 'regions_13_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 646 <SV = 645> <Delay = 10.5>
ST_646 : Operation 5709 [1/4] (10.5ns)   --->   "%hdist_104 = fsub i32 %regions_13_1_load, i32 %regions_13_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5709 'fsub' 'hdist_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5710 [2/2] (3.25ns)   --->   "%regions_13_1_load_1 = load i9 %regions_13_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5710 'load' 'regions_13_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_646 : Operation 5711 [2/2] (3.25ns)   --->   "%regions_13_2_load_1 = load i9 %regions_13_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5711 'load' 'regions_13_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_646 : Operation 5712 [1/2] (5.43ns)   --->   "%tmp_557 = fcmp_ogt  i32 %regions_13_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5712 'fcmp' 'tmp_557' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_437)   --->   "%or_ln57_428 = or i1 %icmp_ln57_453, i1 %icmp_ln57_452" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5713 'or' 'or_ln57_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5714 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_437)   --->   "%and_ln57_436 = and i1 %or_ln57_428, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5714 'and' 'and_ln57_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5715 [1/2] (5.43ns)   --->   "%tmp_561 = fcmp_ogt  i32 %regions_13_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5715 'fcmp' 'tmp_561' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5716 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_437 = and i1 %and_ln57_436, i1 %tmp_561" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5716 'and' 'and_ln57_437' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5717 [1/2] (3.25ns)   --->   "%regions_13_0_load_6 = load i9 %regions_13_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5717 'load' 'regions_13_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_646 : Operation 5718 [1/1] (0.00ns)   --->   "%bitcast_ln57_228 = bitcast i32 %regions_13_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5718 'bitcast' 'bitcast_ln57_228' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 5719 [1/1] (0.00ns)   --->   "%tmp_564 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_228, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5719 'partselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 5720 [1/1] (0.00ns)   --->   "%trunc_ln57_228 = trunc i32 %bitcast_ln57_228" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5720 'trunc' 'trunc_ln57_228' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 5721 [1/1] (1.55ns)   --->   "%icmp_ln57_456 = icmp_ne  i8 %tmp_564, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5721 'icmp' 'icmp_ln57_456' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5722 [1/1] (2.44ns)   --->   "%icmp_ln57_457 = icmp_eq  i23 %trunc_ln57_228, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5722 'icmp' 'icmp_ln57_457' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5723 [2/2] (5.43ns)   --->   "%tmp_565 = fcmp_ogt  i32 %regions_13_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5723 'fcmp' 'tmp_565' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5724 [1/2] (3.25ns)   --->   "%regions_13_0_load_7 = load i9 %regions_13_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5724 'load' 'regions_13_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_646 : Operation 5725 [1/1] (0.00ns)   --->   "%bitcast_ln57_230 = bitcast i32 %regions_13_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5725 'bitcast' 'bitcast_ln57_230' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 5726 [1/1] (0.00ns)   --->   "%tmp_568 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_230, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5726 'partselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 5727 [1/1] (0.00ns)   --->   "%trunc_ln57_230 = trunc i32 %bitcast_ln57_230" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5727 'trunc' 'trunc_ln57_230' <Predicate = true> <Delay = 0.00>
ST_646 : Operation 5728 [1/1] (1.55ns)   --->   "%icmp_ln57_460 = icmp_ne  i8 %tmp_568, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5728 'icmp' 'icmp_ln57_460' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5729 [1/1] (2.44ns)   --->   "%icmp_ln57_461 = icmp_eq  i23 %trunc_ln57_230, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5729 'icmp' 'icmp_ln57_461' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 5730 [2/2] (5.43ns)   --->   "%tmp_569 = fcmp_ogt  i32 %regions_13_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5730 'fcmp' 'tmp_569' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 647 <SV = 646> <Delay = 13.7>
ST_647 : Operation 5731 [2/2] (12.3ns)   --->   "%scale_104 = fmul i32 %hdist_104, i32 %hdist_104" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5731 'fmul' 'scale_104' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 5732 [1/2] (3.25ns)   --->   "%regions_13_1_load_1 = load i9 %regions_13_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5732 'load' 'regions_13_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_647 : Operation 5733 [1/2] (3.25ns)   --->   "%regions_13_2_load_1 = load i9 %regions_13_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5733 'load' 'regions_13_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_647 : Operation 5734 [4/4] (10.5ns)   --->   "%hdist_105 = fsub i32 %regions_13_1_load_1, i32 %regions_13_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5734 'fsub' 'hdist_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 5735 [1/1] (0.00ns)   --->   "%bitcast_ln57_219 = bitcast i32 %regions_13_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5735 'bitcast' 'bitcast_ln57_219' <Predicate = true> <Delay = 0.00>
ST_647 : Operation 5736 [1/1] (0.00ns)   --->   "%tmp_546 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_219, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5736 'partselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_647 : Operation 5737 [1/1] (0.00ns)   --->   "%trunc_ln57_219 = trunc i32 %bitcast_ln57_219" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5737 'trunc' 'trunc_ln57_219' <Predicate = true> <Delay = 0.00>
ST_647 : Operation 5738 [1/1] (1.55ns)   --->   "%icmp_ln57_438 = icmp_ne  i8 %tmp_546, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5738 'icmp' 'icmp_ln57_438' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 5739 [1/1] (2.44ns)   --->   "%icmp_ln57_439 = icmp_eq  i23 %trunc_ln57_219, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5739 'icmp' 'icmp_ln57_439' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 5740 [2/2] (5.43ns)   --->   "%tmp_547 = fcmp_olt  i32 %regions_13_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5740 'fcmp' 'tmp_547' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 5741 [1/2] (5.43ns)   --->   "%tmp_565 = fcmp_ogt  i32 %regions_13_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5741 'fcmp' 'tmp_565' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 5742 [1/2] (5.43ns)   --->   "%tmp_569 = fcmp_ogt  i32 %regions_13_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5742 'fcmp' 'tmp_569' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 648 <SV = 647> <Delay = 12.3>
ST_648 : Operation 5743 [1/2] (12.3ns)   --->   "%scale_104 = fmul i32 %hdist_104, i32 %hdist_104" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5743 'fmul' 'scale_104' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5744 [3/4] (10.5ns)   --->   "%hdist_105 = fsub i32 %regions_13_1_load_1, i32 %regions_13_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5744 'fsub' 'hdist_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5745 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_423)   --->   "%or_ln57_421 = or i1 %icmp_ln57_439, i1 %icmp_ln57_438" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5745 'or' 'or_ln57_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5746 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_423)   --->   "%and_ln57_422 = and i1 %or_ln57_421, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5746 'and' 'and_ln57_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5747 [1/2] (5.43ns)   --->   "%tmp_547 = fcmp_olt  i32 %regions_13_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5747 'fcmp' 'tmp_547' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5748 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_423 = and i1 %and_ln57_422, i1 %tmp_547" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5748 'and' 'and_ln57_423' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5749 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_443)   --->   "%or_ln57_422 = or i1 %icmp_ln57_441, i1 %icmp_ln57_440" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5749 'or' 'or_ln57_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5750 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_443)   --->   "%and_ln57_424 = and i1 %or_ln57_422, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5750 'and' 'and_ln57_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5751 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_443)   --->   "%and_ln57_425 = and i1 %and_ln57_424, i1 %tmp_549" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5751 'and' 'and_ln57_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5752 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_443)   --->   "%or_ln57_442 = or i1 %and_ln57_425, i1 %and_ln57_423" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5752 'or' 'or_ln57_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 5753 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_443 = or i1 %or_ln57_442, i1 %or_ln57_441" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5753 'or' 'or_ln57_443' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 649 <SV = 648> <Delay = 10.5>
ST_649 : Operation 5754 [4/4] (10.5ns)   --->   "%area_104 = fadd i32 %scale_104, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5754 'fadd' 'area_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 5755 [2/4] (10.5ns)   --->   "%hdist_105 = fsub i32 %regions_13_1_load_1, i32 %regions_13_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5755 'fsub' 'hdist_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 650 <SV = 649> <Delay = 10.5>
ST_650 : Operation 5756 [3/4] (10.5ns)   --->   "%area_104 = fadd i32 %scale_104, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5756 'fadd' 'area_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 5757 [1/4] (10.5ns)   --->   "%hdist_105 = fsub i32 %regions_13_1_load_1, i32 %regions_13_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5757 'fsub' 'hdist_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 5758 [2/2] (3.25ns)   --->   "%regions_13_1_load_2 = load i9 %regions_13_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5758 'load' 'regions_13_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_650 : Operation 5759 [2/2] (3.25ns)   --->   "%regions_13_2_load_2 = load i9 %regions_13_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5759 'load' 'regions_13_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 651 <SV = 650> <Delay = 13.7>
ST_651 : Operation 5760 [2/4] (10.5ns)   --->   "%area_104 = fadd i32 %scale_104, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5760 'fadd' 'area_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 5761 [2/2] (12.3ns)   --->   "%scale_105 = fmul i32 %hdist_105, i32 %hdist_105" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5761 'fmul' 'scale_105' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 5762 [1/2] (3.25ns)   --->   "%regions_13_1_load_2 = load i9 %regions_13_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5762 'load' 'regions_13_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_651 : Operation 5763 [1/2] (3.25ns)   --->   "%regions_13_2_load_2 = load i9 %regions_13_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5763 'load' 'regions_13_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_651 : Operation 5764 [4/4] (10.5ns)   --->   "%hdist_106 = fsub i32 %regions_13_1_load_2, i32 %regions_13_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5764 'fsub' 'hdist_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 5765 [1/1] (0.00ns)   --->   "%bitcast_ln57_221 = bitcast i32 %regions_13_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5765 'bitcast' 'bitcast_ln57_221' <Predicate = true> <Delay = 0.00>
ST_651 : Operation 5766 [1/1] (0.00ns)   --->   "%tmp_550 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_221, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5766 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_651 : Operation 5767 [1/1] (0.00ns)   --->   "%trunc_ln57_221 = trunc i32 %bitcast_ln57_221" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5767 'trunc' 'trunc_ln57_221' <Predicate = true> <Delay = 0.00>
ST_651 : Operation 5768 [1/1] (1.55ns)   --->   "%icmp_ln57_442 = icmp_ne  i8 %tmp_550, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5768 'icmp' 'icmp_ln57_442' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 5769 [1/1] (2.44ns)   --->   "%icmp_ln57_443 = icmp_eq  i23 %trunc_ln57_221, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5769 'icmp' 'icmp_ln57_443' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 5770 [2/2] (5.43ns)   --->   "%tmp_551 = fcmp_olt  i32 %regions_13_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5770 'fcmp' 'tmp_551' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 652 <SV = 651> <Delay = 12.3>
ST_652 : Operation 5771 [1/4] (10.5ns)   --->   "%area_104 = fadd i32 %scale_104, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5771 'fadd' 'area_104' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5772 [1/2] (12.3ns)   --->   "%scale_105 = fmul i32 %hdist_105, i32 %hdist_105" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5772 'fmul' 'scale_105' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5773 [3/4] (10.5ns)   --->   "%hdist_106 = fsub i32 %regions_13_1_load_2, i32 %regions_13_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5773 'fsub' 'hdist_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5774 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_427)   --->   "%or_ln57_423 = or i1 %icmp_ln57_443, i1 %icmp_ln57_442" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5774 'or' 'or_ln57_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_427)   --->   "%and_ln57_426 = and i1 %or_ln57_423, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5775 'and' 'and_ln57_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5776 [1/2] (5.43ns)   --->   "%tmp_551 = fcmp_olt  i32 %regions_13_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5776 'fcmp' 'tmp_551' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5777 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_427 = and i1 %and_ln57_426, i1 %tmp_551" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5777 'and' 'and_ln57_427' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_444)   --->   "%or_ln57_424 = or i1 %icmp_ln57_445, i1 %icmp_ln57_444" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5778 'or' 'or_ln57_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5779 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_444)   --->   "%and_ln57_428 = and i1 %or_ln57_424, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5779 'and' 'and_ln57_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5780 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_444)   --->   "%and_ln57_429 = and i1 %and_ln57_428, i1 %tmp_553" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5780 'and' 'and_ln57_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 5781 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_444 = or i1 %and_ln57_429, i1 %and_ln57_427" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5781 'or' 'or_ln57_444' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 653 <SV = 652> <Delay = 10.5>
ST_653 : Operation 5782 [4/4] (10.5ns)   --->   "%area_105 = fadd i32 %area_104, i32 %scale_105" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5782 'fadd' 'area_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 5783 [2/4] (10.5ns)   --->   "%hdist_106 = fsub i32 %regions_13_1_load_2, i32 %regions_13_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5783 'fsub' 'hdist_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 654 <SV = 653> <Delay = 10.5>
ST_654 : Operation 5784 [3/4] (10.5ns)   --->   "%area_105 = fadd i32 %area_104, i32 %scale_105" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5784 'fadd' 'area_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 5785 [1/4] (10.5ns)   --->   "%hdist_106 = fsub i32 %regions_13_1_load_2, i32 %regions_13_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5785 'fsub' 'hdist_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 5786 [2/2] (3.25ns)   --->   "%regions_13_1_load_3 = load i9 %regions_13_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5786 'load' 'regions_13_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_654 : Operation 5787 [2/2] (3.25ns)   --->   "%regions_13_2_load_3 = load i9 %regions_13_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5787 'load' 'regions_13_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 655 <SV = 654> <Delay = 13.7>
ST_655 : Operation 5788 [2/4] (10.5ns)   --->   "%area_105 = fadd i32 %area_104, i32 %scale_105" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5788 'fadd' 'area_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 5789 [2/2] (12.3ns)   --->   "%scale_106 = fmul i32 %hdist_106, i32 %hdist_106" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5789 'fmul' 'scale_106' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 5790 [1/2] (3.25ns)   --->   "%regions_13_1_load_3 = load i9 %regions_13_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5790 'load' 'regions_13_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_655 : Operation 5791 [1/2] (3.25ns)   --->   "%regions_13_2_load_3 = load i9 %regions_13_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5791 'load' 'regions_13_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_655 : Operation 5792 [4/4] (10.5ns)   --->   "%hdist_107 = fsub i32 %regions_13_1_load_3, i32 %regions_13_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5792 'fsub' 'hdist_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 5793 [1/1] (0.00ns)   --->   "%bitcast_ln57_223 = bitcast i32 %regions_13_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5793 'bitcast' 'bitcast_ln57_223' <Predicate = true> <Delay = 0.00>
ST_655 : Operation 5794 [1/1] (0.00ns)   --->   "%tmp_554 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_223, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5794 'partselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_655 : Operation 5795 [1/1] (0.00ns)   --->   "%trunc_ln57_223 = trunc i32 %bitcast_ln57_223" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5795 'trunc' 'trunc_ln57_223' <Predicate = true> <Delay = 0.00>
ST_655 : Operation 5796 [1/1] (1.55ns)   --->   "%icmp_ln57_446 = icmp_ne  i8 %tmp_554, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5796 'icmp' 'icmp_ln57_446' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 5797 [1/1] (2.44ns)   --->   "%icmp_ln57_447 = icmp_eq  i23 %trunc_ln57_223, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5797 'icmp' 'icmp_ln57_447' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 5798 [2/2] (5.43ns)   --->   "%tmp_555 = fcmp_olt  i32 %regions_13_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5798 'fcmp' 'tmp_555' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 656 <SV = 655> <Delay = 12.3>
ST_656 : Operation 5799 [1/4] (10.5ns)   --->   "%area_105 = fadd i32 %area_104, i32 %scale_105" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5799 'fadd' 'area_105' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 5800 [1/2] (12.3ns)   --->   "%scale_106 = fmul i32 %hdist_106, i32 %hdist_106" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5800 'fmul' 'scale_106' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 5801 [3/4] (10.5ns)   --->   "%hdist_107 = fsub i32 %regions_13_1_load_3, i32 %regions_13_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5801 'fsub' 'hdist_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 5802 [1/2] (5.43ns)   --->   "%tmp_555 = fcmp_olt  i32 %regions_13_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5802 'fcmp' 'tmp_555' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 657 <SV = 656> <Delay = 10.5>
ST_657 : Operation 5803 [4/4] (10.5ns)   --->   "%area_106 = fadd i32 %area_105, i32 %scale_106" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5803 'fadd' 'area_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 5804 [2/4] (10.5ns)   --->   "%hdist_107 = fsub i32 %regions_13_1_load_3, i32 %regions_13_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5804 'fsub' 'hdist_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 658 <SV = 657> <Delay = 10.5>
ST_658 : Operation 5805 [3/4] (10.5ns)   --->   "%area_106 = fadd i32 %area_105, i32 %scale_106" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5805 'fadd' 'area_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 5806 [1/4] (10.5ns)   --->   "%hdist_107 = fsub i32 %regions_13_1_load_3, i32 %regions_13_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5806 'fsub' 'hdist_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 5807 [2/2] (3.25ns)   --->   "%regions_13_1_load_4 = load i9 %regions_13_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5807 'load' 'regions_13_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_658 : Operation 5808 [2/2] (3.25ns)   --->   "%regions_13_2_load_4 = load i9 %regions_13_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5808 'load' 'regions_13_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 659 <SV = 658> <Delay = 13.7>
ST_659 : Operation 5809 [2/4] (10.5ns)   --->   "%area_106 = fadd i32 %area_105, i32 %scale_106" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5809 'fadd' 'area_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 5810 [2/2] (12.3ns)   --->   "%scale_107 = fmul i32 %hdist_107, i32 %hdist_107" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5810 'fmul' 'scale_107' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 5811 [1/2] (3.25ns)   --->   "%regions_13_1_load_4 = load i9 %regions_13_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5811 'load' 'regions_13_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_659 : Operation 5812 [1/2] (3.25ns)   --->   "%regions_13_2_load_4 = load i9 %regions_13_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5812 'load' 'regions_13_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_659 : Operation 5813 [4/4] (10.5ns)   --->   "%hdist_108 = fsub i32 %regions_13_1_load_4, i32 %regions_13_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5813 'fsub' 'hdist_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 5814 [1/1] (0.00ns)   --->   "%bitcast_ln57_225 = bitcast i32 %regions_13_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5814 'bitcast' 'bitcast_ln57_225' <Predicate = true> <Delay = 0.00>
ST_659 : Operation 5815 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_225, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5815 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_659 : Operation 5816 [1/1] (0.00ns)   --->   "%trunc_ln57_225 = trunc i32 %bitcast_ln57_225" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5816 'trunc' 'trunc_ln57_225' <Predicate = true> <Delay = 0.00>
ST_659 : Operation 5817 [1/1] (1.55ns)   --->   "%icmp_ln57_450 = icmp_ne  i8 %tmp_558, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5817 'icmp' 'icmp_ln57_450' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 5818 [1/1] (2.44ns)   --->   "%icmp_ln57_451 = icmp_eq  i23 %trunc_ln57_225, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5818 'icmp' 'icmp_ln57_451' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 5819 [2/2] (5.43ns)   --->   "%tmp_559 = fcmp_olt  i32 %regions_13_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5819 'fcmp' 'tmp_559' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 660 <SV = 659> <Delay = 12.3>
ST_660 : Operation 5820 [1/4] (10.5ns)   --->   "%area_106 = fadd i32 %area_105, i32 %scale_106" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5820 'fadd' 'area_106' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5821 [1/2] (12.3ns)   --->   "%scale_107 = fmul i32 %hdist_107, i32 %hdist_107" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5821 'fmul' 'scale_107' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5822 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_437)   --->   "%or_ln57_425 = or i1 %icmp_ln57_447, i1 %icmp_ln57_446" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5822 'or' 'or_ln57_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5823 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_437)   --->   "%and_ln57_430 = and i1 %or_ln57_425, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5823 'and' 'and_ln57_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5824 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_437)   --->   "%and_ln57_431 = and i1 %and_ln57_430, i1 %tmp_555" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5824 'and' 'and_ln57_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5825 [3/4] (10.5ns)   --->   "%hdist_108 = fsub i32 %regions_13_1_load_4, i32 %regions_13_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5825 'fsub' 'hdist_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5826 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_439)   --->   "%or_ln57_426 = or i1 %icmp_ln57_449, i1 %icmp_ln57_448" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5826 'or' 'or_ln57_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5827 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_439)   --->   "%and_ln57_432 = and i1 %or_ln57_426, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5827 'and' 'and_ln57_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_439)   --->   "%and_ln57_433 = and i1 %and_ln57_432, i1 %tmp_557" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5828 'and' 'and_ln57_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_435)   --->   "%or_ln57_427 = or i1 %icmp_ln57_451, i1 %icmp_ln57_450" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5829 'or' 'or_ln57_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_435)   --->   "%and_ln57_434 = and i1 %or_ln57_427, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5830 'and' 'and_ln57_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5831 [1/2] (5.43ns)   --->   "%tmp_559 = fcmp_olt  i32 %regions_13_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5831 'fcmp' 'tmp_559' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5832 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_435 = and i1 %and_ln57_434, i1 %tmp_559" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5832 'and' 'and_ln57_435' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5833 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_437 = or i1 %and_ln57_431, i1 %and_ln57_435" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5833 'or' 'or_ln57_437' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_439)   --->   "%or_ln57_438 = or i1 %and_ln57_433, i1 %and_ln57_419" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5834 'or' 'or_ln57_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 5835 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_439 = or i1 %or_ln57_438, i1 %or_ln57_437" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5835 'or' 'or_ln57_439' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 661 <SV = 660> <Delay = 10.5>
ST_661 : Operation 5836 [4/4] (10.5ns)   --->   "%area_107 = fadd i32 %area_106, i32 %scale_107" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5836 'fadd' 'area_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 5837 [2/4] (10.5ns)   --->   "%hdist_108 = fsub i32 %regions_13_1_load_4, i32 %regions_13_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5837 'fsub' 'hdist_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 662 <SV = 661> <Delay = 10.5>
ST_662 : Operation 5838 [3/4] (10.5ns)   --->   "%area_107 = fadd i32 %area_106, i32 %scale_107" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5838 'fadd' 'area_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 5839 [1/4] (10.5ns)   --->   "%hdist_108 = fsub i32 %regions_13_1_load_4, i32 %regions_13_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5839 'fsub' 'hdist_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 5840 [2/2] (3.25ns)   --->   "%regions_13_1_load_5 = load i9 %regions_13_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5840 'load' 'regions_13_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_662 : Operation 5841 [2/2] (3.25ns)   --->   "%regions_13_2_load_5 = load i9 %regions_13_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5841 'load' 'regions_13_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 663 <SV = 662> <Delay = 13.7>
ST_663 : Operation 5842 [2/4] (10.5ns)   --->   "%area_107 = fadd i32 %area_106, i32 %scale_107" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5842 'fadd' 'area_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 5843 [2/2] (12.3ns)   --->   "%scale_108 = fmul i32 %hdist_108, i32 %hdist_108" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5843 'fmul' 'scale_108' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 5844 [1/2] (3.25ns)   --->   "%regions_13_1_load_5 = load i9 %regions_13_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5844 'load' 'regions_13_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_663 : Operation 5845 [1/2] (3.25ns)   --->   "%regions_13_2_load_5 = load i9 %regions_13_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5845 'load' 'regions_13_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_663 : Operation 5846 [4/4] (10.5ns)   --->   "%hdist_109 = fsub i32 %regions_13_1_load_5, i32 %regions_13_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5846 'fsub' 'hdist_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 5847 [1/1] (0.00ns)   --->   "%bitcast_ln57_227 = bitcast i32 %regions_13_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5847 'bitcast' 'bitcast_ln57_227' <Predicate = true> <Delay = 0.00>
ST_663 : Operation 5848 [1/1] (0.00ns)   --->   "%tmp_562 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_227, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5848 'partselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_663 : Operation 5849 [1/1] (0.00ns)   --->   "%trunc_ln57_227 = trunc i32 %bitcast_ln57_227" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5849 'trunc' 'trunc_ln57_227' <Predicate = true> <Delay = 0.00>
ST_663 : Operation 5850 [1/1] (1.55ns)   --->   "%icmp_ln57_454 = icmp_ne  i8 %tmp_562, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5850 'icmp' 'icmp_ln57_454' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 5851 [1/1] (2.44ns)   --->   "%icmp_ln57_455 = icmp_eq  i23 %trunc_ln57_227, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5851 'icmp' 'icmp_ln57_455' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 5852 [2/2] (5.43ns)   --->   "%tmp_563 = fcmp_olt  i32 %regions_13_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5852 'fcmp' 'tmp_563' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 664 <SV = 663> <Delay = 12.3>
ST_664 : Operation 5853 [1/4] (10.5ns)   --->   "%area_107 = fadd i32 %area_106, i32 %scale_107" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5853 'fadd' 'area_107' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 5854 [1/2] (12.3ns)   --->   "%scale_108 = fmul i32 %hdist_108, i32 %hdist_108" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5854 'fmul' 'scale_108' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 5855 [3/4] (10.5ns)   --->   "%hdist_109 = fsub i32 %regions_13_1_load_5, i32 %regions_13_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5855 'fsub' 'hdist_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 5856 [1/2] (5.43ns)   --->   "%tmp_563 = fcmp_olt  i32 %regions_13_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5856 'fcmp' 'tmp_563' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 665 <SV = 664> <Delay = 10.5>
ST_665 : Operation 5857 [4/4] (10.5ns)   --->   "%area_108 = fadd i32 %area_107, i32 %scale_108" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5857 'fadd' 'area_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 5858 [2/4] (10.5ns)   --->   "%hdist_109 = fsub i32 %regions_13_1_load_5, i32 %regions_13_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5858 'fsub' 'hdist_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 666 <SV = 665> <Delay = 10.5>
ST_666 : Operation 5859 [3/4] (10.5ns)   --->   "%area_108 = fadd i32 %area_107, i32 %scale_108" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5859 'fadd' 'area_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 5860 [1/4] (10.5ns)   --->   "%hdist_109 = fsub i32 %regions_13_1_load_5, i32 %regions_13_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5860 'fsub' 'hdist_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 5861 [2/2] (3.25ns)   --->   "%regions_13_1_load_6 = load i9 %regions_13_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5861 'load' 'regions_13_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_666 : Operation 5862 [2/2] (3.25ns)   --->   "%regions_13_2_load_6 = load i9 %regions_13_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5862 'load' 'regions_13_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 667 <SV = 666> <Delay = 13.7>
ST_667 : Operation 5863 [2/4] (10.5ns)   --->   "%area_108 = fadd i32 %area_107, i32 %scale_108" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5863 'fadd' 'area_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 5864 [2/2] (12.3ns)   --->   "%scale_109 = fmul i32 %hdist_109, i32 %hdist_109" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5864 'fmul' 'scale_109' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 5865 [1/2] (3.25ns)   --->   "%regions_13_1_load_6 = load i9 %regions_13_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5865 'load' 'regions_13_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_667 : Operation 5866 [1/2] (3.25ns)   --->   "%regions_13_2_load_6 = load i9 %regions_13_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5866 'load' 'regions_13_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_667 : Operation 5867 [4/4] (10.5ns)   --->   "%hdist_110 = fsub i32 %regions_13_1_load_6, i32 %regions_13_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5867 'fsub' 'hdist_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 5868 [1/1] (0.00ns)   --->   "%bitcast_ln57_229 = bitcast i32 %regions_13_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5868 'bitcast' 'bitcast_ln57_229' <Predicate = true> <Delay = 0.00>
ST_667 : Operation 5869 [1/1] (0.00ns)   --->   "%tmp_566 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_229, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5869 'partselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_667 : Operation 5870 [1/1] (0.00ns)   --->   "%trunc_ln57_229 = trunc i32 %bitcast_ln57_229" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5870 'trunc' 'trunc_ln57_229' <Predicate = true> <Delay = 0.00>
ST_667 : Operation 5871 [1/1] (1.55ns)   --->   "%icmp_ln57_458 = icmp_ne  i8 %tmp_566, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5871 'icmp' 'icmp_ln57_458' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 5872 [1/1] (2.44ns)   --->   "%icmp_ln57_459 = icmp_eq  i23 %trunc_ln57_229, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5872 'icmp' 'icmp_ln57_459' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 5873 [2/2] (5.43ns)   --->   "%tmp_567 = fcmp_olt  i32 %regions_13_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5873 'fcmp' 'tmp_567' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 668 <SV = 667> <Delay = 12.3>
ST_668 : Operation 5874 [1/4] (10.5ns)   --->   "%area_108 = fadd i32 %area_107, i32 %scale_108" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5874 'fadd' 'area_108' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5875 [1/2] (12.3ns)   --->   "%scale_109 = fmul i32 %hdist_109, i32 %hdist_109" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5875 'fmul' 'scale_109' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5876 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_436)   --->   "%or_ln57_429 = or i1 %icmp_ln57_455, i1 %icmp_ln57_454" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5876 'or' 'or_ln57_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5877 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_436)   --->   "%and_ln57_438 = and i1 %or_ln57_429, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5877 'and' 'and_ln57_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_436)   --->   "%and_ln57_439 = and i1 %and_ln57_438, i1 %tmp_563" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5878 'and' 'and_ln57_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5879 [3/4] (10.5ns)   --->   "%hdist_110 = fsub i32 %regions_13_1_load_6, i32 %regions_13_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5879 'fsub' 'hdist_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5880 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_434)   --->   "%or_ln57_430 = or i1 %icmp_ln57_457, i1 %icmp_ln57_456" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5880 'or' 'or_ln57_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5881 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_434)   --->   "%and_ln57_440 = and i1 %or_ln57_430, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5881 'and' 'and_ln57_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5882 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_434)   --->   "%and_ln57_441 = and i1 %and_ln57_440, i1 %tmp_565" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5882 'and' 'and_ln57_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5883 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_443)   --->   "%or_ln57_431 = or i1 %icmp_ln57_459, i1 %icmp_ln57_458" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5883 'or' 'or_ln57_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5884 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_443)   --->   "%and_ln57_442 = and i1 %or_ln57_431, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5884 'and' 'and_ln57_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5885 [1/2] (5.43ns)   --->   "%tmp_567 = fcmp_olt  i32 %regions_13_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5885 'fcmp' 'tmp_567' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5886 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_443 = and i1 %and_ln57_442, i1 %tmp_567" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5886 'and' 'and_ln57_443' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5887 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_434 = or i1 %and_ln57_441, i1 %and_ln57_443" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5887 'or' 'or_ln57_434' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5888 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_436)   --->   "%or_ln57_435 = or i1 %and_ln57_439, i1 %and_ln57_437" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5888 'or' 'or_ln57_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 5889 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_436 = or i1 %or_ln57_435, i1 %or_ln57_434" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5889 'or' 'or_ln57_436' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 669 <SV = 668> <Delay = 10.5>
ST_669 : Operation 5890 [4/4] (10.5ns)   --->   "%area_109 = fadd i32 %area_108, i32 %scale_109" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5890 'fadd' 'area_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 5891 [2/4] (10.5ns)   --->   "%hdist_110 = fsub i32 %regions_13_1_load_6, i32 %regions_13_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5891 'fsub' 'hdist_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 670 <SV = 669> <Delay = 10.5>
ST_670 : Operation 5892 [3/4] (10.5ns)   --->   "%area_109 = fadd i32 %area_108, i32 %scale_109" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5892 'fadd' 'area_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 5893 [1/4] (10.5ns)   --->   "%hdist_110 = fsub i32 %regions_13_1_load_6, i32 %regions_13_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5893 'fsub' 'hdist_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 5894 [2/2] (3.25ns)   --->   "%regions_13_1_load_7 = load i9 %regions_13_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5894 'load' 'regions_13_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_670 : Operation 5895 [2/2] (3.25ns)   --->   "%regions_13_2_load_7 = load i9 %regions_13_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5895 'load' 'regions_13_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 671 <SV = 670> <Delay = 13.7>
ST_671 : Operation 5896 [2/4] (10.5ns)   --->   "%area_109 = fadd i32 %area_108, i32 %scale_109" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5896 'fadd' 'area_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 5897 [2/2] (12.3ns)   --->   "%scale_110 = fmul i32 %hdist_110, i32 %hdist_110" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5897 'fmul' 'scale_110' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 5898 [1/2] (3.25ns)   --->   "%regions_13_1_load_7 = load i9 %regions_13_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5898 'load' 'regions_13_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_671 : Operation 5899 [1/2] (3.25ns)   --->   "%regions_13_2_load_7 = load i9 %regions_13_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5899 'load' 'regions_13_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_671 : Operation 5900 [4/4] (10.5ns)   --->   "%hdist_111 = fsub i32 %regions_13_1_load_7, i32 %regions_13_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5900 'fsub' 'hdist_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 5901 [1/1] (0.00ns)   --->   "%bitcast_ln57_231 = bitcast i32 %regions_13_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5901 'bitcast' 'bitcast_ln57_231' <Predicate = true> <Delay = 0.00>
ST_671 : Operation 5902 [1/1] (0.00ns)   --->   "%tmp_570 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_231, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5902 'partselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_671 : Operation 5903 [1/1] (0.00ns)   --->   "%trunc_ln57_231 = trunc i32 %bitcast_ln57_231" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5903 'trunc' 'trunc_ln57_231' <Predicate = true> <Delay = 0.00>
ST_671 : Operation 5904 [1/1] (1.55ns)   --->   "%icmp_ln57_462 = icmp_ne  i8 %tmp_570, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5904 'icmp' 'icmp_ln57_462' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 5905 [1/1] (2.44ns)   --->   "%icmp_ln57_463 = icmp_eq  i23 %trunc_ln57_231, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5905 'icmp' 'icmp_ln57_463' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 5906 [2/2] (5.43ns)   --->   "%tmp_571 = fcmp_olt  i32 %regions_13_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5906 'fcmp' 'tmp_571' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 672 <SV = 671> <Delay = 12.3>
ST_672 : Operation 5907 [1/4] (10.5ns)   --->   "%area_109 = fadd i32 %area_108, i32 %scale_109" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5907 'fadd' 'area_109' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5908 [1/2] (12.3ns)   --->   "%scale_110 = fmul i32 %hdist_110, i32 %hdist_110" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5908 'fmul' 'scale_110' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5909 [3/4] (10.5ns)   --->   "%hdist_111 = fsub i32 %regions_13_1_load_7, i32 %regions_13_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5909 'fsub' 'hdist_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_446)   --->   "%or_ln57_432 = or i1 %icmp_ln57_461, i1 %icmp_ln57_460" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5910 'or' 'or_ln57_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_446)   --->   "%and_ln57_444 = and i1 %or_ln57_432, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5911 'and' 'and_ln57_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5912 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_446)   --->   "%and_ln57_445 = and i1 %and_ln57_444, i1 %tmp_569" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5912 'and' 'and_ln57_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5913 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_447)   --->   "%or_ln57_433 = or i1 %icmp_ln57_463, i1 %icmp_ln57_462" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5913 'or' 'or_ln57_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5914 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_447)   --->   "%and_ln57_446 = and i1 %or_ln57_433, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5914 'and' 'and_ln57_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5915 [1/2] (5.43ns)   --->   "%tmp_571 = fcmp_olt  i32 %regions_13_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5915 'fcmp' 'tmp_571' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5916 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_447 = and i1 %and_ln57_446, i1 %tmp_571" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5916 'and' 'and_ln57_447' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5917 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_448)   --->   "%or_ln57_440 = or i1 %or_ln57_439, i1 %or_ln57_436" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5917 'or' 'or_ln57_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5918 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_446)   --->   "%or_ln57_445 = or i1 %and_ln57_445, i1 %and_ln57_447" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5918 'or' 'or_ln57_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5919 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_446 = or i1 %or_ln57_445, i1 %or_ln57_444" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5919 'or' 'or_ln57_446' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5920 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_448)   --->   "%or_ln57_447 = or i1 %or_ln57_446, i1 %or_ln57_443" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5920 'or' 'or_ln57_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 5921 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_448 = or i1 %or_ln57_447, i1 %or_ln57_440" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5921 'or' 'or_ln57_448' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 673 <SV = 672> <Delay = 10.5>
ST_673 : Operation 5922 [4/4] (10.5ns)   --->   "%area_110 = fadd i32 %area_109, i32 %scale_110" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5922 'fadd' 'area_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 5923 [2/4] (10.5ns)   --->   "%hdist_111 = fsub i32 %regions_13_1_load_7, i32 %regions_13_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5923 'fsub' 'hdist_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 674 <SV = 673> <Delay = 10.5>
ST_674 : Operation 5924 [3/4] (10.5ns)   --->   "%area_110 = fadd i32 %area_109, i32 %scale_110" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5924 'fadd' 'area_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 5925 [1/4] (10.5ns)   --->   "%hdist_111 = fsub i32 %regions_13_1_load_7, i32 %regions_13_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5925 'fsub' 'hdist_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 675 <SV = 674> <Delay = 12.3>
ST_675 : Operation 5926 [2/4] (10.5ns)   --->   "%area_110 = fadd i32 %area_109, i32 %scale_110" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5926 'fadd' 'area_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 5927 [2/2] (12.3ns)   --->   "%scale_111 = fmul i32 %hdist_111, i32 %hdist_111" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5927 'fmul' 'scale_111' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 676 <SV = 675> <Delay = 12.3>
ST_676 : Operation 5928 [1/4] (10.5ns)   --->   "%area_110 = fadd i32 %area_109, i32 %scale_110" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5928 'fadd' 'area_110' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 5929 [1/2] (12.3ns)   --->   "%scale_111 = fmul i32 %hdist_111, i32 %hdist_111" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 5929 'fmul' 'scale_111' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 677 <SV = 676> <Delay = 10.5>
ST_677 : Operation 5930 [4/4] (10.5ns)   --->   "%area_111 = fadd i32 %area_110, i32 %scale_111" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5930 'fadd' 'area_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 678 <SV = 677> <Delay = 10.5>
ST_678 : Operation 5931 [3/4] (10.5ns)   --->   "%area_111 = fadd i32 %area_110, i32 %scale_111" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5931 'fadd' 'area_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 679 <SV = 678> <Delay = 10.5>
ST_679 : Operation 5932 [2/4] (10.5ns)   --->   "%area_111 = fadd i32 %area_110, i32 %scale_111" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5932 'fadd' 'area_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 680 <SV = 679> <Delay = 10.5>
ST_680 : Operation 5933 [1/4] (10.5ns)   --->   "%area_111 = fadd i32 %area_110, i32 %scale_111" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 5933 'fadd' 'area_111' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 680> <Delay = 14.0>
ST_681 : Operation 5934 [9/9] (14.0ns)   --->   "%tmp_score_13 = fdiv i32 1, i32 %area_111" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5934 'fdiv' 'tmp_score_13' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 682 <SV = 681> <Delay = 14.0>
ST_682 : Operation 5935 [8/9] (14.0ns)   --->   "%tmp_score_13 = fdiv i32 1, i32 %area_111" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5935 'fdiv' 'tmp_score_13' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 683 <SV = 682> <Delay = 14.0>
ST_683 : Operation 5936 [7/9] (14.0ns)   --->   "%tmp_score_13 = fdiv i32 1, i32 %area_111" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5936 'fdiv' 'tmp_score_13' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 684 <SV = 683> <Delay = 14.0>
ST_684 : Operation 5937 [6/9] (14.0ns)   --->   "%tmp_score_13 = fdiv i32 1, i32 %area_111" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5937 'fdiv' 'tmp_score_13' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 685 <SV = 684> <Delay = 14.0>
ST_685 : Operation 5938 [5/9] (14.0ns)   --->   "%tmp_score_13 = fdiv i32 1, i32 %area_111" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5938 'fdiv' 'tmp_score_13' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 686 <SV = 685> <Delay = 14.0>
ST_686 : Operation 5939 [4/9] (14.0ns)   --->   "%tmp_score_13 = fdiv i32 1, i32 %area_111" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5939 'fdiv' 'tmp_score_13' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 687 <SV = 686> <Delay = 14.0>
ST_687 : Operation 5940 [3/9] (14.0ns)   --->   "%tmp_score_13 = fdiv i32 1, i32 %area_111" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5940 'fdiv' 'tmp_score_13' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 688 <SV = 687> <Delay = 14.0>
ST_688 : Operation 5941 [2/9] (14.0ns)   --->   "%tmp_score_13 = fdiv i32 1, i32 %area_111" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5941 'fdiv' 'tmp_score_13' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 689 <SV = 688> <Delay = 14.0>
ST_689 : Operation 5942 [1/9] (14.0ns)   --->   "%tmp_score_13 = fdiv i32 1, i32 %area_111" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 5942 'fdiv' 'tmp_score_13' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 690 <SV = 689> <Delay = 5.43>
ST_690 : Operation 5943 [2/2] (5.43ns)   --->   "%tmp_574 = fcmp_ogt  i32 %tmp_score_13, i32 %score_15" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5943 'fcmp' 'tmp_574' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 691 <SV = 690> <Delay = 7.62>
ST_691 : Operation 5944 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_12)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_12, i32 4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5944 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5945 [1/1] (0.00ns)   --->   "%bitcast_ln62_24 = bitcast i32 %tmp_score_13" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5945 'bitcast' 'bitcast_ln62_24' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5946 [1/1] (0.00ns)   --->   "%tmp_572 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_24, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5946 'partselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5947 [1/1] (0.00ns)   --->   "%trunc_ln62_24 = trunc i32 %bitcast_ln62_24" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5947 'trunc' 'trunc_ln62_24' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5948 [1/1] (0.00ns)   --->   "%bitcast_ln62_25 = bitcast i32 %score_15" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5948 'bitcast' 'bitcast_ln62_25' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5949 [1/1] (0.00ns)   --->   "%tmp_573 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_25, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5949 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5950 [1/1] (0.00ns)   --->   "%trunc_ln62_25 = trunc i32 %bitcast_ln62_25" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5950 'trunc' 'trunc_ln62_25' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5951 [1/1] (1.55ns)   --->   "%icmp_ln62_48 = icmp_ne  i8 %tmp_572, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5951 'icmp' 'icmp_ln62_48' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5952 [1/1] (2.44ns)   --->   "%icmp_ln62_49 = icmp_eq  i23 %trunc_ln62_24, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5952 'icmp' 'icmp_ln62_49' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5953 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_12)   --->   "%or_ln62_39 = or i1 %icmp_ln62_49, i1 %icmp_ln62_48" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5953 'or' 'or_ln62_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5954 [1/1] (1.55ns)   --->   "%icmp_ln62_50 = icmp_ne  i8 %tmp_573, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5954 'icmp' 'icmp_ln62_50' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5955 [1/1] (2.44ns)   --->   "%icmp_ln62_51 = icmp_eq  i23 %trunc_ln62_25, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5955 'icmp' 'icmp_ln62_51' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5956 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_12)   --->   "%or_ln62_40 = or i1 %icmp_ln62_51, i1 %icmp_ln62_50" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5956 'or' 'or_ln62_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5957 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_12)   --->   "%and_ln62_24 = and i1 %or_ln62_39, i1 %or_ln62_40" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5957 'and' 'and_ln62_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5958 [1/2] (5.43ns)   --->   "%tmp_574 = fcmp_ogt  i32 %tmp_score_13, i32 %score_15" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5958 'fcmp' 'tmp_574' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5959 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_12)   --->   "%and_ln62_25 = and i1 %and_ln62_24, i1 %tmp_574" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5959 'and' 'and_ln62_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5960 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_12 = or i1 %tmp_650, i1 %and_ln62_25" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5960 'or' 'or_ln62_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5961 [1/1] (0.00ns) (grouped into LUT with out node score_16)   --->   "%select_ln62_23 = select i1 %or_ln62_12, i32 %tmp_score_13, i32 %score_15" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5961 'select' 'select_ln62_23' <Predicate = (!or_ln57_448)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_691 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node idx_13)   --->   "%select_ln62_24 = select i1 %or_ln62_12, i4 13, i4 %trunc_ln35_8" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5962 'select' 'select_ln62_24' <Predicate = (!or_ln57_448)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_691 : Operation 5963 [1/1] (0.00ns) (grouped into LUT with out node idx_13)   --->   "%zext_ln62_12 = zext i4 %select_ln62_24" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 5963 'zext' 'zext_ln62_12' <Predicate = (!or_ln57_448)> <Delay = 0.00>
ST_691 : Operation 5964 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_16 = select i1 %or_ln57_448, i32 %score_15, i32 %select_ln62_23" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5964 'select' 'score_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_691 : Operation 5965 [1/1] (1.21ns) (out node of the LUT)   --->   "%idx_13 = select i1 %or_ln57_448, i5 %idx_12, i5 %zext_ln62_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5965 'select' 'idx_13' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_691 : Operation 5966 [1/1] (0.00ns)   --->   "%trunc_ln35_9 = trunc i5 %idx_13" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 5966 'trunc' 'trunc_ln35_9' <Predicate = true> <Delay = 0.00>
ST_691 : Operation 5967 [1/1] (1.55ns)   --->   "%icmp_ln1077_14 = icmp_slt  i8 %n_regions_read, i8 15"   --->   Operation 5967 'icmp' 'icmp_ln1077_14' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_691 : Operation 5968 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_14, void %for.body4.14.i_ifconv, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 5968 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_691 : Operation 5969 [2/2] (3.25ns)   --->   "%regions_14_1_load = load i9 %regions_14_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5969 'load' 'regions_14_1_load' <Predicate = (!icmp_ln1077_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_691 : Operation 5970 [2/2] (3.25ns)   --->   "%regions_14_2_load = load i9 %regions_14_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5970 'load' 'regions_14_2_load' <Predicate = (!icmp_ln1077_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_691 : Operation 5971 [2/2] (3.25ns)   --->   "%regions_14_0_load = load i9 %regions_14_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5971 'load' 'regions_14_0_load' <Predicate = (!icmp_ln1077_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_691 : Operation 5972 [2/2] (3.25ns)   --->   "%regions_14_0_load_1 = load i9 %regions_14_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5972 'load' 'regions_14_0_load_1' <Predicate = (!icmp_ln1077_14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_691 : Operation 5973 [1/1] (0.00ns)   --->   "%tmp_652 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %n_regions_read, i32 4, i32 7"   --->   Operation 5973 'partselect' 'tmp_652' <Predicate = (!icmp_ln1077_14)> <Delay = 0.00>
ST_691 : Operation 5974 [1/1] (1.30ns)   --->   "%icmp_ln1077_15 = icmp_slt  i4 %tmp_652, i4 1"   --->   Operation 5974 'icmp' 'icmp_ln1077_15' <Predicate = (!icmp_ln1077_14)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 692 <SV = 691> <Delay = 13.7>
ST_692 : Operation 5975 [1/2] (3.25ns)   --->   "%regions_14_1_load = load i9 %regions_14_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5975 'load' 'regions_14_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_692 : Operation 5976 [1/2] (3.25ns)   --->   "%regions_14_2_load = load i9 %regions_14_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5976 'load' 'regions_14_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_692 : Operation 5977 [4/4] (10.5ns)   --->   "%hdist_112 = fsub i32 %regions_14_1_load, i32 %regions_14_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 5977 'fsub' 'hdist_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5978 [1/2] (3.25ns)   --->   "%regions_14_0_load = load i9 %regions_14_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5978 'load' 'regions_14_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_692 : Operation 5979 [1/1] (0.00ns)   --->   "%bitcast_ln57_232 = bitcast i32 %regions_14_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5979 'bitcast' 'bitcast_ln57_232' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5980 [1/1] (0.00ns)   --->   "%tmp_575 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_232, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5980 'partselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5981 [1/1] (0.00ns)   --->   "%trunc_ln57_232 = trunc i32 %bitcast_ln57_232" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5981 'trunc' 'trunc_ln57_232' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5982 [1/1] (1.55ns)   --->   "%icmp_ln57_464 = icmp_ne  i8 %tmp_575, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5982 'icmp' 'icmp_ln57_464' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5983 [1/1] (2.44ns)   --->   "%icmp_ln57_465 = icmp_eq  i23 %trunc_ln57_232, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5983 'icmp' 'icmp_ln57_465' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5984 [2/2] (5.43ns)   --->   "%tmp_576 = fcmp_ogt  i32 %regions_14_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5984 'fcmp' 'tmp_576' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5985 [1/1] (0.00ns)   --->   "%bitcast_ln57_233 = bitcast i32 %regions_14_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5985 'bitcast' 'bitcast_ln57_233' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5986 [1/1] (0.00ns)   --->   "%tmp_577 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_233, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5986 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5987 [1/1] (0.00ns)   --->   "%trunc_ln57_233 = trunc i32 %bitcast_ln57_233" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5987 'trunc' 'trunc_ln57_233' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5988 [1/1] (1.55ns)   --->   "%icmp_ln57_466 = icmp_ne  i8 %tmp_577, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5988 'icmp' 'icmp_ln57_466' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5989 [1/1] (2.44ns)   --->   "%icmp_ln57_467 = icmp_eq  i23 %trunc_ln57_233, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5989 'icmp' 'icmp_ln57_467' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5990 [2/2] (5.43ns)   --->   "%tmp_578 = fcmp_olt  i32 %regions_14_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5990 'fcmp' 'tmp_578' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5991 [1/2] (3.25ns)   --->   "%regions_14_0_load_1 = load i9 %regions_14_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5991 'load' 'regions_14_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_692 : Operation 5992 [1/1] (0.00ns)   --->   "%bitcast_ln57_234 = bitcast i32 %regions_14_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5992 'bitcast' 'bitcast_ln57_234' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5993 [1/1] (0.00ns)   --->   "%tmp_579 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_234, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5993 'partselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5994 [1/1] (0.00ns)   --->   "%trunc_ln57_234 = trunc i32 %bitcast_ln57_234" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5994 'trunc' 'trunc_ln57_234' <Predicate = true> <Delay = 0.00>
ST_692 : Operation 5995 [1/1] (1.55ns)   --->   "%icmp_ln57_468 = icmp_ne  i8 %tmp_579, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5995 'icmp' 'icmp_ln57_468' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5996 [1/1] (2.44ns)   --->   "%icmp_ln57_469 = icmp_eq  i23 %trunc_ln57_234, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5996 'icmp' 'icmp_ln57_469' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5997 [2/2] (5.43ns)   --->   "%tmp_580 = fcmp_ogt  i32 %regions_14_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5997 'fcmp' 'tmp_580' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_692 : Operation 5998 [2/2] (3.25ns)   --->   "%regions_14_0_load_2 = load i9 %regions_14_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5998 'load' 'regions_14_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_692 : Operation 5999 [2/2] (3.25ns)   --->   "%regions_14_0_load_3 = load i9 %regions_14_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 5999 'load' 'regions_14_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 693 <SV = 692> <Delay = 10.5>
ST_693 : Operation 6000 [3/4] (10.5ns)   --->   "%hdist_112 = fsub i32 %regions_14_1_load, i32 %regions_14_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6000 'fsub' 'hdist_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_449)   --->   "%or_ln57_449 = or i1 %icmp_ln57_465, i1 %icmp_ln57_464" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6001 'or' 'or_ln57_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_449)   --->   "%and_ln57_448 = and i1 %or_ln57_449, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6002 'and' 'and_ln57_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6003 [1/2] (5.43ns)   --->   "%tmp_576 = fcmp_ogt  i32 %regions_14_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6003 'fcmp' 'tmp_576' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6004 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_449 = and i1 %and_ln57_448, i1 %tmp_576" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6004 'and' 'and_ln57_449' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6005 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_451)   --->   "%or_ln57_450 = or i1 %icmp_ln57_467, i1 %icmp_ln57_466" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6005 'or' 'or_ln57_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6006 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_451)   --->   "%and_ln57_450 = and i1 %or_ln57_450, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6006 'and' 'and_ln57_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6007 [1/2] (5.43ns)   --->   "%tmp_578 = fcmp_olt  i32 %regions_14_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6007 'fcmp' 'tmp_578' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6008 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_451 = and i1 %and_ln57_450, i1 %tmp_578" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6008 'and' 'and_ln57_451' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6009 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_472)   --->   "%or_ln57_451 = or i1 %icmp_ln57_469, i1 %icmp_ln57_468" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6009 'or' 'or_ln57_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6010 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_472)   --->   "%and_ln57_452 = and i1 %or_ln57_451, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6010 'and' 'and_ln57_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6011 [1/2] (5.43ns)   --->   "%tmp_580 = fcmp_ogt  i32 %regions_14_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6011 'fcmp' 'tmp_580' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6012 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_472)   --->   "%and_ln57_453 = and i1 %and_ln57_452, i1 %tmp_580" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6012 'and' 'and_ln57_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6013 [1/2] (3.25ns)   --->   "%regions_14_0_load_2 = load i9 %regions_14_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6013 'load' 'regions_14_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_693 : Operation 6014 [1/1] (0.00ns)   --->   "%bitcast_ln57_236 = bitcast i32 %regions_14_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6014 'bitcast' 'bitcast_ln57_236' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 6015 [1/1] (0.00ns)   --->   "%tmp_583 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_236, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6015 'partselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 6016 [1/1] (0.00ns)   --->   "%trunc_ln57_236 = trunc i32 %bitcast_ln57_236" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6016 'trunc' 'trunc_ln57_236' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 6017 [1/1] (1.55ns)   --->   "%icmp_ln57_472 = icmp_ne  i8 %tmp_583, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6017 'icmp' 'icmp_ln57_472' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6018 [1/1] (2.44ns)   --->   "%icmp_ln57_473 = icmp_eq  i23 %trunc_ln57_236, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6018 'icmp' 'icmp_ln57_473' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6019 [2/2] (5.43ns)   --->   "%tmp_584 = fcmp_ogt  i32 %regions_14_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6019 'fcmp' 'tmp_584' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6020 [1/2] (3.25ns)   --->   "%regions_14_0_load_3 = load i9 %regions_14_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6020 'load' 'regions_14_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_693 : Operation 6021 [1/1] (0.00ns)   --->   "%bitcast_ln57_238 = bitcast i32 %regions_14_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6021 'bitcast' 'bitcast_ln57_238' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 6022 [1/1] (0.00ns)   --->   "%tmp_587 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_238, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6022 'partselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 6023 [1/1] (0.00ns)   --->   "%trunc_ln57_238 = trunc i32 %bitcast_ln57_238" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6023 'trunc' 'trunc_ln57_238' <Predicate = true> <Delay = 0.00>
ST_693 : Operation 6024 [1/1] (1.55ns)   --->   "%icmp_ln57_476 = icmp_ne  i8 %tmp_587, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6024 'icmp' 'icmp_ln57_476' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6025 [1/1] (2.44ns)   --->   "%icmp_ln57_477 = icmp_eq  i23 %trunc_ln57_238, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6025 'icmp' 'icmp_ln57_477' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6026 [2/2] (5.43ns)   --->   "%tmp_588 = fcmp_ogt  i32 %regions_14_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6026 'fcmp' 'tmp_588' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_693 : Operation 6027 [2/2] (3.25ns)   --->   "%regions_14_0_load_4 = load i9 %regions_14_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6027 'load' 'regions_14_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_693 : Operation 6028 [2/2] (3.25ns)   --->   "%regions_14_0_load_5 = load i9 %regions_14_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6028 'load' 'regions_14_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_693 : Operation 6029 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_472 = or i1 %and_ln57_453, i1 %and_ln57_449" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6029 'or' 'or_ln57_472' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 694 <SV = 693> <Delay = 10.5>
ST_694 : Operation 6030 [2/4] (10.5ns)   --->   "%hdist_112 = fsub i32 %regions_14_1_load, i32 %regions_14_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6030 'fsub' 'hdist_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6031 [1/2] (5.43ns)   --->   "%tmp_584 = fcmp_ogt  i32 %regions_14_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6031 'fcmp' 'tmp_584' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6032 [1/2] (5.43ns)   --->   "%tmp_588 = fcmp_ogt  i32 %regions_14_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6032 'fcmp' 'tmp_588' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6033 [1/2] (3.25ns)   --->   "%regions_14_0_load_4 = load i9 %regions_14_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6033 'load' 'regions_14_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_694 : Operation 6034 [1/1] (0.00ns)   --->   "%bitcast_ln57_240 = bitcast i32 %regions_14_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6034 'bitcast' 'bitcast_ln57_240' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 6035 [1/1] (0.00ns)   --->   "%tmp_591 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_240, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6035 'partselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 6036 [1/1] (0.00ns)   --->   "%trunc_ln57_240 = trunc i32 %bitcast_ln57_240" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6036 'trunc' 'trunc_ln57_240' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 6037 [1/1] (1.55ns)   --->   "%icmp_ln57_480 = icmp_ne  i8 %tmp_591, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6037 'icmp' 'icmp_ln57_480' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6038 [1/1] (2.44ns)   --->   "%icmp_ln57_481 = icmp_eq  i23 %trunc_ln57_240, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6038 'icmp' 'icmp_ln57_481' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6039 [2/2] (5.43ns)   --->   "%tmp_592 = fcmp_ogt  i32 %regions_14_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6039 'fcmp' 'tmp_592' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6040 [1/2] (3.25ns)   --->   "%regions_14_0_load_5 = load i9 %regions_14_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6040 'load' 'regions_14_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_694 : Operation 6041 [1/1] (0.00ns)   --->   "%bitcast_ln57_242 = bitcast i32 %regions_14_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6041 'bitcast' 'bitcast_ln57_242' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 6042 [1/1] (0.00ns)   --->   "%tmp_595 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_242, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6042 'partselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 6043 [1/1] (0.00ns)   --->   "%trunc_ln57_242 = trunc i32 %bitcast_ln57_242" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6043 'trunc' 'trunc_ln57_242' <Predicate = true> <Delay = 0.00>
ST_694 : Operation 6044 [1/1] (1.55ns)   --->   "%icmp_ln57_484 = icmp_ne  i8 %tmp_595, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6044 'icmp' 'icmp_ln57_484' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6045 [1/1] (2.44ns)   --->   "%icmp_ln57_485 = icmp_eq  i23 %trunc_ln57_242, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6045 'icmp' 'icmp_ln57_485' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6046 [2/2] (5.43ns)   --->   "%tmp_596 = fcmp_ogt  i32 %regions_14_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6046 'fcmp' 'tmp_596' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_694 : Operation 6047 [2/2] (3.25ns)   --->   "%regions_14_0_load_6 = load i9 %regions_14_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6047 'load' 'regions_14_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_694 : Operation 6048 [2/2] (3.25ns)   --->   "%regions_14_0_load_7 = load i9 %regions_14_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6048 'load' 'regions_14_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 695 <SV = 694> <Delay = 10.5>
ST_695 : Operation 6049 [1/4] (10.5ns)   --->   "%hdist_112 = fsub i32 %regions_14_1_load, i32 %regions_14_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6049 'fsub' 'hdist_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6050 [2/2] (3.25ns)   --->   "%regions_14_1_load_1 = load i9 %regions_14_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6050 'load' 'regions_14_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_695 : Operation 6051 [2/2] (3.25ns)   --->   "%regions_14_2_load_1 = load i9 %regions_14_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6051 'load' 'regions_14_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_695 : Operation 6052 [1/2] (5.43ns)   --->   "%tmp_592 = fcmp_ogt  i32 %regions_14_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6052 'fcmp' 'tmp_592' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6053 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_469)   --->   "%or_ln57_459 = or i1 %icmp_ln57_485, i1 %icmp_ln57_484" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6053 'or' 'or_ln57_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6054 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_469)   --->   "%and_ln57_468 = and i1 %or_ln57_459, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6054 'and' 'and_ln57_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6055 [1/2] (5.43ns)   --->   "%tmp_596 = fcmp_ogt  i32 %regions_14_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6055 'fcmp' 'tmp_596' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6056 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_469 = and i1 %and_ln57_468, i1 %tmp_596" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6056 'and' 'and_ln57_469' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6057 [1/2] (3.25ns)   --->   "%regions_14_0_load_6 = load i9 %regions_14_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6057 'load' 'regions_14_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_695 : Operation 6058 [1/1] (0.00ns)   --->   "%bitcast_ln57_244 = bitcast i32 %regions_14_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6058 'bitcast' 'bitcast_ln57_244' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 6059 [1/1] (0.00ns)   --->   "%tmp_599 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_244, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6059 'partselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 6060 [1/1] (0.00ns)   --->   "%trunc_ln57_244 = trunc i32 %bitcast_ln57_244" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6060 'trunc' 'trunc_ln57_244' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 6061 [1/1] (1.55ns)   --->   "%icmp_ln57_488 = icmp_ne  i8 %tmp_599, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6061 'icmp' 'icmp_ln57_488' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6062 [1/1] (2.44ns)   --->   "%icmp_ln57_489 = icmp_eq  i23 %trunc_ln57_244, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6062 'icmp' 'icmp_ln57_489' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6063 [2/2] (5.43ns)   --->   "%tmp_600 = fcmp_ogt  i32 %regions_14_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6063 'fcmp' 'tmp_600' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6064 [1/2] (3.25ns)   --->   "%regions_14_0_load_7 = load i9 %regions_14_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6064 'load' 'regions_14_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_695 : Operation 6065 [1/1] (0.00ns)   --->   "%bitcast_ln57_246 = bitcast i32 %regions_14_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6065 'bitcast' 'bitcast_ln57_246' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 6066 [1/1] (0.00ns)   --->   "%tmp_603 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_246, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6066 'partselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 6067 [1/1] (0.00ns)   --->   "%trunc_ln57_246 = trunc i32 %bitcast_ln57_246" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6067 'trunc' 'trunc_ln57_246' <Predicate = true> <Delay = 0.00>
ST_695 : Operation 6068 [1/1] (1.55ns)   --->   "%icmp_ln57_492 = icmp_ne  i8 %tmp_603, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6068 'icmp' 'icmp_ln57_492' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6069 [1/1] (2.44ns)   --->   "%icmp_ln57_493 = icmp_eq  i23 %trunc_ln57_246, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6069 'icmp' 'icmp_ln57_493' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_695 : Operation 6070 [2/2] (5.43ns)   --->   "%tmp_604 = fcmp_ogt  i32 %regions_14_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6070 'fcmp' 'tmp_604' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 696 <SV = 695> <Delay = 13.7>
ST_696 : Operation 6071 [2/2] (12.3ns)   --->   "%scale_112 = fmul i32 %hdist_112, i32 %hdist_112" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6071 'fmul' 'scale_112' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 6072 [1/2] (3.25ns)   --->   "%regions_14_1_load_1 = load i9 %regions_14_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6072 'load' 'regions_14_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_696 : Operation 6073 [1/2] (3.25ns)   --->   "%regions_14_2_load_1 = load i9 %regions_14_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6073 'load' 'regions_14_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_696 : Operation 6074 [4/4] (10.5ns)   --->   "%hdist_113 = fsub i32 %regions_14_1_load_1, i32 %regions_14_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6074 'fsub' 'hdist_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 6075 [1/1] (0.00ns)   --->   "%bitcast_ln57_235 = bitcast i32 %regions_14_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6075 'bitcast' 'bitcast_ln57_235' <Predicate = true> <Delay = 0.00>
ST_696 : Operation 6076 [1/1] (0.00ns)   --->   "%tmp_581 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_235, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6076 'partselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_696 : Operation 6077 [1/1] (0.00ns)   --->   "%trunc_ln57_235 = trunc i32 %bitcast_ln57_235" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6077 'trunc' 'trunc_ln57_235' <Predicate = true> <Delay = 0.00>
ST_696 : Operation 6078 [1/1] (1.55ns)   --->   "%icmp_ln57_470 = icmp_ne  i8 %tmp_581, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6078 'icmp' 'icmp_ln57_470' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 6079 [1/1] (2.44ns)   --->   "%icmp_ln57_471 = icmp_eq  i23 %trunc_ln57_235, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6079 'icmp' 'icmp_ln57_471' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 6080 [2/2] (5.43ns)   --->   "%tmp_582 = fcmp_olt  i32 %regions_14_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6080 'fcmp' 'tmp_582' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 6081 [1/2] (5.43ns)   --->   "%tmp_600 = fcmp_ogt  i32 %regions_14_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6081 'fcmp' 'tmp_600' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_696 : Operation 6082 [1/2] (5.43ns)   --->   "%tmp_604 = fcmp_ogt  i32 %regions_14_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6082 'fcmp' 'tmp_604' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 697 <SV = 696> <Delay = 12.3>
ST_697 : Operation 6083 [1/2] (12.3ns)   --->   "%scale_112 = fmul i32 %hdist_112, i32 %hdist_112" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6083 'fmul' 'scale_112' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6084 [3/4] (10.5ns)   --->   "%hdist_113 = fsub i32 %regions_14_1_load_1, i32 %regions_14_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6084 'fsub' 'hdist_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6085 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_455)   --->   "%or_ln57_452 = or i1 %icmp_ln57_471, i1 %icmp_ln57_470" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6085 'or' 'or_ln57_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6086 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_455)   --->   "%and_ln57_454 = and i1 %or_ln57_452, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6086 'and' 'and_ln57_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6087 [1/2] (5.43ns)   --->   "%tmp_582 = fcmp_olt  i32 %regions_14_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6087 'fcmp' 'tmp_582' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6088 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_455 = and i1 %and_ln57_454, i1 %tmp_582" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6088 'and' 'and_ln57_455' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6089 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_474)   --->   "%or_ln57_453 = or i1 %icmp_ln57_473, i1 %icmp_ln57_472" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6089 'or' 'or_ln57_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6090 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_474)   --->   "%and_ln57_456 = and i1 %or_ln57_453, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6090 'and' 'and_ln57_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6091 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_474)   --->   "%and_ln57_457 = and i1 %and_ln57_456, i1 %tmp_584" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6091 'and' 'and_ln57_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6092 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_474)   --->   "%or_ln57_473 = or i1 %and_ln57_457, i1 %and_ln57_455" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6092 'or' 'or_ln57_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_697 : Operation 6093 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_474 = or i1 %or_ln57_473, i1 %or_ln57_472" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6093 'or' 'or_ln57_474' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 698 <SV = 697> <Delay = 10.5>
ST_698 : Operation 6094 [4/4] (10.5ns)   --->   "%area_112 = fadd i32 %scale_112, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6094 'fadd' 'area_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_698 : Operation 6095 [2/4] (10.5ns)   --->   "%hdist_113 = fsub i32 %regions_14_1_load_1, i32 %regions_14_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6095 'fsub' 'hdist_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 699 <SV = 698> <Delay = 10.5>
ST_699 : Operation 6096 [3/4] (10.5ns)   --->   "%area_112 = fadd i32 %scale_112, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6096 'fadd' 'area_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 6097 [1/4] (10.5ns)   --->   "%hdist_113 = fsub i32 %regions_14_1_load_1, i32 %regions_14_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6097 'fsub' 'hdist_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_699 : Operation 6098 [2/2] (3.25ns)   --->   "%regions_14_1_load_2 = load i9 %regions_14_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6098 'load' 'regions_14_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_699 : Operation 6099 [2/2] (3.25ns)   --->   "%regions_14_2_load_2 = load i9 %regions_14_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6099 'load' 'regions_14_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 700 <SV = 699> <Delay = 13.7>
ST_700 : Operation 6100 [2/4] (10.5ns)   --->   "%area_112 = fadd i32 %scale_112, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6100 'fadd' 'area_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 6101 [2/2] (12.3ns)   --->   "%scale_113 = fmul i32 %hdist_113, i32 %hdist_113" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6101 'fmul' 'scale_113' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 6102 [1/2] (3.25ns)   --->   "%regions_14_1_load_2 = load i9 %regions_14_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6102 'load' 'regions_14_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_700 : Operation 6103 [1/2] (3.25ns)   --->   "%regions_14_2_load_2 = load i9 %regions_14_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6103 'load' 'regions_14_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_700 : Operation 6104 [4/4] (10.5ns)   --->   "%hdist_114 = fsub i32 %regions_14_1_load_2, i32 %regions_14_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6104 'fsub' 'hdist_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 6105 [1/1] (0.00ns)   --->   "%bitcast_ln57_237 = bitcast i32 %regions_14_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6105 'bitcast' 'bitcast_ln57_237' <Predicate = true> <Delay = 0.00>
ST_700 : Operation 6106 [1/1] (0.00ns)   --->   "%tmp_585 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_237, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6106 'partselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_700 : Operation 6107 [1/1] (0.00ns)   --->   "%trunc_ln57_237 = trunc i32 %bitcast_ln57_237" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6107 'trunc' 'trunc_ln57_237' <Predicate = true> <Delay = 0.00>
ST_700 : Operation 6108 [1/1] (1.55ns)   --->   "%icmp_ln57_474 = icmp_ne  i8 %tmp_585, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6108 'icmp' 'icmp_ln57_474' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 6109 [1/1] (2.44ns)   --->   "%icmp_ln57_475 = icmp_eq  i23 %trunc_ln57_237, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6109 'icmp' 'icmp_ln57_475' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_700 : Operation 6110 [2/2] (5.43ns)   --->   "%tmp_586 = fcmp_olt  i32 %regions_14_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6110 'fcmp' 'tmp_586' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 701 <SV = 700> <Delay = 12.3>
ST_701 : Operation 6111 [1/4] (10.5ns)   --->   "%area_112 = fadd i32 %scale_112, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6111 'fadd' 'area_112' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6112 [1/2] (12.3ns)   --->   "%scale_113 = fmul i32 %hdist_113, i32 %hdist_113" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6112 'fmul' 'scale_113' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6113 [3/4] (10.5ns)   --->   "%hdist_114 = fsub i32 %regions_14_1_load_2, i32 %regions_14_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6113 'fsub' 'hdist_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6114 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_459)   --->   "%or_ln57_454 = or i1 %icmp_ln57_475, i1 %icmp_ln57_474" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6114 'or' 'or_ln57_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_459)   --->   "%and_ln57_458 = and i1 %or_ln57_454, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6115 'and' 'and_ln57_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6116 [1/2] (5.43ns)   --->   "%tmp_586 = fcmp_olt  i32 %regions_14_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6116 'fcmp' 'tmp_586' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6117 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_459 = and i1 %and_ln57_458, i1 %tmp_586" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6117 'and' 'and_ln57_459' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6118 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_475)   --->   "%or_ln57_455 = or i1 %icmp_ln57_477, i1 %icmp_ln57_476" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6118 'or' 'or_ln57_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6119 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_475)   --->   "%and_ln57_460 = and i1 %or_ln57_455, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6119 'and' 'and_ln57_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6120 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_475)   --->   "%and_ln57_461 = and i1 %and_ln57_460, i1 %tmp_588" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6120 'and' 'and_ln57_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_701 : Operation 6121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_475 = or i1 %and_ln57_461, i1 %and_ln57_459" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6121 'or' 'or_ln57_475' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 702 <SV = 701> <Delay = 10.5>
ST_702 : Operation 6122 [4/4] (10.5ns)   --->   "%area_113 = fadd i32 %area_112, i32 %scale_113" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6122 'fadd' 'area_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_702 : Operation 6123 [2/4] (10.5ns)   --->   "%hdist_114 = fsub i32 %regions_14_1_load_2, i32 %regions_14_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6123 'fsub' 'hdist_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 703 <SV = 702> <Delay = 10.5>
ST_703 : Operation 6124 [3/4] (10.5ns)   --->   "%area_113 = fadd i32 %area_112, i32 %scale_113" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6124 'fadd' 'area_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 6125 [1/4] (10.5ns)   --->   "%hdist_114 = fsub i32 %regions_14_1_load_2, i32 %regions_14_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6125 'fsub' 'hdist_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_703 : Operation 6126 [2/2] (3.25ns)   --->   "%regions_14_1_load_3 = load i9 %regions_14_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6126 'load' 'regions_14_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_703 : Operation 6127 [2/2] (3.25ns)   --->   "%regions_14_2_load_3 = load i9 %regions_14_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6127 'load' 'regions_14_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 704 <SV = 703> <Delay = 13.7>
ST_704 : Operation 6128 [2/4] (10.5ns)   --->   "%area_113 = fadd i32 %area_112, i32 %scale_113" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6128 'fadd' 'area_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 6129 [2/2] (12.3ns)   --->   "%scale_114 = fmul i32 %hdist_114, i32 %hdist_114" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6129 'fmul' 'scale_114' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 6130 [1/2] (3.25ns)   --->   "%regions_14_1_load_3 = load i9 %regions_14_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6130 'load' 'regions_14_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_704 : Operation 6131 [1/2] (3.25ns)   --->   "%regions_14_2_load_3 = load i9 %regions_14_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6131 'load' 'regions_14_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_704 : Operation 6132 [4/4] (10.5ns)   --->   "%hdist_115 = fsub i32 %regions_14_1_load_3, i32 %regions_14_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6132 'fsub' 'hdist_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 6133 [1/1] (0.00ns)   --->   "%bitcast_ln57_239 = bitcast i32 %regions_14_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6133 'bitcast' 'bitcast_ln57_239' <Predicate = true> <Delay = 0.00>
ST_704 : Operation 6134 [1/1] (0.00ns)   --->   "%tmp_589 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_239, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6134 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_704 : Operation 6135 [1/1] (0.00ns)   --->   "%trunc_ln57_239 = trunc i32 %bitcast_ln57_239" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6135 'trunc' 'trunc_ln57_239' <Predicate = true> <Delay = 0.00>
ST_704 : Operation 6136 [1/1] (1.55ns)   --->   "%icmp_ln57_478 = icmp_ne  i8 %tmp_589, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6136 'icmp' 'icmp_ln57_478' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 6137 [1/1] (2.44ns)   --->   "%icmp_ln57_479 = icmp_eq  i23 %trunc_ln57_239, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6137 'icmp' 'icmp_ln57_479' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_704 : Operation 6138 [2/2] (5.43ns)   --->   "%tmp_590 = fcmp_olt  i32 %regions_14_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6138 'fcmp' 'tmp_590' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 705 <SV = 704> <Delay = 12.3>
ST_705 : Operation 6139 [1/4] (10.5ns)   --->   "%area_113 = fadd i32 %area_112, i32 %scale_113" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6139 'fadd' 'area_113' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 6140 [1/2] (12.3ns)   --->   "%scale_114 = fmul i32 %hdist_114, i32 %hdist_114" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6140 'fmul' 'scale_114' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 6141 [3/4] (10.5ns)   --->   "%hdist_115 = fsub i32 %regions_14_1_load_3, i32 %regions_14_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6141 'fsub' 'hdist_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_705 : Operation 6142 [1/2] (5.43ns)   --->   "%tmp_590 = fcmp_olt  i32 %regions_14_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6142 'fcmp' 'tmp_590' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 706 <SV = 705> <Delay = 10.5>
ST_706 : Operation 6143 [4/4] (10.5ns)   --->   "%area_114 = fadd i32 %area_113, i32 %scale_114" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6143 'fadd' 'area_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_706 : Operation 6144 [2/4] (10.5ns)   --->   "%hdist_115 = fsub i32 %regions_14_1_load_3, i32 %regions_14_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6144 'fsub' 'hdist_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 707 <SV = 706> <Delay = 10.5>
ST_707 : Operation 6145 [3/4] (10.5ns)   --->   "%area_114 = fadd i32 %area_113, i32 %scale_114" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6145 'fadd' 'area_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 6146 [1/4] (10.5ns)   --->   "%hdist_115 = fsub i32 %regions_14_1_load_3, i32 %regions_14_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6146 'fsub' 'hdist_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_707 : Operation 6147 [2/2] (3.25ns)   --->   "%regions_14_1_load_4 = load i9 %regions_14_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6147 'load' 'regions_14_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_707 : Operation 6148 [2/2] (3.25ns)   --->   "%regions_14_2_load_4 = load i9 %regions_14_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6148 'load' 'regions_14_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 708 <SV = 707> <Delay = 13.7>
ST_708 : Operation 6149 [2/4] (10.5ns)   --->   "%area_114 = fadd i32 %area_113, i32 %scale_114" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6149 'fadd' 'area_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 6150 [2/2] (12.3ns)   --->   "%scale_115 = fmul i32 %hdist_115, i32 %hdist_115" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6150 'fmul' 'scale_115' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 6151 [1/2] (3.25ns)   --->   "%regions_14_1_load_4 = load i9 %regions_14_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6151 'load' 'regions_14_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_708 : Operation 6152 [1/2] (3.25ns)   --->   "%regions_14_2_load_4 = load i9 %regions_14_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6152 'load' 'regions_14_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_708 : Operation 6153 [4/4] (10.5ns)   --->   "%hdist_116 = fsub i32 %regions_14_1_load_4, i32 %regions_14_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6153 'fsub' 'hdist_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 6154 [1/1] (0.00ns)   --->   "%bitcast_ln57_241 = bitcast i32 %regions_14_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6154 'bitcast' 'bitcast_ln57_241' <Predicate = true> <Delay = 0.00>
ST_708 : Operation 6155 [1/1] (0.00ns)   --->   "%tmp_593 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_241, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6155 'partselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_708 : Operation 6156 [1/1] (0.00ns)   --->   "%trunc_ln57_241 = trunc i32 %bitcast_ln57_241" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6156 'trunc' 'trunc_ln57_241' <Predicate = true> <Delay = 0.00>
ST_708 : Operation 6157 [1/1] (1.55ns)   --->   "%icmp_ln57_482 = icmp_ne  i8 %tmp_593, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6157 'icmp' 'icmp_ln57_482' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 6158 [1/1] (2.44ns)   --->   "%icmp_ln57_483 = icmp_eq  i23 %trunc_ln57_241, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6158 'icmp' 'icmp_ln57_483' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_708 : Operation 6159 [2/2] (5.43ns)   --->   "%tmp_594 = fcmp_olt  i32 %regions_14_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6159 'fcmp' 'tmp_594' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 709 <SV = 708> <Delay = 12.3>
ST_709 : Operation 6160 [1/4] (10.5ns)   --->   "%area_114 = fadd i32 %area_113, i32 %scale_114" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6160 'fadd' 'area_114' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6161 [1/2] (12.3ns)   --->   "%scale_115 = fmul i32 %hdist_115, i32 %hdist_115" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6161 'fmul' 'scale_115' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6162 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_468)   --->   "%or_ln57_456 = or i1 %icmp_ln57_479, i1 %icmp_ln57_478" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6162 'or' 'or_ln57_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6163 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_468)   --->   "%and_ln57_462 = and i1 %or_ln57_456, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6163 'and' 'and_ln57_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6164 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_468)   --->   "%and_ln57_463 = and i1 %and_ln57_462, i1 %tmp_590" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6164 'and' 'and_ln57_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6165 [3/4] (10.5ns)   --->   "%hdist_116 = fsub i32 %regions_14_1_load_4, i32 %regions_14_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6165 'fsub' 'hdist_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_470)   --->   "%or_ln57_457 = or i1 %icmp_ln57_481, i1 %icmp_ln57_480" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6166 'or' 'or_ln57_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6167 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_470)   --->   "%and_ln57_464 = and i1 %or_ln57_457, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6167 'and' 'and_ln57_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6168 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_470)   --->   "%and_ln57_465 = and i1 %and_ln57_464, i1 %tmp_592" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6168 'and' 'and_ln57_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6169 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_467)   --->   "%or_ln57_458 = or i1 %icmp_ln57_483, i1 %icmp_ln57_482" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6169 'or' 'or_ln57_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6170 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_467)   --->   "%and_ln57_466 = and i1 %or_ln57_458, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6170 'and' 'and_ln57_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6171 [1/2] (5.43ns)   --->   "%tmp_594 = fcmp_olt  i32 %regions_14_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6171 'fcmp' 'tmp_594' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6172 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_467 = and i1 %and_ln57_466, i1 %tmp_594" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6172 'and' 'and_ln57_467' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6173 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_468 = or i1 %and_ln57_463, i1 %and_ln57_467" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6173 'or' 'or_ln57_468' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6174 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_470)   --->   "%or_ln57_469 = or i1 %and_ln57_465, i1 %and_ln57_451" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6174 'or' 'or_ln57_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_709 : Operation 6175 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_470 = or i1 %or_ln57_469, i1 %or_ln57_468" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6175 'or' 'or_ln57_470' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 710 <SV = 709> <Delay = 10.5>
ST_710 : Operation 6176 [4/4] (10.5ns)   --->   "%area_115 = fadd i32 %area_114, i32 %scale_115" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6176 'fadd' 'area_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_710 : Operation 6177 [2/4] (10.5ns)   --->   "%hdist_116 = fsub i32 %regions_14_1_load_4, i32 %regions_14_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6177 'fsub' 'hdist_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 711 <SV = 710> <Delay = 10.5>
ST_711 : Operation 6178 [3/4] (10.5ns)   --->   "%area_115 = fadd i32 %area_114, i32 %scale_115" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6178 'fadd' 'area_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 6179 [1/4] (10.5ns)   --->   "%hdist_116 = fsub i32 %regions_14_1_load_4, i32 %regions_14_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6179 'fsub' 'hdist_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_711 : Operation 6180 [2/2] (3.25ns)   --->   "%regions_14_1_load_5 = load i9 %regions_14_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6180 'load' 'regions_14_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_711 : Operation 6181 [2/2] (3.25ns)   --->   "%regions_14_2_load_5 = load i9 %regions_14_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6181 'load' 'regions_14_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 712 <SV = 711> <Delay = 13.7>
ST_712 : Operation 6182 [2/4] (10.5ns)   --->   "%area_115 = fadd i32 %area_114, i32 %scale_115" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6182 'fadd' 'area_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 6183 [2/2] (12.3ns)   --->   "%scale_116 = fmul i32 %hdist_116, i32 %hdist_116" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6183 'fmul' 'scale_116' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 6184 [1/2] (3.25ns)   --->   "%regions_14_1_load_5 = load i9 %regions_14_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6184 'load' 'regions_14_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_712 : Operation 6185 [1/2] (3.25ns)   --->   "%regions_14_2_load_5 = load i9 %regions_14_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6185 'load' 'regions_14_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_712 : Operation 6186 [4/4] (10.5ns)   --->   "%hdist_117 = fsub i32 %regions_14_1_load_5, i32 %regions_14_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6186 'fsub' 'hdist_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 6187 [1/1] (0.00ns)   --->   "%bitcast_ln57_243 = bitcast i32 %regions_14_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6187 'bitcast' 'bitcast_ln57_243' <Predicate = true> <Delay = 0.00>
ST_712 : Operation 6188 [1/1] (0.00ns)   --->   "%tmp_597 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_243, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6188 'partselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_712 : Operation 6189 [1/1] (0.00ns)   --->   "%trunc_ln57_243 = trunc i32 %bitcast_ln57_243" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6189 'trunc' 'trunc_ln57_243' <Predicate = true> <Delay = 0.00>
ST_712 : Operation 6190 [1/1] (1.55ns)   --->   "%icmp_ln57_486 = icmp_ne  i8 %tmp_597, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6190 'icmp' 'icmp_ln57_486' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 6191 [1/1] (2.44ns)   --->   "%icmp_ln57_487 = icmp_eq  i23 %trunc_ln57_243, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6191 'icmp' 'icmp_ln57_487' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_712 : Operation 6192 [2/2] (5.43ns)   --->   "%tmp_598 = fcmp_olt  i32 %regions_14_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6192 'fcmp' 'tmp_598' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 713 <SV = 712> <Delay = 12.3>
ST_713 : Operation 6193 [1/4] (10.5ns)   --->   "%area_115 = fadd i32 %area_114, i32 %scale_115" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6193 'fadd' 'area_115' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 6194 [1/2] (12.3ns)   --->   "%scale_116 = fmul i32 %hdist_116, i32 %hdist_116" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6194 'fmul' 'scale_116' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 6195 [3/4] (10.5ns)   --->   "%hdist_117 = fsub i32 %regions_14_1_load_5, i32 %regions_14_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6195 'fsub' 'hdist_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_713 : Operation 6196 [1/2] (5.43ns)   --->   "%tmp_598 = fcmp_olt  i32 %regions_14_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6196 'fcmp' 'tmp_598' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 714 <SV = 713> <Delay = 10.5>
ST_714 : Operation 6197 [4/4] (10.5ns)   --->   "%area_116 = fadd i32 %area_115, i32 %scale_116" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6197 'fadd' 'area_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_714 : Operation 6198 [2/4] (10.5ns)   --->   "%hdist_117 = fsub i32 %regions_14_1_load_5, i32 %regions_14_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6198 'fsub' 'hdist_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 715 <SV = 714> <Delay = 10.5>
ST_715 : Operation 6199 [3/4] (10.5ns)   --->   "%area_116 = fadd i32 %area_115, i32 %scale_116" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6199 'fadd' 'area_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 6200 [1/4] (10.5ns)   --->   "%hdist_117 = fsub i32 %regions_14_1_load_5, i32 %regions_14_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6200 'fsub' 'hdist_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_715 : Operation 6201 [2/2] (3.25ns)   --->   "%regions_14_1_load_6 = load i9 %regions_14_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6201 'load' 'regions_14_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_715 : Operation 6202 [2/2] (3.25ns)   --->   "%regions_14_2_load_6 = load i9 %regions_14_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6202 'load' 'regions_14_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 716 <SV = 715> <Delay = 13.7>
ST_716 : Operation 6203 [2/4] (10.5ns)   --->   "%area_116 = fadd i32 %area_115, i32 %scale_116" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6203 'fadd' 'area_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 6204 [2/2] (12.3ns)   --->   "%scale_117 = fmul i32 %hdist_117, i32 %hdist_117" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6204 'fmul' 'scale_117' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 6205 [1/2] (3.25ns)   --->   "%regions_14_1_load_6 = load i9 %regions_14_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6205 'load' 'regions_14_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_716 : Operation 6206 [1/2] (3.25ns)   --->   "%regions_14_2_load_6 = load i9 %regions_14_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6206 'load' 'regions_14_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_716 : Operation 6207 [4/4] (10.5ns)   --->   "%hdist_118 = fsub i32 %regions_14_1_load_6, i32 %regions_14_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6207 'fsub' 'hdist_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 6208 [1/1] (0.00ns)   --->   "%bitcast_ln57_245 = bitcast i32 %regions_14_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6208 'bitcast' 'bitcast_ln57_245' <Predicate = true> <Delay = 0.00>
ST_716 : Operation 6209 [1/1] (0.00ns)   --->   "%tmp_601 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_245, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6209 'partselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_716 : Operation 6210 [1/1] (0.00ns)   --->   "%trunc_ln57_245 = trunc i32 %bitcast_ln57_245" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6210 'trunc' 'trunc_ln57_245' <Predicate = true> <Delay = 0.00>
ST_716 : Operation 6211 [1/1] (1.55ns)   --->   "%icmp_ln57_490 = icmp_ne  i8 %tmp_601, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6211 'icmp' 'icmp_ln57_490' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 6212 [1/1] (2.44ns)   --->   "%icmp_ln57_491 = icmp_eq  i23 %trunc_ln57_245, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6212 'icmp' 'icmp_ln57_491' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_716 : Operation 6213 [2/2] (5.43ns)   --->   "%tmp_602 = fcmp_olt  i32 %regions_14_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6213 'fcmp' 'tmp_602' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 717 <SV = 716> <Delay = 12.3>
ST_717 : Operation 6214 [1/4] (10.5ns)   --->   "%area_116 = fadd i32 %area_115, i32 %scale_116" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6214 'fadd' 'area_116' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6215 [1/2] (12.3ns)   --->   "%scale_117 = fmul i32 %hdist_117, i32 %hdist_117" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6215 'fmul' 'scale_117' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6216 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_467)   --->   "%or_ln57_460 = or i1 %icmp_ln57_487, i1 %icmp_ln57_486" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6216 'or' 'or_ln57_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6217 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_467)   --->   "%and_ln57_470 = and i1 %or_ln57_460, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6217 'and' 'and_ln57_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6218 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_467)   --->   "%and_ln57_471 = and i1 %and_ln57_470, i1 %tmp_598" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6218 'and' 'and_ln57_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6219 [3/4] (10.5ns)   --->   "%hdist_118 = fsub i32 %regions_14_1_load_6, i32 %regions_14_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6219 'fsub' 'hdist_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6220 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_465)   --->   "%or_ln57_461 = or i1 %icmp_ln57_489, i1 %icmp_ln57_488" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6220 'or' 'or_ln57_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6221 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_465)   --->   "%and_ln57_472 = and i1 %or_ln57_461, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6221 'and' 'and_ln57_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6222 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_465)   --->   "%and_ln57_473 = and i1 %and_ln57_472, i1 %tmp_600" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6222 'and' 'and_ln57_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6223 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_475)   --->   "%or_ln57_462 = or i1 %icmp_ln57_491, i1 %icmp_ln57_490" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6223 'or' 'or_ln57_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6224 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_475)   --->   "%and_ln57_474 = and i1 %or_ln57_462, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6224 'and' 'and_ln57_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6225 [1/2] (5.43ns)   --->   "%tmp_602 = fcmp_olt  i32 %regions_14_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6225 'fcmp' 'tmp_602' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6226 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_475 = and i1 %and_ln57_474, i1 %tmp_602" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6226 'and' 'and_ln57_475' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6227 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_465 = or i1 %and_ln57_473, i1 %and_ln57_475" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6227 'or' 'or_ln57_465' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6228 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_467)   --->   "%or_ln57_466 = or i1 %and_ln57_471, i1 %and_ln57_469" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6228 'or' 'or_ln57_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_717 : Operation 6229 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_467 = or i1 %or_ln57_466, i1 %or_ln57_465" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6229 'or' 'or_ln57_467' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 718 <SV = 717> <Delay = 10.5>
ST_718 : Operation 6230 [4/4] (10.5ns)   --->   "%area_117 = fadd i32 %area_116, i32 %scale_117" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6230 'fadd' 'area_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_718 : Operation 6231 [2/4] (10.5ns)   --->   "%hdist_118 = fsub i32 %regions_14_1_load_6, i32 %regions_14_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6231 'fsub' 'hdist_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 719 <SV = 718> <Delay = 10.5>
ST_719 : Operation 6232 [3/4] (10.5ns)   --->   "%area_117 = fadd i32 %area_116, i32 %scale_117" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6232 'fadd' 'area_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 6233 [1/4] (10.5ns)   --->   "%hdist_118 = fsub i32 %regions_14_1_load_6, i32 %regions_14_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6233 'fsub' 'hdist_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_719 : Operation 6234 [2/2] (3.25ns)   --->   "%regions_14_1_load_7 = load i9 %regions_14_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6234 'load' 'regions_14_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_719 : Operation 6235 [2/2] (3.25ns)   --->   "%regions_14_2_load_7 = load i9 %regions_14_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6235 'load' 'regions_14_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 720 <SV = 719> <Delay = 13.7>
ST_720 : Operation 6236 [2/4] (10.5ns)   --->   "%area_117 = fadd i32 %area_116, i32 %scale_117" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6236 'fadd' 'area_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 6237 [2/2] (12.3ns)   --->   "%scale_118 = fmul i32 %hdist_118, i32 %hdist_118" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6237 'fmul' 'scale_118' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 6238 [1/2] (3.25ns)   --->   "%regions_14_1_load_7 = load i9 %regions_14_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6238 'load' 'regions_14_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_720 : Operation 6239 [1/2] (3.25ns)   --->   "%regions_14_2_load_7 = load i9 %regions_14_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6239 'load' 'regions_14_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_720 : Operation 6240 [4/4] (10.5ns)   --->   "%hdist_119 = fsub i32 %regions_14_1_load_7, i32 %regions_14_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6240 'fsub' 'hdist_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 6241 [1/1] (0.00ns)   --->   "%bitcast_ln57_247 = bitcast i32 %regions_14_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6241 'bitcast' 'bitcast_ln57_247' <Predicate = true> <Delay = 0.00>
ST_720 : Operation 6242 [1/1] (0.00ns)   --->   "%tmp_605 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_247, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6242 'partselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_720 : Operation 6243 [1/1] (0.00ns)   --->   "%trunc_ln57_247 = trunc i32 %bitcast_ln57_247" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6243 'trunc' 'trunc_ln57_247' <Predicate = true> <Delay = 0.00>
ST_720 : Operation 6244 [1/1] (1.55ns)   --->   "%icmp_ln57_494 = icmp_ne  i8 %tmp_605, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6244 'icmp' 'icmp_ln57_494' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 6245 [1/1] (2.44ns)   --->   "%icmp_ln57_495 = icmp_eq  i23 %trunc_ln57_247, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6245 'icmp' 'icmp_ln57_495' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_720 : Operation 6246 [2/2] (5.43ns)   --->   "%tmp_606 = fcmp_olt  i32 %regions_14_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6246 'fcmp' 'tmp_606' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 721 <SV = 720> <Delay = 12.3>
ST_721 : Operation 6247 [1/4] (10.5ns)   --->   "%area_117 = fadd i32 %area_116, i32 %scale_117" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6247 'fadd' 'area_117' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6248 [1/2] (12.3ns)   --->   "%scale_118 = fmul i32 %hdist_118, i32 %hdist_118" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6248 'fmul' 'scale_118' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6249 [3/4] (10.5ns)   --->   "%hdist_119 = fsub i32 %regions_14_1_load_7, i32 %regions_14_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6249 'fsub' 'hdist_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_477)   --->   "%or_ln57_463 = or i1 %icmp_ln57_493, i1 %icmp_ln57_492" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6250 'or' 'or_ln57_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6251 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_477)   --->   "%and_ln57_476 = and i1 %or_ln57_463, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6251 'and' 'and_ln57_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6252 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_477)   --->   "%and_ln57_477 = and i1 %and_ln57_476, i1 %tmp_604" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6252 'and' 'and_ln57_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6253 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_479)   --->   "%or_ln57_464 = or i1 %icmp_ln57_495, i1 %icmp_ln57_494" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6253 'or' 'or_ln57_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6254 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_479)   --->   "%and_ln57_478 = and i1 %or_ln57_464, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6254 'and' 'and_ln57_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6255 [1/2] (5.43ns)   --->   "%tmp_606 = fcmp_olt  i32 %regions_14_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6255 'fcmp' 'tmp_606' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6256 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_479 = and i1 %and_ln57_478, i1 %tmp_606" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6256 'and' 'and_ln57_479' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6257 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_479)   --->   "%or_ln57_471 = or i1 %or_ln57_470, i1 %or_ln57_467" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6257 'or' 'or_ln57_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_477)   --->   "%or_ln57_476 = or i1 %and_ln57_477, i1 %and_ln57_479" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6258 'or' 'or_ln57_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6259 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_477 = or i1 %or_ln57_476, i1 %or_ln57_475" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6259 'or' 'or_ln57_477' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_479)   --->   "%or_ln57_478 = or i1 %or_ln57_477, i1 %or_ln57_474" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6260 'or' 'or_ln57_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_721 : Operation 6261 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_479 = or i1 %or_ln57_478, i1 %or_ln57_471" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6261 'or' 'or_ln57_479' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 722 <SV = 721> <Delay = 10.5>
ST_722 : Operation 6262 [4/4] (10.5ns)   --->   "%area_118 = fadd i32 %area_117, i32 %scale_118" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6262 'fadd' 'area_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_722 : Operation 6263 [2/4] (10.5ns)   --->   "%hdist_119 = fsub i32 %regions_14_1_load_7, i32 %regions_14_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6263 'fsub' 'hdist_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 723 <SV = 722> <Delay = 10.5>
ST_723 : Operation 6264 [3/4] (10.5ns)   --->   "%area_118 = fadd i32 %area_117, i32 %scale_118" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6264 'fadd' 'area_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_723 : Operation 6265 [1/4] (10.5ns)   --->   "%hdist_119 = fsub i32 %regions_14_1_load_7, i32 %regions_14_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6265 'fsub' 'hdist_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 724 <SV = 723> <Delay = 12.3>
ST_724 : Operation 6266 [2/4] (10.5ns)   --->   "%area_118 = fadd i32 %area_117, i32 %scale_118" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6266 'fadd' 'area_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_724 : Operation 6267 [2/2] (12.3ns)   --->   "%scale_119 = fmul i32 %hdist_119, i32 %hdist_119" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6267 'fmul' 'scale_119' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 725 <SV = 724> <Delay = 12.3>
ST_725 : Operation 6268 [1/4] (10.5ns)   --->   "%area_118 = fadd i32 %area_117, i32 %scale_118" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6268 'fadd' 'area_118' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_725 : Operation 6269 [1/2] (12.3ns)   --->   "%scale_119 = fmul i32 %hdist_119, i32 %hdist_119" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6269 'fmul' 'scale_119' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 726 <SV = 725> <Delay = 10.5>
ST_726 : Operation 6270 [4/4] (10.5ns)   --->   "%area_119 = fadd i32 %area_118, i32 %scale_119" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6270 'fadd' 'area_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 727 <SV = 726> <Delay = 10.5>
ST_727 : Operation 6271 [3/4] (10.5ns)   --->   "%area_119 = fadd i32 %area_118, i32 %scale_119" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6271 'fadd' 'area_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 728 <SV = 727> <Delay = 10.5>
ST_728 : Operation 6272 [2/4] (10.5ns)   --->   "%area_119 = fadd i32 %area_118, i32 %scale_119" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6272 'fadd' 'area_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 729 <SV = 728> <Delay = 10.5>
ST_729 : Operation 6273 [1/4] (10.5ns)   --->   "%area_119 = fadd i32 %area_118, i32 %scale_119" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6273 'fadd' 'area_119' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 730 <SV = 729> <Delay = 14.0>
ST_730 : Operation 6274 [9/9] (14.0ns)   --->   "%tmp_score_14 = fdiv i32 1, i32 %area_119" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6274 'fdiv' 'tmp_score_14' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 731 <SV = 730> <Delay = 14.0>
ST_731 : Operation 6275 [8/9] (14.0ns)   --->   "%tmp_score_14 = fdiv i32 1, i32 %area_119" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6275 'fdiv' 'tmp_score_14' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 732 <SV = 731> <Delay = 14.0>
ST_732 : Operation 6276 [7/9] (14.0ns)   --->   "%tmp_score_14 = fdiv i32 1, i32 %area_119" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6276 'fdiv' 'tmp_score_14' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 733 <SV = 732> <Delay = 14.0>
ST_733 : Operation 6277 [6/9] (14.0ns)   --->   "%tmp_score_14 = fdiv i32 1, i32 %area_119" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6277 'fdiv' 'tmp_score_14' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 734 <SV = 733> <Delay = 14.0>
ST_734 : Operation 6278 [5/9] (14.0ns)   --->   "%tmp_score_14 = fdiv i32 1, i32 %area_119" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6278 'fdiv' 'tmp_score_14' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 735 <SV = 734> <Delay = 14.0>
ST_735 : Operation 6279 [4/9] (14.0ns)   --->   "%tmp_score_14 = fdiv i32 1, i32 %area_119" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6279 'fdiv' 'tmp_score_14' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 736 <SV = 735> <Delay = 14.0>
ST_736 : Operation 6280 [3/9] (14.0ns)   --->   "%tmp_score_14 = fdiv i32 1, i32 %area_119" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6280 'fdiv' 'tmp_score_14' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 737 <SV = 736> <Delay = 14.0>
ST_737 : Operation 6281 [2/9] (14.0ns)   --->   "%tmp_score_14 = fdiv i32 1, i32 %area_119" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6281 'fdiv' 'tmp_score_14' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 738 <SV = 737> <Delay = 14.0>
ST_738 : Operation 6282 [1/9] (14.0ns)   --->   "%tmp_score_14 = fdiv i32 1, i32 %area_119" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6282 'fdiv' 'tmp_score_14' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 739 <SV = 738> <Delay = 5.43>
ST_739 : Operation 6283 [2/2] (5.43ns)   --->   "%tmp_609 = fcmp_ogt  i32 %tmp_score_14, i32 %score_16" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6283 'fcmp' 'tmp_609' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 740 <SV = 739> <Delay = 7.62>
ST_740 : Operation 6284 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_13)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_13, i32 4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6284 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 6285 [1/1] (0.00ns)   --->   "%bitcast_ln62_26 = bitcast i32 %tmp_score_14" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6285 'bitcast' 'bitcast_ln62_26' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 6286 [1/1] (0.00ns)   --->   "%tmp_607 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_26, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6286 'partselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 6287 [1/1] (0.00ns)   --->   "%trunc_ln62_26 = trunc i32 %bitcast_ln62_26" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6287 'trunc' 'trunc_ln62_26' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 6288 [1/1] (0.00ns)   --->   "%bitcast_ln62_27 = bitcast i32 %score_16" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6288 'bitcast' 'bitcast_ln62_27' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 6289 [1/1] (0.00ns)   --->   "%tmp_608 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_27, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6289 'partselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 6290 [1/1] (0.00ns)   --->   "%trunc_ln62_27 = trunc i32 %bitcast_ln62_27" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6290 'trunc' 'trunc_ln62_27' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 6291 [1/1] (1.55ns)   --->   "%icmp_ln62_52 = icmp_ne  i8 %tmp_607, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6291 'icmp' 'icmp_ln62_52' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 6292 [1/1] (2.44ns)   --->   "%icmp_ln62_53 = icmp_eq  i23 %trunc_ln62_26, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6292 'icmp' 'icmp_ln62_53' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 6293 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_13)   --->   "%or_ln62_41 = or i1 %icmp_ln62_53, i1 %icmp_ln62_52" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6293 'or' 'or_ln62_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 6294 [1/1] (1.55ns)   --->   "%icmp_ln62_54 = icmp_ne  i8 %tmp_608, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6294 'icmp' 'icmp_ln62_54' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 6295 [1/1] (2.44ns)   --->   "%icmp_ln62_55 = icmp_eq  i23 %trunc_ln62_27, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6295 'icmp' 'icmp_ln62_55' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 6296 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_13)   --->   "%or_ln62_42 = or i1 %icmp_ln62_55, i1 %icmp_ln62_54" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6296 'or' 'or_ln62_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 6297 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_13)   --->   "%and_ln62_26 = and i1 %or_ln62_41, i1 %or_ln62_42" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6297 'and' 'and_ln62_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 6298 [1/2] (5.43ns)   --->   "%tmp_609 = fcmp_ogt  i32 %tmp_score_14, i32 %score_16" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6298 'fcmp' 'tmp_609' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 6299 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_13)   --->   "%and_ln62_27 = and i1 %and_ln62_26, i1 %tmp_609" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6299 'and' 'and_ln62_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 6300 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_13 = or i1 %tmp_651, i1 %and_ln62_27" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6300 'or' 'or_ln62_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_740 : Operation 6301 [1/1] (0.00ns) (grouped into LUT with out node score_17)   --->   "%select_ln62_25 = select i1 %or_ln62_13, i32 %tmp_score_14, i32 %score_16" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6301 'select' 'select_ln62_25' <Predicate = (!or_ln57_479)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_740 : Operation 6302 [1/1] (0.00ns) (grouped into LUT with out node idx_14)   --->   "%select_ln62_26 = select i1 %or_ln62_13, i4 14, i4 %trunc_ln35_9" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6302 'select' 'select_ln62_26' <Predicate = (!or_ln57_479)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_740 : Operation 6303 [1/1] (0.00ns) (grouped into LUT with out node idx_14)   --->   "%zext_ln62_13 = zext i4 %select_ln62_26" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6303 'zext' 'zext_ln62_13' <Predicate = (!or_ln57_479)> <Delay = 0.00>
ST_740 : Operation 6304 [1/1] (0.69ns) (out node of the LUT)   --->   "%score_17 = select i1 %or_ln57_479, i32 %score_16, i32 %select_ln62_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6304 'select' 'score_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_740 : Operation 6305 [1/1] (1.21ns) (out node of the LUT)   --->   "%idx_14 = select i1 %or_ln57_479, i5 %idx_13, i5 %zext_ln62_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6305 'select' 'idx_14' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_740 : Operation 6306 [1/1] (0.00ns)   --->   "%trunc_ln35_10 = trunc i5 %idx_14" [detector_solid/abs_solid_detector.cpp:35]   --->   Operation 6306 'trunc' 'trunc_ln35_10' <Predicate = true> <Delay = 0.00>
ST_740 : Operation 6307 [1/1] (2.75ns)   --->   "%br_ln39 = br i1 %icmp_ln1077_15, void %for.body4.15.i, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:39]   --->   Operation 6307 'br' 'br_ln39' <Predicate = true> <Delay = 2.75>
ST_740 : Operation 6308 [2/2] (3.25ns)   --->   "%regions_15_1_load = load i9 %regions_15_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6308 'load' 'regions_15_1_load' <Predicate = (!icmp_ln1077_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_740 : Operation 6309 [2/2] (3.25ns)   --->   "%regions_15_2_load = load i9 %regions_15_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6309 'load' 'regions_15_2_load' <Predicate = (!icmp_ln1077_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_740 : Operation 6310 [2/2] (3.25ns)   --->   "%regions_15_0_load = load i9 %regions_15_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6310 'load' 'regions_15_0_load' <Predicate = (!icmp_ln1077_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_740 : Operation 6311 [2/2] (3.25ns)   --->   "%regions_15_1_load_1 = load i9 %regions_15_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6311 'load' 'regions_15_1_load_1' <Predicate = (!icmp_ln1077_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_740 : Operation 6312 [2/2] (3.25ns)   --->   "%regions_15_2_load_1 = load i9 %regions_15_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6312 'load' 'regions_15_2_load_1' <Predicate = (!icmp_ln1077_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_740 : Operation 6313 [2/2] (3.25ns)   --->   "%regions_15_0_load_1 = load i9 %regions_15_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6313 'load' 'regions_15_0_load_1' <Predicate = (!icmp_ln1077_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 741 <SV = 740> <Delay = 13.7>
ST_741 : Operation 6314 [1/2] (3.25ns)   --->   "%regions_15_1_load = load i9 %regions_15_1_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6314 'load' 'regions_15_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6315 [1/2] (3.25ns)   --->   "%regions_15_2_load = load i9 %regions_15_2_addr" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6315 'load' 'regions_15_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6316 [4/4] (10.5ns)   --->   "%hdist_120 = fsub i32 %regions_15_1_load, i32 %regions_15_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6316 'fsub' 'hdist_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6317 [1/2] (3.25ns)   --->   "%regions_15_0_load = load i9 %regions_15_0_addr" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6317 'load' 'regions_15_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6318 [1/1] (0.00ns)   --->   "%bitcast_ln57_248 = bitcast i32 %regions_15_0_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6318 'bitcast' 'bitcast_ln57_248' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6319 [1/1] (0.00ns)   --->   "%tmp_610 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_248, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6319 'partselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6320 [1/1] (0.00ns)   --->   "%trunc_ln57_248 = trunc i32 %bitcast_ln57_248" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6320 'trunc' 'trunc_ln57_248' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6321 [1/1] (1.55ns)   --->   "%icmp_ln57_496 = icmp_ne  i8 %tmp_610, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6321 'icmp' 'icmp_ln57_496' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6322 [1/1] (2.44ns)   --->   "%icmp_ln57_497 = icmp_eq  i23 %trunc_ln57_248, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6322 'icmp' 'icmp_ln57_497' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6323 [2/2] (5.43ns)   --->   "%tmp_611 = fcmp_ogt  i32 %regions_15_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6323 'fcmp' 'tmp_611' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6324 [1/1] (0.00ns)   --->   "%bitcast_ln57_249 = bitcast i32 %regions_15_1_load" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6324 'bitcast' 'bitcast_ln57_249' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6325 [1/1] (0.00ns)   --->   "%tmp_612 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_249, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6325 'partselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6326 [1/1] (0.00ns)   --->   "%trunc_ln57_249 = trunc i32 %bitcast_ln57_249" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6326 'trunc' 'trunc_ln57_249' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6327 [1/1] (1.55ns)   --->   "%icmp_ln57_498 = icmp_ne  i8 %tmp_612, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6327 'icmp' 'icmp_ln57_498' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6328 [1/1] (2.44ns)   --->   "%icmp_ln57_499 = icmp_eq  i23 %trunc_ln57_249, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6328 'icmp' 'icmp_ln57_499' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6329 [2/2] (5.43ns)   --->   "%tmp_613 = fcmp_olt  i32 %regions_15_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6329 'fcmp' 'tmp_613' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6330 [1/2] (3.25ns)   --->   "%regions_15_1_load_1 = load i9 %regions_15_1_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6330 'load' 'regions_15_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6331 [1/2] (3.25ns)   --->   "%regions_15_2_load_1 = load i9 %regions_15_2_addr_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6331 'load' 'regions_15_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6332 [4/4] (10.5ns)   --->   "%hdist_121 = fsub i32 %regions_15_1_load_1, i32 %regions_15_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6332 'fsub' 'hdist_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6333 [1/2] (3.25ns)   --->   "%regions_15_0_load_1 = load i9 %regions_15_0_addr_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6333 'load' 'regions_15_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6334 [1/1] (0.00ns)   --->   "%bitcast_ln57_250 = bitcast i32 %regions_15_0_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6334 'bitcast' 'bitcast_ln57_250' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6335 [1/1] (0.00ns)   --->   "%tmp_614 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_250, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6335 'partselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6336 [1/1] (0.00ns)   --->   "%trunc_ln57_250 = trunc i32 %bitcast_ln57_250" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6336 'trunc' 'trunc_ln57_250' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6337 [1/1] (1.55ns)   --->   "%icmp_ln57_500 = icmp_ne  i8 %tmp_614, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6337 'icmp' 'icmp_ln57_500' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6338 [1/1] (2.44ns)   --->   "%icmp_ln57_501 = icmp_eq  i23 %trunc_ln57_250, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6338 'icmp' 'icmp_ln57_501' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6339 [2/2] (5.43ns)   --->   "%tmp_615 = fcmp_ogt  i32 %regions_15_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6339 'fcmp' 'tmp_615' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6340 [1/1] (0.00ns)   --->   "%bitcast_ln57_251 = bitcast i32 %regions_15_1_load_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6340 'bitcast' 'bitcast_ln57_251' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6341 [1/1] (0.00ns)   --->   "%tmp_616 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_251, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6341 'partselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6342 [1/1] (0.00ns)   --->   "%trunc_ln57_251 = trunc i32 %bitcast_ln57_251" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6342 'trunc' 'trunc_ln57_251' <Predicate = true> <Delay = 0.00>
ST_741 : Operation 6343 [1/1] (1.55ns)   --->   "%icmp_ln57_502 = icmp_ne  i8 %tmp_616, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6343 'icmp' 'icmp_ln57_502' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6344 [1/1] (2.44ns)   --->   "%icmp_ln57_503 = icmp_eq  i23 %trunc_ln57_251, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6344 'icmp' 'icmp_ln57_503' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6345 [2/2] (5.43ns)   --->   "%tmp_617 = fcmp_olt  i32 %regions_15_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6345 'fcmp' 'tmp_617' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_741 : Operation 6346 [2/2] (3.25ns)   --->   "%regions_15_1_load_2 = load i9 %regions_15_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6346 'load' 'regions_15_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6347 [2/2] (3.25ns)   --->   "%regions_15_2_load_2 = load i9 %regions_15_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6347 'load' 'regions_15_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6348 [2/2] (3.25ns)   --->   "%regions_15_0_load_2 = load i9 %regions_15_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6348 'load' 'regions_15_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6349 [2/2] (3.25ns)   --->   "%regions_15_1_load_3 = load i9 %regions_15_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6349 'load' 'regions_15_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6350 [2/2] (3.25ns)   --->   "%regions_15_2_load_3 = load i9 %regions_15_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6350 'load' 'regions_15_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_741 : Operation 6351 [2/2] (3.25ns)   --->   "%regions_15_0_load_3 = load i9 %regions_15_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6351 'load' 'regions_15_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 742 <SV = 741> <Delay = 13.7>
ST_742 : Operation 6352 [3/4] (10.5ns)   --->   "%hdist_120 = fsub i32 %regions_15_1_load, i32 %regions_15_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6352 'fsub' 'hdist_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6353 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_481)   --->   "%or_ln57_480 = or i1 %icmp_ln57_497, i1 %icmp_ln57_496" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6353 'or' 'or_ln57_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_481)   --->   "%and_ln57_480 = and i1 %or_ln57_480, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6354 'and' 'and_ln57_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6355 [1/2] (5.43ns)   --->   "%tmp_611 = fcmp_ogt  i32 %regions_15_0_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6355 'fcmp' 'tmp_611' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6356 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_481 = and i1 %and_ln57_480, i1 %tmp_611" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6356 'and' 'and_ln57_481' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6357 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_496)   --->   "%or_ln57_481 = or i1 %icmp_ln57_499, i1 %icmp_ln57_498" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6357 'or' 'or_ln57_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6358 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_496)   --->   "%and_ln57_482 = and i1 %or_ln57_481, i1 %or_ln57_1" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6358 'and' 'and_ln57_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6359 [1/2] (5.43ns)   --->   "%tmp_613 = fcmp_olt  i32 %regions_15_1_load, i32 %p_read_16" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6359 'fcmp' 'tmp_613' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6360 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_496)   --->   "%and_ln57_483 = and i1 %and_ln57_482, i1 %tmp_613" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6360 'and' 'and_ln57_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6361 [3/4] (10.5ns)   --->   "%hdist_121 = fsub i32 %regions_15_1_load_1, i32 %regions_15_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6361 'fsub' 'hdist_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6362 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_498)   --->   "%or_ln57_482 = or i1 %icmp_ln57_501, i1 %icmp_ln57_500" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6362 'or' 'or_ln57_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_498)   --->   "%and_ln57_484 = and i1 %or_ln57_482, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6363 'and' 'and_ln57_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6364 [1/2] (5.43ns)   --->   "%tmp_615 = fcmp_ogt  i32 %regions_15_0_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6364 'fcmp' 'tmp_615' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6365 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_498)   --->   "%and_ln57_485 = and i1 %and_ln57_484, i1 %tmp_615" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6365 'and' 'and_ln57_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6366 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_487)   --->   "%or_ln57_483 = or i1 %icmp_ln57_503, i1 %icmp_ln57_502" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6366 'or' 'or_ln57_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6367 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_487)   --->   "%and_ln57_486 = and i1 %or_ln57_483, i1 %or_ln57_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6367 'and' 'and_ln57_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6368 [1/2] (5.43ns)   --->   "%tmp_617 = fcmp_olt  i32 %regions_15_1_load_1, i32 %p_read_15" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6368 'fcmp' 'tmp_617' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6369 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_487 = and i1 %and_ln57_486, i1 %tmp_617" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6369 'and' 'and_ln57_487' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6370 [1/2] (3.25ns)   --->   "%regions_15_1_load_2 = load i9 %regions_15_1_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6370 'load' 'regions_15_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6371 [1/2] (3.25ns)   --->   "%regions_15_2_load_2 = load i9 %regions_15_2_addr_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6371 'load' 'regions_15_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6372 [4/4] (10.5ns)   --->   "%hdist_122 = fsub i32 %regions_15_1_load_2, i32 %regions_15_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6372 'fsub' 'hdist_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6373 [1/2] (3.25ns)   --->   "%regions_15_0_load_2 = load i9 %regions_15_0_addr_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6373 'load' 'regions_15_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6374 [1/1] (0.00ns)   --->   "%bitcast_ln57_252 = bitcast i32 %regions_15_0_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6374 'bitcast' 'bitcast_ln57_252' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6375 [1/1] (0.00ns)   --->   "%tmp_618 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_252, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6375 'partselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6376 [1/1] (0.00ns)   --->   "%trunc_ln57_252 = trunc i32 %bitcast_ln57_252" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6376 'trunc' 'trunc_ln57_252' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6377 [1/1] (1.55ns)   --->   "%icmp_ln57_504 = icmp_ne  i8 %tmp_618, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6377 'icmp' 'icmp_ln57_504' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6378 [1/1] (2.44ns)   --->   "%icmp_ln57_505 = icmp_eq  i23 %trunc_ln57_252, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6378 'icmp' 'icmp_ln57_505' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6379 [2/2] (5.43ns)   --->   "%tmp_619 = fcmp_ogt  i32 %regions_15_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6379 'fcmp' 'tmp_619' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6380 [1/1] (0.00ns)   --->   "%bitcast_ln57_253 = bitcast i32 %regions_15_1_load_2" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6380 'bitcast' 'bitcast_ln57_253' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6381 [1/1] (0.00ns)   --->   "%tmp_620 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_253, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6381 'partselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6382 [1/1] (0.00ns)   --->   "%trunc_ln57_253 = trunc i32 %bitcast_ln57_253" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6382 'trunc' 'trunc_ln57_253' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6383 [1/1] (1.55ns)   --->   "%icmp_ln57_506 = icmp_ne  i8 %tmp_620, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6383 'icmp' 'icmp_ln57_506' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6384 [1/1] (2.44ns)   --->   "%icmp_ln57_507 = icmp_eq  i23 %trunc_ln57_253, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6384 'icmp' 'icmp_ln57_507' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6385 [2/2] (5.43ns)   --->   "%tmp_621 = fcmp_olt  i32 %regions_15_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6385 'fcmp' 'tmp_621' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6386 [1/2] (3.25ns)   --->   "%regions_15_1_load_3 = load i9 %regions_15_1_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6386 'load' 'regions_15_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6387 [1/2] (3.25ns)   --->   "%regions_15_2_load_3 = load i9 %regions_15_2_addr_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6387 'load' 'regions_15_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6388 [4/4] (10.5ns)   --->   "%hdist_123 = fsub i32 %regions_15_1_load_3, i32 %regions_15_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6388 'fsub' 'hdist_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6389 [1/2] (3.25ns)   --->   "%regions_15_0_load_3 = load i9 %regions_15_0_addr_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6389 'load' 'regions_15_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6390 [1/1] (0.00ns)   --->   "%bitcast_ln57_254 = bitcast i32 %regions_15_0_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6390 'bitcast' 'bitcast_ln57_254' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6391 [1/1] (0.00ns)   --->   "%tmp_622 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_254, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6391 'partselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6392 [1/1] (0.00ns)   --->   "%trunc_ln57_254 = trunc i32 %bitcast_ln57_254" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6392 'trunc' 'trunc_ln57_254' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6393 [1/1] (1.55ns)   --->   "%icmp_ln57_508 = icmp_ne  i8 %tmp_622, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6393 'icmp' 'icmp_ln57_508' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6394 [1/1] (2.44ns)   --->   "%icmp_ln57_509 = icmp_eq  i23 %trunc_ln57_254, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6394 'icmp' 'icmp_ln57_509' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6395 [2/2] (5.43ns)   --->   "%tmp_623 = fcmp_ogt  i32 %regions_15_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6395 'fcmp' 'tmp_623' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6396 [1/1] (0.00ns)   --->   "%bitcast_ln57_255 = bitcast i32 %regions_15_1_load_3" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6396 'bitcast' 'bitcast_ln57_255' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6397 [1/1] (0.00ns)   --->   "%tmp_624 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_255, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6397 'partselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6398 [1/1] (0.00ns)   --->   "%trunc_ln57_255 = trunc i32 %bitcast_ln57_255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6398 'trunc' 'trunc_ln57_255' <Predicate = true> <Delay = 0.00>
ST_742 : Operation 6399 [1/1] (1.55ns)   --->   "%icmp_ln57_510 = icmp_ne  i8 %tmp_624, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6399 'icmp' 'icmp_ln57_510' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6400 [1/1] (2.44ns)   --->   "%icmp_ln57_511 = icmp_eq  i23 %trunc_ln57_255, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6400 'icmp' 'icmp_ln57_511' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6401 [2/2] (5.43ns)   --->   "%tmp_625 = fcmp_olt  i32 %regions_15_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6401 'fcmp' 'tmp_625' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6402 [2/2] (3.25ns)   --->   "%regions_15_1_load_4 = load i9 %regions_15_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6402 'load' 'regions_15_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6403 [2/2] (3.25ns)   --->   "%regions_15_2_load_4 = load i9 %regions_15_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6403 'load' 'regions_15_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6404 [2/2] (3.25ns)   --->   "%regions_15_0_load_4 = load i9 %regions_15_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6404 'load' 'regions_15_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6405 [2/2] (3.25ns)   --->   "%regions_15_1_load_5 = load i9 %regions_15_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6405 'load' 'regions_15_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6406 [2/2] (3.25ns)   --->   "%regions_15_2_load_5 = load i9 %regions_15_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6406 'load' 'regions_15_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6407 [2/2] (3.25ns)   --->   "%regions_15_0_load_5 = load i9 %regions_15_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6407 'load' 'regions_15_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_742 : Operation 6408 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_496 = or i1 %and_ln57_483, i1 %and_ln57_481" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6408 'or' 'or_ln57_496' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6409 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_498)   --->   "%or_ln57_497 = or i1 %and_ln57_485, i1 %and_ln57_487" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6409 'or' 'or_ln57_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_742 : Operation 6410 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_498 = or i1 %or_ln57_497, i1 %or_ln57_496" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6410 'or' 'or_ln57_498' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 743 <SV = 742> <Delay = 13.7>
ST_743 : Operation 6411 [2/4] (10.5ns)   --->   "%hdist_120 = fsub i32 %regions_15_1_load, i32 %regions_15_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6411 'fsub' 'hdist_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6412 [2/4] (10.5ns)   --->   "%hdist_121 = fsub i32 %regions_15_1_load_1, i32 %regions_15_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6412 'fsub' 'hdist_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6413 [3/4] (10.5ns)   --->   "%hdist_122 = fsub i32 %regions_15_1_load_2, i32 %regions_15_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6413 'fsub' 'hdist_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6414 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_499)   --->   "%or_ln57_484 = or i1 %icmp_ln57_505, i1 %icmp_ln57_504" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6414 'or' 'or_ln57_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6415 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_499)   --->   "%and_ln57_488 = and i1 %or_ln57_484, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6415 'and' 'and_ln57_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6416 [1/2] (5.43ns)   --->   "%tmp_619 = fcmp_ogt  i32 %regions_15_0_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6416 'fcmp' 'tmp_619' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6417 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_499)   --->   "%and_ln57_489 = and i1 %and_ln57_488, i1 %tmp_619" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6417 'and' 'and_ln57_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6418 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_491)   --->   "%or_ln57_485 = or i1 %icmp_ln57_507, i1 %icmp_ln57_506" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6418 'or' 'or_ln57_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6419 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_491)   --->   "%and_ln57_490 = and i1 %or_ln57_485, i1 %or_ln57_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6419 'and' 'and_ln57_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6420 [1/2] (5.43ns)   --->   "%tmp_621 = fcmp_olt  i32 %regions_15_1_load_2, i32 %p_read_14" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6420 'fcmp' 'tmp_621' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6421 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_491 = and i1 %and_ln57_490, i1 %tmp_621" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6421 'and' 'and_ln57_491' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6422 [3/4] (10.5ns)   --->   "%hdist_123 = fsub i32 %regions_15_1_load_3, i32 %regions_15_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6422 'fsub' 'hdist_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6423 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_501)   --->   "%or_ln57_486 = or i1 %icmp_ln57_509, i1 %icmp_ln57_508" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6423 'or' 'or_ln57_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6424 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_501)   --->   "%and_ln57_492 = and i1 %or_ln57_486, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6424 'and' 'and_ln57_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6425 [1/2] (5.43ns)   --->   "%tmp_623 = fcmp_ogt  i32 %regions_15_0_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6425 'fcmp' 'tmp_623' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6426 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_501)   --->   "%and_ln57_493 = and i1 %and_ln57_492, i1 %tmp_623" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6426 'and' 'and_ln57_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6427 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_495)   --->   "%or_ln57_487 = or i1 %icmp_ln57_511, i1 %icmp_ln57_510" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6427 'or' 'or_ln57_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6428 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_495)   --->   "%and_ln57_494 = and i1 %or_ln57_487, i1 %or_ln57_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6428 'and' 'and_ln57_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6429 [1/2] (5.43ns)   --->   "%tmp_625 = fcmp_olt  i32 %regions_15_1_load_3, i32 %p_read_13" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6429 'fcmp' 'tmp_625' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6430 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_495 = and i1 %and_ln57_494, i1 %tmp_625" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6430 'and' 'and_ln57_495' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6431 [1/2] (3.25ns)   --->   "%regions_15_1_load_4 = load i9 %regions_15_1_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6431 'load' 'regions_15_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6432 [1/2] (3.25ns)   --->   "%regions_15_2_load_4 = load i9 %regions_15_2_addr_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6432 'load' 'regions_15_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6433 [4/4] (10.5ns)   --->   "%hdist_124 = fsub i32 %regions_15_1_load_4, i32 %regions_15_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6433 'fsub' 'hdist_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6434 [1/2] (3.25ns)   --->   "%regions_15_0_load_4 = load i9 %regions_15_0_addr_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6434 'load' 'regions_15_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6435 [1/1] (0.00ns)   --->   "%bitcast_ln57_256 = bitcast i32 %regions_15_0_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6435 'bitcast' 'bitcast_ln57_256' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6436 [1/1] (0.00ns)   --->   "%tmp_626 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_256, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6436 'partselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6437 [1/1] (0.00ns)   --->   "%trunc_ln57_256 = trunc i32 %bitcast_ln57_256" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6437 'trunc' 'trunc_ln57_256' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6438 [1/1] (1.55ns)   --->   "%icmp_ln57_512 = icmp_ne  i8 %tmp_626, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6438 'icmp' 'icmp_ln57_512' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6439 [1/1] (2.44ns)   --->   "%icmp_ln57_513 = icmp_eq  i23 %trunc_ln57_256, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6439 'icmp' 'icmp_ln57_513' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6440 [2/2] (5.43ns)   --->   "%tmp_627 = fcmp_ogt  i32 %regions_15_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6440 'fcmp' 'tmp_627' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6441 [1/1] (0.00ns)   --->   "%bitcast_ln57_257 = bitcast i32 %regions_15_1_load_4" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6441 'bitcast' 'bitcast_ln57_257' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6442 [1/1] (0.00ns)   --->   "%tmp_628 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_257, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6442 'partselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6443 [1/1] (0.00ns)   --->   "%trunc_ln57_257 = trunc i32 %bitcast_ln57_257" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6443 'trunc' 'trunc_ln57_257' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6444 [1/1] (1.55ns)   --->   "%icmp_ln57_514 = icmp_ne  i8 %tmp_628, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6444 'icmp' 'icmp_ln57_514' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6445 [1/1] (2.44ns)   --->   "%icmp_ln57_515 = icmp_eq  i23 %trunc_ln57_257, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6445 'icmp' 'icmp_ln57_515' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6446 [2/2] (5.43ns)   --->   "%tmp_629 = fcmp_olt  i32 %regions_15_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6446 'fcmp' 'tmp_629' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6447 [1/2] (3.25ns)   --->   "%regions_15_1_load_5 = load i9 %regions_15_1_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6447 'load' 'regions_15_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6448 [1/2] (3.25ns)   --->   "%regions_15_2_load_5 = load i9 %regions_15_2_addr_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6448 'load' 'regions_15_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6449 [4/4] (10.5ns)   --->   "%hdist_125 = fsub i32 %regions_15_1_load_5, i32 %regions_15_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6449 'fsub' 'hdist_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6450 [1/2] (3.25ns)   --->   "%regions_15_0_load_5 = load i9 %regions_15_0_addr_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6450 'load' 'regions_15_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6451 [1/1] (0.00ns)   --->   "%bitcast_ln57_258 = bitcast i32 %regions_15_0_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6451 'bitcast' 'bitcast_ln57_258' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6452 [1/1] (0.00ns)   --->   "%tmp_630 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_258, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6452 'partselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6453 [1/1] (0.00ns)   --->   "%trunc_ln57_258 = trunc i32 %bitcast_ln57_258" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6453 'trunc' 'trunc_ln57_258' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6454 [1/1] (1.55ns)   --->   "%icmp_ln57_516 = icmp_ne  i8 %tmp_630, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6454 'icmp' 'icmp_ln57_516' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6455 [1/1] (2.44ns)   --->   "%icmp_ln57_517 = icmp_eq  i23 %trunc_ln57_258, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6455 'icmp' 'icmp_ln57_517' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6456 [2/2] (5.43ns)   --->   "%tmp_631 = fcmp_ogt  i32 %regions_15_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6456 'fcmp' 'tmp_631' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6457 [1/1] (0.00ns)   --->   "%bitcast_ln57_259 = bitcast i32 %regions_15_1_load_5" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6457 'bitcast' 'bitcast_ln57_259' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6458 [1/1] (0.00ns)   --->   "%tmp_632 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_259, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6458 'partselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6459 [1/1] (0.00ns)   --->   "%trunc_ln57_259 = trunc i32 %bitcast_ln57_259" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6459 'trunc' 'trunc_ln57_259' <Predicate = true> <Delay = 0.00>
ST_743 : Operation 6460 [1/1] (1.55ns)   --->   "%icmp_ln57_518 = icmp_ne  i8 %tmp_632, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6460 'icmp' 'icmp_ln57_518' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6461 [1/1] (2.44ns)   --->   "%icmp_ln57_519 = icmp_eq  i23 %trunc_ln57_259, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6461 'icmp' 'icmp_ln57_519' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6462 [2/2] (5.43ns)   --->   "%tmp_633 = fcmp_olt  i32 %regions_15_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6462 'fcmp' 'tmp_633' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6463 [2/2] (3.25ns)   --->   "%regions_15_1_load_6 = load i9 %regions_15_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6463 'load' 'regions_15_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6464 [2/2] (3.25ns)   --->   "%regions_15_2_load_6 = load i9 %regions_15_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6464 'load' 'regions_15_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6465 [2/2] (3.25ns)   --->   "%regions_15_0_load_6 = load i9 %regions_15_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6465 'load' 'regions_15_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6466 [2/2] (3.25ns)   --->   "%regions_15_1_load_7 = load i9 %regions_15_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6466 'load' 'regions_15_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6467 [2/2] (3.25ns)   --->   "%regions_15_2_load_7 = load i9 %regions_15_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6467 'load' 'regions_15_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6468 [2/2] (3.25ns)   --->   "%regions_15_0_load_7 = load i9 %regions_15_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6468 'load' 'regions_15_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_743 : Operation 6469 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_499 = or i1 %and_ln57_489, i1 %and_ln57_491" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6469 'or' 'or_ln57_499' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6470 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_501)   --->   "%or_ln57_500 = or i1 %and_ln57_493, i1 %and_ln57_495" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6470 'or' 'or_ln57_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_743 : Operation 6471 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_501 = or i1 %or_ln57_500, i1 %or_ln57_499" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6471 'or' 'or_ln57_501' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 744 <SV = 743> <Delay = 13.7>
ST_744 : Operation 6472 [1/4] (10.5ns)   --->   "%hdist_120 = fsub i32 %regions_15_1_load, i32 %regions_15_2_load" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6472 'fsub' 'hdist_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6473 [1/4] (10.5ns)   --->   "%hdist_121 = fsub i32 %regions_15_1_load_1, i32 %regions_15_2_load_1" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6473 'fsub' 'hdist_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6474 [2/4] (10.5ns)   --->   "%hdist_122 = fsub i32 %regions_15_1_load_2, i32 %regions_15_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6474 'fsub' 'hdist_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6475 [2/4] (10.5ns)   --->   "%hdist_123 = fsub i32 %regions_15_1_load_3, i32 %regions_15_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6475 'fsub' 'hdist_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6476 [3/4] (10.5ns)   --->   "%hdist_124 = fsub i32 %regions_15_1_load_4, i32 %regions_15_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6476 'fsub' 'hdist_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6477 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_503)   --->   "%or_ln57_488 = or i1 %icmp_ln57_513, i1 %icmp_ln57_512" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6477 'or' 'or_ln57_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_503)   --->   "%and_ln57_496 = and i1 %or_ln57_488, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6478 'and' 'and_ln57_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6479 [1/2] (5.43ns)   --->   "%tmp_627 = fcmp_ogt  i32 %regions_15_0_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6479 'fcmp' 'tmp_627' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6480 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_503)   --->   "%and_ln57_497 = and i1 %and_ln57_496, i1 %tmp_627" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6480 'and' 'and_ln57_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6481 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_499)   --->   "%or_ln57_489 = or i1 %icmp_ln57_515, i1 %icmp_ln57_514" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6481 'or' 'or_ln57_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6482 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_499)   --->   "%and_ln57_498 = and i1 %or_ln57_489, i1 %or_ln57_17" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6482 'and' 'and_ln57_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6483 [1/2] (5.43ns)   --->   "%tmp_629 = fcmp_olt  i32 %regions_15_1_load_4, i32 %p_read_12" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6483 'fcmp' 'tmp_629' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6484 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_499 = and i1 %and_ln57_498, i1 %tmp_629" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6484 'and' 'and_ln57_499' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6485 [3/4] (10.5ns)   --->   "%hdist_125 = fsub i32 %regions_15_1_load_5, i32 %regions_15_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6485 'fsub' 'hdist_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6486 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_505)   --->   "%or_ln57_490 = or i1 %icmp_ln57_517, i1 %icmp_ln57_516" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6486 'or' 'or_ln57_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6487 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_505)   --->   "%and_ln57_500 = and i1 %or_ln57_490, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6487 'and' 'and_ln57_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6488 [1/2] (5.43ns)   --->   "%tmp_631 = fcmp_ogt  i32 %regions_15_0_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6488 'fcmp' 'tmp_631' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6489 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_505)   --->   "%and_ln57_501 = and i1 %and_ln57_500, i1 %tmp_631" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6489 'and' 'and_ln57_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6490 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_503)   --->   "%or_ln57_491 = or i1 %icmp_ln57_519, i1 %icmp_ln57_518" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6490 'or' 'or_ln57_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6491 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_503)   --->   "%and_ln57_502 = and i1 %or_ln57_491, i1 %or_ln57_21" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6491 'and' 'and_ln57_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6492 [1/2] (5.43ns)   --->   "%tmp_633 = fcmp_olt  i32 %regions_15_1_load_5, i32 %p_read_11" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6492 'fcmp' 'tmp_633' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6493 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_503 = and i1 %and_ln57_502, i1 %tmp_633" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6493 'and' 'and_ln57_503' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6494 [1/2] (3.25ns)   --->   "%regions_15_1_load_6 = load i9 %regions_15_1_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6494 'load' 'regions_15_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_744 : Operation 6495 [1/2] (3.25ns)   --->   "%regions_15_2_load_6 = load i9 %regions_15_2_addr_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6495 'load' 'regions_15_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_744 : Operation 6496 [4/4] (10.5ns)   --->   "%hdist_126 = fsub i32 %regions_15_1_load_6, i32 %regions_15_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6496 'fsub' 'hdist_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6497 [1/2] (3.25ns)   --->   "%regions_15_0_load_6 = load i9 %regions_15_0_addr_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6497 'load' 'regions_15_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_744 : Operation 6498 [1/1] (0.00ns)   --->   "%bitcast_ln57_260 = bitcast i32 %regions_15_0_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6498 'bitcast' 'bitcast_ln57_260' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6499 [1/1] (0.00ns)   --->   "%tmp_634 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_260, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6499 'partselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6500 [1/1] (0.00ns)   --->   "%trunc_ln57_260 = trunc i32 %bitcast_ln57_260" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6500 'trunc' 'trunc_ln57_260' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6501 [1/1] (1.55ns)   --->   "%icmp_ln57_520 = icmp_ne  i8 %tmp_634, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6501 'icmp' 'icmp_ln57_520' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6502 [1/1] (2.44ns)   --->   "%icmp_ln57_521 = icmp_eq  i23 %trunc_ln57_260, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6502 'icmp' 'icmp_ln57_521' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6503 [2/2] (5.43ns)   --->   "%tmp_635 = fcmp_ogt  i32 %regions_15_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6503 'fcmp' 'tmp_635' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6504 [1/1] (0.00ns)   --->   "%bitcast_ln57_261 = bitcast i32 %regions_15_1_load_6" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6504 'bitcast' 'bitcast_ln57_261' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6505 [1/1] (0.00ns)   --->   "%tmp_636 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_261, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6505 'partselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6506 [1/1] (0.00ns)   --->   "%trunc_ln57_261 = trunc i32 %bitcast_ln57_261" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6506 'trunc' 'trunc_ln57_261' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6507 [1/1] (1.55ns)   --->   "%icmp_ln57_522 = icmp_ne  i8 %tmp_636, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6507 'icmp' 'icmp_ln57_522' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6508 [1/1] (2.44ns)   --->   "%icmp_ln57_523 = icmp_eq  i23 %trunc_ln57_261, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6508 'icmp' 'icmp_ln57_523' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6509 [2/2] (5.43ns)   --->   "%tmp_637 = fcmp_olt  i32 %regions_15_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6509 'fcmp' 'tmp_637' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6510 [1/2] (3.25ns)   --->   "%regions_15_1_load_7 = load i9 %regions_15_1_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6510 'load' 'regions_15_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_744 : Operation 6511 [1/2] (3.25ns)   --->   "%regions_15_2_load_7 = load i9 %regions_15_2_addr_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6511 'load' 'regions_15_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_744 : Operation 6512 [4/4] (10.5ns)   --->   "%hdist_127 = fsub i32 %regions_15_1_load_7, i32 %regions_15_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6512 'fsub' 'hdist_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6513 [1/2] (3.25ns)   --->   "%regions_15_0_load_7 = load i9 %regions_15_0_addr_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6513 'load' 'regions_15_0_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_744 : Operation 6514 [1/1] (0.00ns)   --->   "%bitcast_ln57_262 = bitcast i32 %regions_15_0_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6514 'bitcast' 'bitcast_ln57_262' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6515 [1/1] (0.00ns)   --->   "%tmp_638 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_262, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6515 'partselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6516 [1/1] (0.00ns)   --->   "%trunc_ln57_262 = trunc i32 %bitcast_ln57_262" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6516 'trunc' 'trunc_ln57_262' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6517 [1/1] (1.55ns)   --->   "%icmp_ln57_524 = icmp_ne  i8 %tmp_638, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6517 'icmp' 'icmp_ln57_524' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6518 [1/1] (2.44ns)   --->   "%icmp_ln57_525 = icmp_eq  i23 %trunc_ln57_262, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6518 'icmp' 'icmp_ln57_525' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6519 [2/2] (5.43ns)   --->   "%tmp_639 = fcmp_ogt  i32 %regions_15_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6519 'fcmp' 'tmp_639' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6520 [1/1] (0.00ns)   --->   "%bitcast_ln57_263 = bitcast i32 %regions_15_1_load_7" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6520 'bitcast' 'bitcast_ln57_263' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6521 [1/1] (0.00ns)   --->   "%tmp_640 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln57_263, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6521 'partselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6522 [1/1] (0.00ns)   --->   "%trunc_ln57_263 = trunc i32 %bitcast_ln57_263" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6522 'trunc' 'trunc_ln57_263' <Predicate = true> <Delay = 0.00>
ST_744 : Operation 6523 [1/1] (1.55ns)   --->   "%icmp_ln57_526 = icmp_ne  i8 %tmp_640, i8 255" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6523 'icmp' 'icmp_ln57_526' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6524 [1/1] (2.44ns)   --->   "%icmp_ln57_527 = icmp_eq  i23 %trunc_ln57_263, i23 0" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6524 'icmp' 'icmp_ln57_527' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6525 [2/2] (5.43ns)   --->   "%tmp_641 = fcmp_olt  i32 %regions_15_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6525 'fcmp' 'tmp_641' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6526 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_503 = or i1 %and_ln57_497, i1 %and_ln57_499" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6526 'or' 'or_ln57_503' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6527 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_505)   --->   "%or_ln57_504 = or i1 %and_ln57_501, i1 %and_ln57_503" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6527 'or' 'or_ln57_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_744 : Operation 6528 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_505 = or i1 %or_ln57_504, i1 %or_ln57_503" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6528 'or' 'or_ln57_505' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 745 <SV = 744> <Delay = 12.3>
ST_745 : Operation 6529 [2/2] (12.3ns)   --->   "%scale_120 = fmul i32 %hdist_120, i32 %hdist_120" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6529 'fmul' 'scale_120' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6530 [1/4] (10.5ns)   --->   "%hdist_122 = fsub i32 %regions_15_1_load_2, i32 %regions_15_2_load_2" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6530 'fsub' 'hdist_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6531 [1/4] (10.5ns)   --->   "%hdist_123 = fsub i32 %regions_15_1_load_3, i32 %regions_15_2_load_3" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6531 'fsub' 'hdist_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6532 [2/4] (10.5ns)   --->   "%hdist_124 = fsub i32 %regions_15_1_load_4, i32 %regions_15_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6532 'fsub' 'hdist_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6533 [2/4] (10.5ns)   --->   "%hdist_125 = fsub i32 %regions_15_1_load_5, i32 %regions_15_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6533 'fsub' 'hdist_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6534 [3/4] (10.5ns)   --->   "%hdist_126 = fsub i32 %regions_15_1_load_6, i32 %regions_15_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6534 'fsub' 'hdist_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6535 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_506)   --->   "%or_ln57_492 = or i1 %icmp_ln57_521, i1 %icmp_ln57_520" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6535 'or' 'or_ln57_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6536 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_506)   --->   "%and_ln57_504 = and i1 %or_ln57_492, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6536 'and' 'and_ln57_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6537 [1/2] (5.43ns)   --->   "%tmp_635 = fcmp_ogt  i32 %regions_15_0_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6537 'fcmp' 'tmp_635' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6538 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_506)   --->   "%and_ln57_505 = and i1 %and_ln57_504, i1 %tmp_635" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6538 'and' 'and_ln57_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6539 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_507)   --->   "%or_ln57_493 = or i1 %icmp_ln57_523, i1 %icmp_ln57_522" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6539 'or' 'or_ln57_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6540 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_507)   --->   "%and_ln57_506 = and i1 %or_ln57_493, i1 %or_ln57_25" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6540 'and' 'and_ln57_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6541 [1/2] (5.43ns)   --->   "%tmp_637 = fcmp_olt  i32 %regions_15_1_load_6, i32 %p_read_10" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6541 'fcmp' 'tmp_637' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6542 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_507 = and i1 %and_ln57_506, i1 %tmp_637" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6542 'and' 'and_ln57_507' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6543 [3/4] (10.5ns)   --->   "%hdist_127 = fsub i32 %regions_15_1_load_7, i32 %regions_15_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6543 'fsub' 'hdist_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6544 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_508)   --->   "%or_ln57_494 = or i1 %icmp_ln57_525, i1 %icmp_ln57_524" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6544 'or' 'or_ln57_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6545 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_508)   --->   "%and_ln57_508 = and i1 %or_ln57_494, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6545 'and' 'and_ln57_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6546 [1/2] (5.43ns)   --->   "%tmp_639 = fcmp_ogt  i32 %regions_15_0_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6546 'fcmp' 'tmp_639' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6547 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_508)   --->   "%and_ln57_509 = and i1 %and_ln57_508, i1 %tmp_639" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6547 'and' 'and_ln57_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6548 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_511)   --->   "%or_ln57_495 = or i1 %icmp_ln57_527, i1 %icmp_ln57_526" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6548 'or' 'or_ln57_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6549 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_511)   --->   "%and_ln57_510 = and i1 %or_ln57_495, i1 %or_ln57_29" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6549 'and' 'and_ln57_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6550 [1/2] (5.43ns)   --->   "%tmp_641 = fcmp_olt  i32 %regions_15_1_load_7, i32 %p_read_9" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6550 'fcmp' 'tmp_641' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6551 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln57_511 = and i1 %and_ln57_510, i1 %tmp_641" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6551 'and' 'and_ln57_511' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6552 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_510)   --->   "%or_ln57_502 = or i1 %or_ln57_501, i1 %or_ln57_498" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6552 'or' 'or_ln57_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6553 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_506 = or i1 %and_ln57_505, i1 %and_ln57_507" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6553 'or' 'or_ln57_506' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6554 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_508)   --->   "%or_ln57_507 = or i1 %and_ln57_509, i1 %and_ln57_511" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6554 'or' 'or_ln57_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6555 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_508 = or i1 %or_ln57_507, i1 %or_ln57_506" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6555 'or' 'or_ln57_508' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6556 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_510)   --->   "%or_ln57_509 = or i1 %or_ln57_508, i1 %or_ln57_505" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6556 'or' 'or_ln57_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_745 : Operation 6557 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln57_510 = or i1 %or_ln57_509, i1 %or_ln57_502" [detector_solid/abs_solid_detector.cpp:57]   --->   Operation 6557 'or' 'or_ln57_510' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 746 <SV = 745> <Delay = 12.3>
ST_746 : Operation 6558 [1/2] (12.3ns)   --->   "%scale_120 = fmul i32 %hdist_120, i32 %hdist_120" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6558 'fmul' 'scale_120' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 6559 [1/4] (10.5ns)   --->   "%hdist_124 = fsub i32 %regions_15_1_load_4, i32 %regions_15_2_load_4" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6559 'fsub' 'hdist_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 6560 [1/4] (10.5ns)   --->   "%hdist_125 = fsub i32 %regions_15_1_load_5, i32 %regions_15_2_load_5" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6560 'fsub' 'hdist_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 6561 [2/4] (10.5ns)   --->   "%hdist_126 = fsub i32 %regions_15_1_load_6, i32 %regions_15_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6561 'fsub' 'hdist_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_746 : Operation 6562 [2/4] (10.5ns)   --->   "%hdist_127 = fsub i32 %regions_15_1_load_7, i32 %regions_15_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6562 'fsub' 'hdist_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 747 <SV = 746> <Delay = 10.5>
ST_747 : Operation 6563 [4/4] (10.5ns)   --->   "%area_120 = fadd i32 %scale_120, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6563 'fadd' 'area_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 6564 [1/4] (10.5ns)   --->   "%hdist_126 = fsub i32 %regions_15_1_load_6, i32 %regions_15_2_load_6" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6564 'fsub' 'hdist_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_747 : Operation 6565 [1/4] (10.5ns)   --->   "%hdist_127 = fsub i32 %regions_15_1_load_7, i32 %regions_15_2_load_7" [detector_solid/abs_solid_detector.cpp:51]   --->   Operation 6565 'fsub' 'hdist_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 748 <SV = 747> <Delay = 10.5>
ST_748 : Operation 6566 [3/4] (10.5ns)   --->   "%area_120 = fadd i32 %scale_120, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6566 'fadd' 'area_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 749 <SV = 748> <Delay = 12.3>
ST_749 : Operation 6567 [2/4] (10.5ns)   --->   "%area_120 = fadd i32 %scale_120, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6567 'fadd' 'area_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_749 : Operation 6568 [2/2] (12.3ns)   --->   "%scale_121 = fmul i32 %hdist_121, i32 %hdist_121" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6568 'fmul' 'scale_121' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 750 <SV = 749> <Delay = 12.3>
ST_750 : Operation 6569 [1/4] (10.5ns)   --->   "%area_120 = fadd i32 %scale_120, i32 0" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6569 'fadd' 'area_120' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_750 : Operation 6570 [1/2] (12.3ns)   --->   "%scale_121 = fmul i32 %hdist_121, i32 %hdist_121" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6570 'fmul' 'scale_121' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 751 <SV = 750> <Delay = 10.5>
ST_751 : Operation 6571 [4/4] (10.5ns)   --->   "%area_121 = fadd i32 %area_120, i32 %scale_121" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6571 'fadd' 'area_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 752 <SV = 751> <Delay = 10.5>
ST_752 : Operation 6572 [3/4] (10.5ns)   --->   "%area_121 = fadd i32 %area_120, i32 %scale_121" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6572 'fadd' 'area_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 752> <Delay = 12.3>
ST_753 : Operation 6573 [2/4] (10.5ns)   --->   "%area_121 = fadd i32 %area_120, i32 %scale_121" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6573 'fadd' 'area_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_753 : Operation 6574 [2/2] (12.3ns)   --->   "%scale_122 = fmul i32 %hdist_122, i32 %hdist_122" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6574 'fmul' 'scale_122' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 754 <SV = 753> <Delay = 12.3>
ST_754 : Operation 6575 [1/4] (10.5ns)   --->   "%area_121 = fadd i32 %area_120, i32 %scale_121" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6575 'fadd' 'area_121' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_754 : Operation 6576 [1/2] (12.3ns)   --->   "%scale_122 = fmul i32 %hdist_122, i32 %hdist_122" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6576 'fmul' 'scale_122' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 755 <SV = 754> <Delay = 10.5>
ST_755 : Operation 6577 [4/4] (10.5ns)   --->   "%area_122 = fadd i32 %area_121, i32 %scale_122" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6577 'fadd' 'area_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 756 <SV = 755> <Delay = 10.5>
ST_756 : Operation 6578 [3/4] (10.5ns)   --->   "%area_122 = fadd i32 %area_121, i32 %scale_122" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6578 'fadd' 'area_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 757 <SV = 756> <Delay = 12.3>
ST_757 : Operation 6579 [2/4] (10.5ns)   --->   "%area_122 = fadd i32 %area_121, i32 %scale_122" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6579 'fadd' 'area_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_757 : Operation 6580 [2/2] (12.3ns)   --->   "%scale_123 = fmul i32 %hdist_123, i32 %hdist_123" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6580 'fmul' 'scale_123' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 758 <SV = 757> <Delay = 12.3>
ST_758 : Operation 6581 [1/4] (10.5ns)   --->   "%area_122 = fadd i32 %area_121, i32 %scale_122" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6581 'fadd' 'area_122' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_758 : Operation 6582 [1/2] (12.3ns)   --->   "%scale_123 = fmul i32 %hdist_123, i32 %hdist_123" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6582 'fmul' 'scale_123' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 759 <SV = 758> <Delay = 10.5>
ST_759 : Operation 6583 [4/4] (10.5ns)   --->   "%area_123 = fadd i32 %area_122, i32 %scale_123" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6583 'fadd' 'area_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 760 <SV = 759> <Delay = 10.5>
ST_760 : Operation 6584 [3/4] (10.5ns)   --->   "%area_123 = fadd i32 %area_122, i32 %scale_123" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6584 'fadd' 'area_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 761 <SV = 760> <Delay = 12.3>
ST_761 : Operation 6585 [2/4] (10.5ns)   --->   "%area_123 = fadd i32 %area_122, i32 %scale_123" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6585 'fadd' 'area_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_761 : Operation 6586 [2/2] (12.3ns)   --->   "%scale_124 = fmul i32 %hdist_124, i32 %hdist_124" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6586 'fmul' 'scale_124' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 762 <SV = 761> <Delay = 12.3>
ST_762 : Operation 6587 [1/4] (10.5ns)   --->   "%area_123 = fadd i32 %area_122, i32 %scale_123" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6587 'fadd' 'area_123' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_762 : Operation 6588 [1/2] (12.3ns)   --->   "%scale_124 = fmul i32 %hdist_124, i32 %hdist_124" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6588 'fmul' 'scale_124' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 763 <SV = 762> <Delay = 10.5>
ST_763 : Operation 6589 [4/4] (10.5ns)   --->   "%area_124 = fadd i32 %area_123, i32 %scale_124" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6589 'fadd' 'area_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 764 <SV = 763> <Delay = 10.5>
ST_764 : Operation 6590 [3/4] (10.5ns)   --->   "%area_124 = fadd i32 %area_123, i32 %scale_124" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6590 'fadd' 'area_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 765 <SV = 764> <Delay = 12.3>
ST_765 : Operation 6591 [2/4] (10.5ns)   --->   "%area_124 = fadd i32 %area_123, i32 %scale_124" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6591 'fadd' 'area_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_765 : Operation 6592 [2/2] (12.3ns)   --->   "%scale_125 = fmul i32 %hdist_125, i32 %hdist_125" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6592 'fmul' 'scale_125' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 766 <SV = 765> <Delay = 12.3>
ST_766 : Operation 6593 [1/4] (10.5ns)   --->   "%area_124 = fadd i32 %area_123, i32 %scale_124" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6593 'fadd' 'area_124' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_766 : Operation 6594 [1/2] (12.3ns)   --->   "%scale_125 = fmul i32 %hdist_125, i32 %hdist_125" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6594 'fmul' 'scale_125' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 767 <SV = 766> <Delay = 10.5>
ST_767 : Operation 6595 [4/4] (10.5ns)   --->   "%area_125 = fadd i32 %area_124, i32 %scale_125" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6595 'fadd' 'area_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 768 <SV = 767> <Delay = 10.5>
ST_768 : Operation 6596 [3/4] (10.5ns)   --->   "%area_125 = fadd i32 %area_124, i32 %scale_125" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6596 'fadd' 'area_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 769 <SV = 768> <Delay = 12.3>
ST_769 : Operation 6597 [2/4] (10.5ns)   --->   "%area_125 = fadd i32 %area_124, i32 %scale_125" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6597 'fadd' 'area_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_769 : Operation 6598 [2/2] (12.3ns)   --->   "%scale_126 = fmul i32 %hdist_126, i32 %hdist_126" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6598 'fmul' 'scale_126' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 770 <SV = 769> <Delay = 12.3>
ST_770 : Operation 6599 [1/4] (10.5ns)   --->   "%area_125 = fadd i32 %area_124, i32 %scale_125" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6599 'fadd' 'area_125' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_770 : Operation 6600 [1/2] (12.3ns)   --->   "%scale_126 = fmul i32 %hdist_126, i32 %hdist_126" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6600 'fmul' 'scale_126' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 771 <SV = 770> <Delay = 10.5>
ST_771 : Operation 6601 [4/4] (10.5ns)   --->   "%area_126 = fadd i32 %area_125, i32 %scale_126" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6601 'fadd' 'area_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 772 <SV = 771> <Delay = 10.5>
ST_772 : Operation 6602 [3/4] (10.5ns)   --->   "%area_126 = fadd i32 %area_125, i32 %scale_126" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6602 'fadd' 'area_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 773 <SV = 772> <Delay = 12.3>
ST_773 : Operation 6603 [2/4] (10.5ns)   --->   "%area_126 = fadd i32 %area_125, i32 %scale_126" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6603 'fadd' 'area_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_773 : Operation 6604 [2/2] (12.3ns)   --->   "%scale_127 = fmul i32 %hdist_127, i32 %hdist_127" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6604 'fmul' 'scale_127' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 774 <SV = 773> <Delay = 12.3>
ST_774 : Operation 6605 [1/4] (10.5ns)   --->   "%area_126 = fadd i32 %area_125, i32 %scale_126" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6605 'fadd' 'area_126' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_774 : Operation 6606 [1/2] (12.3ns)   --->   "%scale_127 = fmul i32 %hdist_127, i32 %hdist_127" [detector_solid/abs_solid_detector.cpp:53]   --->   Operation 6606 'fmul' 'scale_127' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 775 <SV = 774> <Delay = 10.5>
ST_775 : Operation 6607 [4/4] (10.5ns)   --->   "%area_127 = fadd i32 %area_126, i32 %scale_127" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6607 'fadd' 'area_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 776 <SV = 775> <Delay = 10.5>
ST_776 : Operation 6608 [3/4] (10.5ns)   --->   "%area_127 = fadd i32 %area_126, i32 %scale_127" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6608 'fadd' 'area_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 776> <Delay = 10.5>
ST_777 : Operation 6609 [2/4] (10.5ns)   --->   "%area_127 = fadd i32 %area_126, i32 %scale_127" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6609 'fadd' 'area_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 778 <SV = 777> <Delay = 10.5>
ST_778 : Operation 6610 [1/4] (10.5ns)   --->   "%area_127 = fadd i32 %area_126, i32 %scale_127" [detector_solid/abs_solid_detector.cpp:54]   --->   Operation 6610 'fadd' 'area_127' <Predicate = true> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 779 <SV = 778> <Delay = 14.0>
ST_779 : Operation 6611 [9/9] (14.0ns)   --->   "%tmp_score_15 = fdiv i32 1, i32 %area_127" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6611 'fdiv' 'tmp_score_15' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 780 <SV = 779> <Delay = 14.0>
ST_780 : Operation 6612 [8/9] (14.0ns)   --->   "%tmp_score_15 = fdiv i32 1, i32 %area_127" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6612 'fdiv' 'tmp_score_15' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 781 <SV = 780> <Delay = 14.0>
ST_781 : Operation 6613 [7/9] (14.0ns)   --->   "%tmp_score_15 = fdiv i32 1, i32 %area_127" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6613 'fdiv' 'tmp_score_15' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 782 <SV = 781> <Delay = 14.0>
ST_782 : Operation 6614 [6/9] (14.0ns)   --->   "%tmp_score_15 = fdiv i32 1, i32 %area_127" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6614 'fdiv' 'tmp_score_15' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 783 <SV = 782> <Delay = 14.0>
ST_783 : Operation 6615 [5/9] (14.0ns)   --->   "%tmp_score_15 = fdiv i32 1, i32 %area_127" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6615 'fdiv' 'tmp_score_15' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 784 <SV = 783> <Delay = 14.0>
ST_784 : Operation 6616 [4/9] (14.0ns)   --->   "%tmp_score_15 = fdiv i32 1, i32 %area_127" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6616 'fdiv' 'tmp_score_15' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 785 <SV = 784> <Delay = 14.0>
ST_785 : Operation 6617 [3/9] (14.0ns)   --->   "%tmp_score_15 = fdiv i32 1, i32 %area_127" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6617 'fdiv' 'tmp_score_15' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 786 <SV = 785> <Delay = 14.0>
ST_786 : Operation 6618 [2/9] (14.0ns)   --->   "%tmp_score_15 = fdiv i32 1, i32 %area_127" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6618 'fdiv' 'tmp_score_15' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 787 <SV = 786> <Delay = 14.0>
ST_787 : Operation 6619 [1/9] (14.0ns)   --->   "%tmp_score_15 = fdiv i32 1, i32 %area_127" [detector_solid/abs_solid_detector.cpp:61]   --->   Operation 6619 'fdiv' 'tmp_score_15' <Predicate = true> <Delay = 14.0> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 14.0> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_787 : Operation 6620 [1/1] (2.75ns)   --->   "%br_ln62 = br i1 %or_ln57_510, void %land.lhs.true.15.i, void %find_region.exit" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6620 'br' 'br_ln62' <Predicate = true> <Delay = 2.75>

State 788 <SV = 787> <Delay = 5.43>
ST_788 : Operation 6621 [1/1] (0.00ns)   --->   "%bitcast_ln62_28 = bitcast i32 %tmp_score_15" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6621 'bitcast' 'bitcast_ln62_28' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 6622 [1/1] (0.00ns)   --->   "%tmp_642 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_28, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6622 'partselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 6623 [1/1] (0.00ns)   --->   "%trunc_ln62_28 = trunc i32 %bitcast_ln62_28" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6623 'trunc' 'trunc_ln62_28' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 6624 [1/1] (0.00ns)   --->   "%bitcast_ln62_29 = bitcast i32 %score_17" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6624 'bitcast' 'bitcast_ln62_29' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 6625 [1/1] (0.00ns)   --->   "%tmp_643 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln62_29, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6625 'partselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 6626 [1/1] (0.00ns)   --->   "%trunc_ln62_29 = trunc i32 %bitcast_ln62_29" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6626 'trunc' 'trunc_ln62_29' <Predicate = true> <Delay = 0.00>
ST_788 : Operation 6627 [1/1] (1.55ns)   --->   "%icmp_ln62_56 = icmp_ne  i8 %tmp_642, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6627 'icmp' 'icmp_ln62_56' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 6628 [1/1] (2.44ns)   --->   "%icmp_ln62_57 = icmp_eq  i23 %trunc_ln62_28, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6628 'icmp' 'icmp_ln62_57' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 6629 [1/1] (1.55ns)   --->   "%icmp_ln62_58 = icmp_ne  i8 %tmp_643, i8 255" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6629 'icmp' 'icmp_ln62_58' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 6630 [1/1] (2.44ns)   --->   "%icmp_ln62_59 = icmp_eq  i23 %trunc_ln62_29, i23 0" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6630 'icmp' 'icmp_ln62_59' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_788 : Operation 6631 [2/2] (5.43ns)   --->   "%tmp_644 = fcmp_ogt  i32 %tmp_score_15, i32 %score_17" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6631 'fcmp' 'tmp_644' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 788> <Delay = 7.43>
ST_789 : Operation 6632 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_14)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %idx_14, i32 4" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6632 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 6633 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_14)   --->   "%or_ln62_43 = or i1 %icmp_ln62_57, i1 %icmp_ln62_56" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6633 'or' 'or_ln62_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 6634 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_14)   --->   "%or_ln62_44 = or i1 %icmp_ln62_59, i1 %icmp_ln62_58" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6634 'or' 'or_ln62_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 6635 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_14)   --->   "%and_ln62_28 = and i1 %or_ln62_43, i1 %or_ln62_44" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6635 'and' 'and_ln62_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 6636 [1/2] (5.43ns)   --->   "%tmp_644 = fcmp_ogt  i32 %tmp_score_15, i32 %score_17" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6636 'fcmp' 'tmp_644' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 6637 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_14)   --->   "%and_ln62_29 = and i1 %and_ln62_28, i1 %tmp_644" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6637 'and' 'and_ln62_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 6638 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln62_14 = or i1 %tmp_653, i1 %and_ln62_29" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6638 'or' 'or_ln62_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_789 : Operation 6639 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln62_27 = select i1 %or_ln62_14, i4 15, i4 %trunc_ln35_10" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6639 'select' 'select_ln62_27' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_789 : Operation 6640 [1/1] (0.00ns)   --->   "%zext_ln62_14 = zext i4 %select_ln62_27" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6640 'zext' 'zext_ln62_14' <Predicate = true> <Delay = 0.00>
ST_789 : Operation 6641 [1/1] (2.75ns)   --->   "%br_ln62 = br void %find_region.exit" [detector_solid/abs_solid_detector.cpp:62]   --->   Operation 6641 'br' 'br_ln62' <Predicate = true> <Delay = 2.75>

State 790 <SV = 789> <Delay = 0.00>
ST_790 : Operation 6642 [1/1] (0.00ns)   --->   "%UnifiedRetVal_i = phi i5 %zext_ln62_14, void %land.lhs.true.15.i, i5 31, void %entry, i5 %select_ln35_1, void %for.body4.i, i5 %sext_ln35_1, void %for.body4.1.i_ifconv, i5 %sext_ln35_2, void %for.body4.2.i_ifconv, i5 %sext_ln35_4, void %for.body4.3.i_ifconv, i5 %sext_ln35_5, void %for.body4.4.i_ifconv, i5 %sext_ln35_6, void %for.body4.5.i_ifconv, i5 %sext_ln35_7, void %for.body4.6.i_ifconv, i5 %sext_ln35_8, void %for.body4.7.i_ifconv, i5 %idx_8, void %for.body4.8.i_ifconv, i5 %idx_9, void %for.body4.9.i_ifconv, i5 %idx_10, void %for.body4.10.i_ifconv, i5 %idx_11, void %for.body4.11.i_ifconv, i5 %idx_12, void %for.body4.12.i_ifconv, i5 %idx_13, void %for.body4.13.i_ifconv, i5 %idx_14, void %for.body4.14.i_ifconv, i5 %idx_14, void %for.body4.15.i"   --->   Operation 6642 'phi' 'UnifiedRetVal_i' <Predicate = true> <Delay = 0.00>
ST_790 : Operation 6643 [1/1] (0.00ns)   --->   "%ret_ln1077 = ret i5 %UnifiedRetVal_i"   --->   Operation 6643 'ret' 'ret_ln1077' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 4.3ns
The critical path consists of the following:
	wire read operation ('n_regions_read', detector_solid/abs_solid_detector.cpp:57) on port 'n_regions' (detector_solid/abs_solid_detector.cpp:57) [67]  (0 ns)
	'icmp' operation ('icmp_ln1077') [469]  (1.55 ns)
	multiplexor before 'phi' operation ('idx') with incoming values : ('select_ln35_1', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_1', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_2', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_4', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_5', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_6', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_7', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_8', detector_solid/abs_solid_detector.cpp:35) ('idx', detector_solid/abs_solid_detector.cpp:57) ('zext_ln62_14', detector_solid/abs_solid_detector.cpp:62) [4249]  (2.75 ns)

 <State 2>: 8.69ns
The critical path consists of the following:
	'load' operation ('regions_0_0_load', detector_solid/abs_solid_detector.cpp:57) on array 'regions_0_0' [477]  (3.25 ns)
	'fcmp' operation ('tmp_73', detector_solid/abs_solid_detector.cpp:57) [491]  (5.43 ns)

 <State 3>: 8.69ns
The critical path consists of the following:
	'load' operation ('regions_0_0_load_2', detector_solid/abs_solid_detector.cpp:57) on array 'regions_0_0' [537]  (3.25 ns)
	'fcmp' operation ('tmp_83', detector_solid/abs_solid_detector.cpp:57) [551]  (5.43 ns)

 <State 4>: 8.69ns
The critical path consists of the following:
	'load' operation ('regions_0_0_load_4', detector_solid/abs_solid_detector.cpp:57) on array 'regions_0_0' [597]  (3.25 ns)
	'fcmp' operation ('tmp_93', detector_solid/abs_solid_detector.cpp:57) [611]  (5.43 ns)

 <State 5>: 8.69ns
The critical path consists of the following:
	'load' operation ('regions_0_0_load_6', detector_solid/abs_solid_detector.cpp:57) on array 'regions_0_0' [657]  (3.25 ns)
	'fcmp' operation ('tmp_103', detector_solid/abs_solid_detector.cpp:57) [671]  (5.43 ns)

 <State 6>: 9.34ns
The critical path consists of the following:
	'fcmp' operation ('tmp_105', detector_solid/abs_solid_detector.cpp:57) [680]  (5.43 ns)
	'and' operation ('and_ln57_27', detector_solid/abs_solid_detector.cpp:57) [681]  (0.978 ns)
	'or' operation ('or_ln57_31', detector_solid/abs_solid_detector.cpp:57) [712]  (0.978 ns)
	'or' operation ('or_ln57_33', detector_solid/abs_solid_detector.cpp:57) [714]  (0.978 ns)
	'or' operation ('or_ln57_37', detector_solid/abs_solid_detector.cpp:57) [718]  (0 ns)
	'or' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [726]  (0.978 ns)

 <State 7>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_0_2_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_0_2' [533]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [534]  (10.5 ns)

 <State 8>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_0_2_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_0_2' [593]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [594]  (10.5 ns)

 <State 9>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_0_2_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_0_2' [653]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [654]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [474]  (10.5 ns)

 <State 11>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [475]  (12.4 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [475]  (12.4 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [476]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [476]  (10.5 ns)

 <State 15>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [505]  (12.4 ns)

 <State 16>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [505]  (12.4 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [506]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [506]  (10.5 ns)

 <State 19>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [535]  (12.4 ns)

 <State 20>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [535]  (12.4 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [536]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [536]  (10.5 ns)

 <State 23>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [565]  (12.4 ns)

 <State 24>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [565]  (12.4 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [566]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [566]  (10.5 ns)

 <State 27>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [595]  (12.4 ns)

 <State 28>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [595]  (12.4 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [596]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [596]  (10.5 ns)

 <State 31>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [625]  (12.4 ns)

 <State 32>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [625]  (12.4 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [626]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [626]  (10.5 ns)

 <State 35>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [655]  (12.4 ns)

 <State 36>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [655]  (12.4 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [656]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [656]  (10.5 ns)

 <State 39>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [685]  (12.4 ns)

 <State 40>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [685]  (12.4 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [686]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [686]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [686]  (10.5 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [686]  (10.5 ns)

 <State 45>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [727]  (14 ns)

 <State 46>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [727]  (14 ns)

 <State 47>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [727]  (14 ns)

 <State 48>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [727]  (14 ns)

 <State 49>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [727]  (14 ns)

 <State 50>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [727]  (14 ns)

 <State 51>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [727]  (14 ns)

 <State 52>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [727]  (14 ns)

 <State 53>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [727]  (14 ns)

 <State 54>: 4.24ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1077_1') [732]  (1.49 ns)
	multiplexor before 'phi' operation ('idx') with incoming values : ('select_ln35_1', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_1', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_2', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_4', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_5', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_6', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_7', detector_solid/abs_solid_detector.cpp:35) ('sext_ln35_8', detector_solid/abs_solid_detector.cpp:35) ('idx', detector_solid/abs_solid_detector.cpp:57) ('zext_ln62_14', detector_solid/abs_solid_detector.cpp:62) [4249]  (2.75 ns)

 <State 55>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_1_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_1_1' [735]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [737]  (10.5 ns)

 <State 56>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [737]  (10.5 ns)

 <State 57>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [737]  (10.5 ns)

 <State 58>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [737]  (10.5 ns)

 <State 59>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_1_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_1_1' [759]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [761]  (10.5 ns)

 <State 60>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [738]  (12.4 ns)

 <State 61>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [739]  (10.5 ns)

 <State 62>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [739]  (10.5 ns)

 <State 63>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_1_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_1_1' [783]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [785]  (10.5 ns)

 <State 64>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [762]  (12.4 ns)

 <State 65>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [763]  (10.5 ns)

 <State 66>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [763]  (10.5 ns)

 <State 67>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_1_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_1_1' [807]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [809]  (10.5 ns)

 <State 68>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [786]  (12.4 ns)

 <State 69>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [787]  (10.5 ns)

 <State 70>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [787]  (10.5 ns)

 <State 71>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_1_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_1_1' [831]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [833]  (10.5 ns)

 <State 72>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [810]  (12.4 ns)

 <State 73>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [811]  (10.5 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [811]  (10.5 ns)

 <State 75>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_1_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_1_1' [855]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [857]  (10.5 ns)

 <State 76>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [834]  (12.4 ns)

 <State 77>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [835]  (10.5 ns)

 <State 78>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [835]  (10.5 ns)

 <State 79>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_1_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_1_1' [879]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [881]  (10.5 ns)

 <State 80>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [858]  (12.4 ns)

 <State 81>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [859]  (10.5 ns)

 <State 82>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [859]  (10.5 ns)

 <State 83>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_1_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_1_1' [903]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [905]  (10.5 ns)

 <State 84>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [882]  (12.4 ns)

 <State 85>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [883]  (10.5 ns)

 <State 86>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [883]  (10.5 ns)

 <State 87>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [906]  (12.4 ns)

 <State 88>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [906]  (12.4 ns)

 <State 89>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [907]  (10.5 ns)

 <State 90>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [907]  (10.5 ns)

 <State 91>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [907]  (10.5 ns)

 <State 92>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [907]  (10.5 ns)

 <State 93>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [942]  (14 ns)

 <State 94>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [942]  (14 ns)

 <State 95>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [942]  (14 ns)

 <State 96>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [942]  (14 ns)

 <State 97>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [942]  (14 ns)

 <State 98>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [942]  (14 ns)

 <State 99>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [942]  (14 ns)

 <State 100>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [942]  (14 ns)

 <State 101>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [942]  (14 ns)

 <State 102>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_146', detector_solid/abs_solid_detector.cpp:62) [956]  (5.43 ns)

 <State 103>: 7.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_146', detector_solid/abs_solid_detector.cpp:62) [956]  (5.43 ns)
	'and' operation ('and_ln62_1', detector_solid/abs_solid_detector.cpp:62) [957]  (0 ns)
	'or' operation ('or_ln62', detector_solid/abs_solid_detector.cpp:62) [958]  (0.978 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [962]  (0.993 ns)

 <State 104>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_2_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_2_1' [968]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [970]  (10.5 ns)

 <State 105>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [970]  (10.5 ns)

 <State 106>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [970]  (10.5 ns)

 <State 107>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [970]  (10.5 ns)

 <State 108>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_2_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_2_1' [992]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [994]  (10.5 ns)

 <State 109>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [971]  (12.4 ns)

 <State 110>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [972]  (10.5 ns)

 <State 111>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [972]  (10.5 ns)

 <State 112>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_2_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_2_1' [1016]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1018]  (10.5 ns)

 <State 113>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [995]  (12.4 ns)

 <State 114>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [996]  (10.5 ns)

 <State 115>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [996]  (10.5 ns)

 <State 116>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_2_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_2_1' [1040]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1042]  (10.5 ns)

 <State 117>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1019]  (12.4 ns)

 <State 118>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1020]  (10.5 ns)

 <State 119>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1020]  (10.5 ns)

 <State 120>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_2_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_2_1' [1064]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1066]  (10.5 ns)

 <State 121>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1043]  (12.4 ns)

 <State 122>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1044]  (10.5 ns)

 <State 123>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1044]  (10.5 ns)

 <State 124>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_2_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_2_1' [1088]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1090]  (10.5 ns)

 <State 125>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1067]  (12.4 ns)

 <State 126>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1068]  (10.5 ns)

 <State 127>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1068]  (10.5 ns)

 <State 128>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_2_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_2_1' [1112]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1114]  (10.5 ns)

 <State 129>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1091]  (12.4 ns)

 <State 130>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1092]  (10.5 ns)

 <State 131>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1092]  (10.5 ns)

 <State 132>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_2_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_2_1' [1136]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1138]  (10.5 ns)

 <State 133>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1115]  (12.4 ns)

 <State 134>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1116]  (10.5 ns)

 <State 135>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1116]  (10.5 ns)

 <State 136>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1139]  (12.4 ns)

 <State 137>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1139]  (12.4 ns)

 <State 138>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1140]  (10.5 ns)

 <State 139>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1140]  (10.5 ns)

 <State 140>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1140]  (10.5 ns)

 <State 141>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1140]  (10.5 ns)

 <State 142>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1175]  (14 ns)

 <State 143>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1175]  (14 ns)

 <State 144>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1175]  (14 ns)

 <State 145>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1175]  (14 ns)

 <State 146>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1175]  (14 ns)

 <State 147>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1175]  (14 ns)

 <State 148>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1175]  (14 ns)

 <State 149>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1175]  (14 ns)

 <State 150>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1175]  (14 ns)

 <State 151>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_182', detector_solid/abs_solid_detector.cpp:62) [1190]  (5.43 ns)

 <State 152>: 7.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_182', detector_solid/abs_solid_detector.cpp:62) [1190]  (5.43 ns)
	'and' operation ('and_ln62_3', detector_solid/abs_solid_detector.cpp:62) [1191]  (0 ns)
	'or' operation ('or_ln62_1', detector_solid/abs_solid_detector.cpp:62) [1192]  (0.978 ns)
	'select' operation ('select_ln62_2', detector_solid/abs_solid_detector.cpp:62) [1194]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [1197]  (0.993 ns)

 <State 153>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_3_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_3_1' [1204]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1206]  (10.5 ns)

 <State 154>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1206]  (10.5 ns)

 <State 155>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1206]  (10.5 ns)

 <State 156>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1206]  (10.5 ns)

 <State 157>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_3_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_3_1' [1228]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1230]  (10.5 ns)

 <State 158>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1207]  (12.4 ns)

 <State 159>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1208]  (10.5 ns)

 <State 160>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1208]  (10.5 ns)

 <State 161>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_3_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_3_1' [1252]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1254]  (10.5 ns)

 <State 162>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1231]  (12.4 ns)

 <State 163>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1232]  (10.5 ns)

 <State 164>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1232]  (10.5 ns)

 <State 165>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_3_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_3_1' [1276]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1278]  (10.5 ns)

 <State 166>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1255]  (12.4 ns)

 <State 167>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1256]  (10.5 ns)

 <State 168>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1256]  (10.5 ns)

 <State 169>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_3_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_3_1' [1300]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1302]  (10.5 ns)

 <State 170>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1279]  (12.4 ns)

 <State 171>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1280]  (10.5 ns)

 <State 172>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1280]  (10.5 ns)

 <State 173>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_3_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_3_1' [1324]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1326]  (10.5 ns)

 <State 174>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1303]  (12.4 ns)

 <State 175>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1304]  (10.5 ns)

 <State 176>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1304]  (10.5 ns)

 <State 177>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_3_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_3_1' [1348]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1350]  (10.5 ns)

 <State 178>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1327]  (12.4 ns)

 <State 179>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1328]  (10.5 ns)

 <State 180>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1328]  (10.5 ns)

 <State 181>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_3_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_3_1' [1372]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1374]  (10.5 ns)

 <State 182>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1351]  (12.4 ns)

 <State 183>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1352]  (10.5 ns)

 <State 184>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1352]  (10.5 ns)

 <State 185>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1375]  (12.4 ns)

 <State 186>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1375]  (12.4 ns)

 <State 187>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1376]  (10.5 ns)

 <State 188>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1376]  (10.5 ns)

 <State 189>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1376]  (10.5 ns)

 <State 190>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1376]  (10.5 ns)

 <State 191>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1411]  (14 ns)

 <State 192>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1411]  (14 ns)

 <State 193>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1411]  (14 ns)

 <State 194>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1411]  (14 ns)

 <State 195>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1411]  (14 ns)

 <State 196>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1411]  (14 ns)

 <State 197>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1411]  (14 ns)

 <State 198>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1411]  (14 ns)

 <State 199>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1411]  (14 ns)

 <State 200>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_219', detector_solid/abs_solid_detector.cpp:62) [1426]  (5.43 ns)

 <State 201>: 7.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_219', detector_solid/abs_solid_detector.cpp:62) [1426]  (5.43 ns)
	'and' operation ('and_ln62_5', detector_solid/abs_solid_detector.cpp:62) [1427]  (0 ns)
	'or' operation ('or_ln62_2', detector_solid/abs_solid_detector.cpp:62) [1428]  (0.978 ns)
	'select' operation ('select_ln62_4', detector_solid/abs_solid_detector.cpp:62) [1430]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [1433]  (0.993 ns)

 <State 202>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_4_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_4_1' [1439]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1441]  (10.5 ns)

 <State 203>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1441]  (10.5 ns)

 <State 204>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1441]  (10.5 ns)

 <State 205>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1441]  (10.5 ns)

 <State 206>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_4_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_4_1' [1463]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1465]  (10.5 ns)

 <State 207>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1442]  (12.4 ns)

 <State 208>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1443]  (10.5 ns)

 <State 209>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1443]  (10.5 ns)

 <State 210>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_4_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_4_1' [1487]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1489]  (10.5 ns)

 <State 211>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1466]  (12.4 ns)

 <State 212>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1467]  (10.5 ns)

 <State 213>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1467]  (10.5 ns)

 <State 214>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_4_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_4_1' [1511]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1513]  (10.5 ns)

 <State 215>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1490]  (12.4 ns)

 <State 216>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1491]  (10.5 ns)

 <State 217>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1491]  (10.5 ns)

 <State 218>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_4_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_4_1' [1535]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1537]  (10.5 ns)

 <State 219>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1514]  (12.4 ns)

 <State 220>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1515]  (10.5 ns)

 <State 221>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1515]  (10.5 ns)

 <State 222>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_4_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_4_1' [1559]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1561]  (10.5 ns)

 <State 223>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1538]  (12.4 ns)

 <State 224>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1539]  (10.5 ns)

 <State 225>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1539]  (10.5 ns)

 <State 226>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_4_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_4_1' [1583]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1585]  (10.5 ns)

 <State 227>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1562]  (12.4 ns)

 <State 228>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1563]  (10.5 ns)

 <State 229>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1563]  (10.5 ns)

 <State 230>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_4_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_4_1' [1607]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1609]  (10.5 ns)

 <State 231>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1586]  (12.4 ns)

 <State 232>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1587]  (10.5 ns)

 <State 233>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1587]  (10.5 ns)

 <State 234>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1610]  (12.4 ns)

 <State 235>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1610]  (12.4 ns)

 <State 236>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1611]  (10.5 ns)

 <State 237>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1611]  (10.5 ns)

 <State 238>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1611]  (10.5 ns)

 <State 239>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1611]  (10.5 ns)

 <State 240>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1646]  (14 ns)

 <State 241>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1646]  (14 ns)

 <State 242>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1646]  (14 ns)

 <State 243>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1646]  (14 ns)

 <State 244>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1646]  (14 ns)

 <State 245>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1646]  (14 ns)

 <State 246>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1646]  (14 ns)

 <State 247>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1646]  (14 ns)

 <State 248>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1646]  (14 ns)

 <State 249>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_255', detector_solid/abs_solid_detector.cpp:62) [1661]  (5.43 ns)

 <State 250>: 7.39ns
The critical path consists of the following:
	'fcmp' operation ('tmp_255', detector_solid/abs_solid_detector.cpp:62) [1661]  (5.43 ns)
	'and' operation ('and_ln62_7', detector_solid/abs_solid_detector.cpp:62) [1662]  (0 ns)
	'or' operation ('or_ln62_3', detector_solid/abs_solid_detector.cpp:62) [1663]  (0.978 ns)
	'select' operation ('select_ln62_6', detector_solid/abs_solid_detector.cpp:62) [1665]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [1668]  (0.98 ns)

 <State 251>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_5_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_5_1' [1674]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1676]  (10.5 ns)

 <State 252>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1676]  (10.5 ns)

 <State 253>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1676]  (10.5 ns)

 <State 254>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1676]  (10.5 ns)

 <State 255>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_5_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_5_1' [1698]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1700]  (10.5 ns)

 <State 256>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1677]  (12.4 ns)

 <State 257>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1678]  (10.5 ns)

 <State 258>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1678]  (10.5 ns)

 <State 259>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_5_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_5_1' [1722]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1724]  (10.5 ns)

 <State 260>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1701]  (12.4 ns)

 <State 261>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1702]  (10.5 ns)

 <State 262>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1702]  (10.5 ns)

 <State 263>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_5_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_5_1' [1746]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1748]  (10.5 ns)

 <State 264>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1725]  (12.4 ns)

 <State 265>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1726]  (10.5 ns)

 <State 266>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1726]  (10.5 ns)

 <State 267>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_5_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_5_1' [1770]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1772]  (10.5 ns)

 <State 268>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1749]  (12.4 ns)

 <State 269>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1750]  (10.5 ns)

 <State 270>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1750]  (10.5 ns)

 <State 271>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_5_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_5_1' [1794]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1796]  (10.5 ns)

 <State 272>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1773]  (12.4 ns)

 <State 273>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1774]  (10.5 ns)

 <State 274>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1774]  (10.5 ns)

 <State 275>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_5_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_5_1' [1818]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1820]  (10.5 ns)

 <State 276>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1797]  (12.4 ns)

 <State 277>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1798]  (10.5 ns)

 <State 278>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1798]  (10.5 ns)

 <State 279>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_5_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_5_1' [1842]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1844]  (10.5 ns)

 <State 280>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1821]  (12.4 ns)

 <State 281>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1822]  (10.5 ns)

 <State 282>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1822]  (10.5 ns)

 <State 283>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1845]  (12.4 ns)

 <State 284>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1845]  (12.4 ns)

 <State 285>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1846]  (10.5 ns)

 <State 286>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1846]  (10.5 ns)

 <State 287>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1846]  (10.5 ns)

 <State 288>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1846]  (10.5 ns)

 <State 289>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1881]  (14 ns)

 <State 290>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1881]  (14 ns)

 <State 291>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1881]  (14 ns)

 <State 292>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1881]  (14 ns)

 <State 293>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1881]  (14 ns)

 <State 294>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1881]  (14 ns)

 <State 295>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1881]  (14 ns)

 <State 296>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1881]  (14 ns)

 <State 297>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [1881]  (14 ns)

 <State 298>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_291', detector_solid/abs_solid_detector.cpp:62) [1896]  (5.43 ns)

 <State 299>: 7.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_291', detector_solid/abs_solid_detector.cpp:62) [1896]  (5.43 ns)
	'and' operation ('and_ln62_9', detector_solid/abs_solid_detector.cpp:62) [1897]  (0 ns)
	'or' operation ('or_ln62_4', detector_solid/abs_solid_detector.cpp:62) [1898]  (0.978 ns)
	'select' operation ('select_ln62_8', detector_solid/abs_solid_detector.cpp:62) [1900]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [1903]  (1.02 ns)

 <State 300>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_6_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_6_1' [1909]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1911]  (10.5 ns)

 <State 301>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1911]  (10.5 ns)

 <State 302>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1911]  (10.5 ns)

 <State 303>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1911]  (10.5 ns)

 <State 304>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_6_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_6_1' [1933]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1935]  (10.5 ns)

 <State 305>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1912]  (12.4 ns)

 <State 306>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1913]  (10.5 ns)

 <State 307>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1913]  (10.5 ns)

 <State 308>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_6_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_6_1' [1957]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1959]  (10.5 ns)

 <State 309>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1936]  (12.4 ns)

 <State 310>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1937]  (10.5 ns)

 <State 311>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1937]  (10.5 ns)

 <State 312>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_6_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_6_1' [1981]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [1983]  (10.5 ns)

 <State 313>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1960]  (12.4 ns)

 <State 314>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1961]  (10.5 ns)

 <State 315>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1961]  (10.5 ns)

 <State 316>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_6_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_6_1' [2005]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2007]  (10.5 ns)

 <State 317>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [1984]  (12.4 ns)

 <State 318>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1985]  (10.5 ns)

 <State 319>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [1985]  (10.5 ns)

 <State 320>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_6_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_6_1' [2029]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2031]  (10.5 ns)

 <State 321>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2008]  (12.4 ns)

 <State 322>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2009]  (10.5 ns)

 <State 323>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2009]  (10.5 ns)

 <State 324>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_6_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_6_1' [2053]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2055]  (10.5 ns)

 <State 325>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2032]  (12.4 ns)

 <State 326>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2033]  (10.5 ns)

 <State 327>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2033]  (10.5 ns)

 <State 328>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_6_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_6_1' [2077]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2079]  (10.5 ns)

 <State 329>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2056]  (12.4 ns)

 <State 330>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2057]  (10.5 ns)

 <State 331>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2057]  (10.5 ns)

 <State 332>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2080]  (12.4 ns)

 <State 333>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2080]  (12.4 ns)

 <State 334>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2081]  (10.5 ns)

 <State 335>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2081]  (10.5 ns)

 <State 336>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2081]  (10.5 ns)

 <State 337>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2081]  (10.5 ns)

 <State 338>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2116]  (14 ns)

 <State 339>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2116]  (14 ns)

 <State 340>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2116]  (14 ns)

 <State 341>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2116]  (14 ns)

 <State 342>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2116]  (14 ns)

 <State 343>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2116]  (14 ns)

 <State 344>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2116]  (14 ns)

 <State 345>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2116]  (14 ns)

 <State 346>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2116]  (14 ns)

 <State 347>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_327', detector_solid/abs_solid_detector.cpp:62) [2131]  (5.43 ns)

 <State 348>: 7.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_327', detector_solid/abs_solid_detector.cpp:62) [2131]  (5.43 ns)
	'and' operation ('and_ln62_11', detector_solid/abs_solid_detector.cpp:62) [2132]  (0 ns)
	'or' operation ('or_ln62_5', detector_solid/abs_solid_detector.cpp:62) [2133]  (0.978 ns)
	'select' operation ('select_ln62_10', detector_solid/abs_solid_detector.cpp:62) [2135]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [2138]  (1.02 ns)

 <State 349>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_7_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_7_1' [2145]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2147]  (10.5 ns)

 <State 350>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2147]  (10.5 ns)

 <State 351>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2147]  (10.5 ns)

 <State 352>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2147]  (10.5 ns)

 <State 353>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_7_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_7_1' [2169]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2171]  (10.5 ns)

 <State 354>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2148]  (12.4 ns)

 <State 355>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2149]  (10.5 ns)

 <State 356>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2149]  (10.5 ns)

 <State 357>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_7_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_7_1' [2193]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2195]  (10.5 ns)

 <State 358>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2172]  (12.4 ns)

 <State 359>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2173]  (10.5 ns)

 <State 360>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2173]  (10.5 ns)

 <State 361>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_7_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_7_1' [2217]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2219]  (10.5 ns)

 <State 362>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2196]  (12.4 ns)

 <State 363>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2197]  (10.5 ns)

 <State 364>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2197]  (10.5 ns)

 <State 365>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_7_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_7_1' [2241]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2243]  (10.5 ns)

 <State 366>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2220]  (12.4 ns)

 <State 367>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2221]  (10.5 ns)

 <State 368>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2221]  (10.5 ns)

 <State 369>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_7_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_7_1' [2265]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2267]  (10.5 ns)

 <State 370>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2244]  (12.4 ns)

 <State 371>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2245]  (10.5 ns)

 <State 372>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2245]  (10.5 ns)

 <State 373>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_7_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_7_1' [2289]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2291]  (10.5 ns)

 <State 374>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2268]  (12.4 ns)

 <State 375>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2269]  (10.5 ns)

 <State 376>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2269]  (10.5 ns)

 <State 377>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_7_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_7_1' [2313]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2315]  (10.5 ns)

 <State 378>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2292]  (12.4 ns)

 <State 379>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2293]  (10.5 ns)

 <State 380>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2293]  (10.5 ns)

 <State 381>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2316]  (12.4 ns)

 <State 382>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2316]  (12.4 ns)

 <State 383>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2317]  (10.5 ns)

 <State 384>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2317]  (10.5 ns)

 <State 385>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2317]  (10.5 ns)

 <State 386>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2317]  (10.5 ns)

 <State 387>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2352]  (14 ns)

 <State 388>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2352]  (14 ns)

 <State 389>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2352]  (14 ns)

 <State 390>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2352]  (14 ns)

 <State 391>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2352]  (14 ns)

 <State 392>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2352]  (14 ns)

 <State 393>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2352]  (14 ns)

 <State 394>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2352]  (14 ns)

 <State 395>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2352]  (14 ns)

 <State 396>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_364', detector_solid/abs_solid_detector.cpp:62) [2367]  (5.43 ns)

 <State 397>: 7.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_364', detector_solid/abs_solid_detector.cpp:62) [2367]  (5.43 ns)
	'and' operation ('and_ln62_13', detector_solid/abs_solid_detector.cpp:62) [2368]  (0 ns)
	'or' operation ('or_ln62_6', detector_solid/abs_solid_detector.cpp:62) [2369]  (0.978 ns)
	'select' operation ('select_ln62_12', detector_solid/abs_solid_detector.cpp:62) [2371]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [2374]  (1.02 ns)

 <State 398>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_8_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_8_1' [2379]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2381]  (10.5 ns)

 <State 399>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2381]  (10.5 ns)

 <State 400>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2381]  (10.5 ns)

 <State 401>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2381]  (10.5 ns)

 <State 402>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_8_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_8_1' [2403]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2405]  (10.5 ns)

 <State 403>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2382]  (12.4 ns)

 <State 404>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2383]  (10.5 ns)

 <State 405>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2383]  (10.5 ns)

 <State 406>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_8_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_8_1' [2427]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2429]  (10.5 ns)

 <State 407>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2406]  (12.4 ns)

 <State 408>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2407]  (10.5 ns)

 <State 409>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2407]  (10.5 ns)

 <State 410>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_8_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_8_1' [2451]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2453]  (10.5 ns)

 <State 411>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2430]  (12.4 ns)

 <State 412>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2431]  (10.5 ns)

 <State 413>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2431]  (10.5 ns)

 <State 414>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_8_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_8_1' [2475]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2477]  (10.5 ns)

 <State 415>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2454]  (12.4 ns)

 <State 416>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2455]  (10.5 ns)

 <State 417>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2455]  (10.5 ns)

 <State 418>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_8_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_8_1' [2499]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2501]  (10.5 ns)

 <State 419>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2478]  (12.4 ns)

 <State 420>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2479]  (10.5 ns)

 <State 421>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2479]  (10.5 ns)

 <State 422>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_8_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_8_1' [2523]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2525]  (10.5 ns)

 <State 423>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2502]  (12.4 ns)

 <State 424>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2503]  (10.5 ns)

 <State 425>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2503]  (10.5 ns)

 <State 426>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_8_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_8_1' [2547]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2549]  (10.5 ns)

 <State 427>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2526]  (12.4 ns)

 <State 428>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2527]  (10.5 ns)

 <State 429>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2527]  (10.5 ns)

 <State 430>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2550]  (12.4 ns)

 <State 431>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2550]  (12.4 ns)

 <State 432>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2551]  (10.5 ns)

 <State 433>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2551]  (10.5 ns)

 <State 434>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2551]  (10.5 ns)

 <State 435>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2551]  (10.5 ns)

 <State 436>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2586]  (14 ns)

 <State 437>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2586]  (14 ns)

 <State 438>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2586]  (14 ns)

 <State 439>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2586]  (14 ns)

 <State 440>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2586]  (14 ns)

 <State 441>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2586]  (14 ns)

 <State 442>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2586]  (14 ns)

 <State 443>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2586]  (14 ns)

 <State 444>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2586]  (14 ns)

 <State 445>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_399', detector_solid/abs_solid_detector.cpp:62) [2601]  (5.43 ns)

 <State 446>: 7.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_399', detector_solid/abs_solid_detector.cpp:62) [2601]  (5.43 ns)
	'and' operation ('and_ln62_15', detector_solid/abs_solid_detector.cpp:62) [2602]  (0 ns)
	'or' operation ('or_ln62_7', detector_solid/abs_solid_detector.cpp:62) [2603]  (0.978 ns)
	'select' operation ('select_ln62_14', detector_solid/abs_solid_detector.cpp:62) [2605]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [2608]  (1.02 ns)

 <State 447>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_9_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_9_1' [2613]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2615]  (10.5 ns)

 <State 448>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2615]  (10.5 ns)

 <State 449>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2615]  (10.5 ns)

 <State 450>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2615]  (10.5 ns)

 <State 451>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_9_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_9_1' [2637]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2639]  (10.5 ns)

 <State 452>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2616]  (12.4 ns)

 <State 453>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2617]  (10.5 ns)

 <State 454>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2617]  (10.5 ns)

 <State 455>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_9_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_9_1' [2661]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2663]  (10.5 ns)

 <State 456>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2640]  (12.4 ns)

 <State 457>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2641]  (10.5 ns)

 <State 458>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2641]  (10.5 ns)

 <State 459>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_9_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_9_1' [2685]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2687]  (10.5 ns)

 <State 460>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2664]  (12.4 ns)

 <State 461>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2665]  (10.5 ns)

 <State 462>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2665]  (10.5 ns)

 <State 463>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_9_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_9_1' [2709]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2711]  (10.5 ns)

 <State 464>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2688]  (12.4 ns)

 <State 465>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2689]  (10.5 ns)

 <State 466>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2689]  (10.5 ns)

 <State 467>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_9_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_9_1' [2733]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2735]  (10.5 ns)

 <State 468>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2712]  (12.4 ns)

 <State 469>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2713]  (10.5 ns)

 <State 470>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2713]  (10.5 ns)

 <State 471>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_9_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_9_1' [2757]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2759]  (10.5 ns)

 <State 472>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2736]  (12.4 ns)

 <State 473>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2737]  (10.5 ns)

 <State 474>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2737]  (10.5 ns)

 <State 475>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_9_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_9_1' [2781]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2783]  (10.5 ns)

 <State 476>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2760]  (12.4 ns)

 <State 477>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2761]  (10.5 ns)

 <State 478>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2761]  (10.5 ns)

 <State 479>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2784]  (12.4 ns)

 <State 480>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2784]  (12.4 ns)

 <State 481>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2785]  (10.5 ns)

 <State 482>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2785]  (10.5 ns)

 <State 483>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2785]  (10.5 ns)

 <State 484>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2785]  (10.5 ns)

 <State 485>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2820]  (14 ns)

 <State 486>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2820]  (14 ns)

 <State 487>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2820]  (14 ns)

 <State 488>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2820]  (14 ns)

 <State 489>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2820]  (14 ns)

 <State 490>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2820]  (14 ns)

 <State 491>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2820]  (14 ns)

 <State 492>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2820]  (14 ns)

 <State 493>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [2820]  (14 ns)

 <State 494>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_434', detector_solid/abs_solid_detector.cpp:62) [2835]  (5.43 ns)

 <State 495>: 7.62ns
The critical path consists of the following:
	'fcmp' operation ('tmp_434', detector_solid/abs_solid_detector.cpp:62) [2835]  (5.43 ns)
	'and' operation ('and_ln62_17', detector_solid/abs_solid_detector.cpp:62) [2836]  (0 ns)
	'or' operation ('or_ln62_8', detector_solid/abs_solid_detector.cpp:62) [2837]  (0.978 ns)
	'select' operation ('select_ln62_16', detector_solid/abs_solid_detector.cpp:62) [2839]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [2842]  (1.22 ns)

 <State 496>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_10_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_10_1' [2847]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2849]  (10.5 ns)

 <State 497>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2849]  (10.5 ns)

 <State 498>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2849]  (10.5 ns)

 <State 499>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2849]  (10.5 ns)

 <State 500>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_10_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_10_1' [2871]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2873]  (10.5 ns)

 <State 501>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2850]  (12.4 ns)

 <State 502>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2851]  (10.5 ns)

 <State 503>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2851]  (10.5 ns)

 <State 504>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_10_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_10_1' [2895]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2897]  (10.5 ns)

 <State 505>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2874]  (12.4 ns)

 <State 506>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2875]  (10.5 ns)

 <State 507>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2875]  (10.5 ns)

 <State 508>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_10_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_10_1' [2919]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2921]  (10.5 ns)

 <State 509>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2898]  (12.4 ns)

 <State 510>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2899]  (10.5 ns)

 <State 511>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2899]  (10.5 ns)

 <State 512>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_10_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_10_1' [2943]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2945]  (10.5 ns)

 <State 513>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2922]  (12.4 ns)

 <State 514>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2923]  (10.5 ns)

 <State 515>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2923]  (10.5 ns)

 <State 516>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_10_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_10_1' [2967]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2969]  (10.5 ns)

 <State 517>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2946]  (12.4 ns)

 <State 518>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2947]  (10.5 ns)

 <State 519>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2947]  (10.5 ns)

 <State 520>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_10_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_10_1' [2991]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [2993]  (10.5 ns)

 <State 521>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2970]  (12.4 ns)

 <State 522>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2971]  (10.5 ns)

 <State 523>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2971]  (10.5 ns)

 <State 524>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_10_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_10_1' [3015]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3017]  (10.5 ns)

 <State 525>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [2994]  (12.4 ns)

 <State 526>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2995]  (10.5 ns)

 <State 527>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [2995]  (10.5 ns)

 <State 528>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3018]  (12.4 ns)

 <State 529>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3018]  (12.4 ns)

 <State 530>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3019]  (10.5 ns)

 <State 531>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3019]  (10.5 ns)

 <State 532>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3019]  (10.5 ns)

 <State 533>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3019]  (10.5 ns)

 <State 534>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3054]  (14 ns)

 <State 535>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3054]  (14 ns)

 <State 536>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3054]  (14 ns)

 <State 537>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3054]  (14 ns)

 <State 538>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3054]  (14 ns)

 <State 539>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3054]  (14 ns)

 <State 540>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3054]  (14 ns)

 <State 541>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3054]  (14 ns)

 <State 542>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3054]  (14 ns)

 <State 543>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_469', detector_solid/abs_solid_detector.cpp:62) [3069]  (5.43 ns)

 <State 544>: 7.62ns
The critical path consists of the following:
	'fcmp' operation ('tmp_469', detector_solid/abs_solid_detector.cpp:62) [3069]  (5.43 ns)
	'and' operation ('and_ln62_19', detector_solid/abs_solid_detector.cpp:62) [3070]  (0 ns)
	'or' operation ('or_ln62_9', detector_solid/abs_solid_detector.cpp:62) [3071]  (0.978 ns)
	'select' operation ('select_ln62_18', detector_solid/abs_solid_detector.cpp:62) [3073]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [3076]  (1.22 ns)

 <State 545>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_11_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_11_1' [3081]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3083]  (10.5 ns)

 <State 546>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3083]  (10.5 ns)

 <State 547>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3083]  (10.5 ns)

 <State 548>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3083]  (10.5 ns)

 <State 549>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_11_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_11_1' [3105]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3107]  (10.5 ns)

 <State 550>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3084]  (12.4 ns)

 <State 551>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3085]  (10.5 ns)

 <State 552>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3085]  (10.5 ns)

 <State 553>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_11_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_11_1' [3129]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3131]  (10.5 ns)

 <State 554>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3108]  (12.4 ns)

 <State 555>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3109]  (10.5 ns)

 <State 556>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3109]  (10.5 ns)

 <State 557>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_11_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_11_1' [3153]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3155]  (10.5 ns)

 <State 558>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3132]  (12.4 ns)

 <State 559>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3133]  (10.5 ns)

 <State 560>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3133]  (10.5 ns)

 <State 561>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_11_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_11_1' [3177]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3179]  (10.5 ns)

 <State 562>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3156]  (12.4 ns)

 <State 563>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3157]  (10.5 ns)

 <State 564>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3157]  (10.5 ns)

 <State 565>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_11_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_11_1' [3201]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3203]  (10.5 ns)

 <State 566>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3180]  (12.4 ns)

 <State 567>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3181]  (10.5 ns)

 <State 568>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3181]  (10.5 ns)

 <State 569>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_11_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_11_1' [3225]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3227]  (10.5 ns)

 <State 570>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3204]  (12.4 ns)

 <State 571>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3205]  (10.5 ns)

 <State 572>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3205]  (10.5 ns)

 <State 573>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_11_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_11_1' [3249]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3251]  (10.5 ns)

 <State 574>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3228]  (12.4 ns)

 <State 575>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3229]  (10.5 ns)

 <State 576>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3229]  (10.5 ns)

 <State 577>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3252]  (12.4 ns)

 <State 578>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3252]  (12.4 ns)

 <State 579>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3253]  (10.5 ns)

 <State 580>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3253]  (10.5 ns)

 <State 581>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3253]  (10.5 ns)

 <State 582>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3253]  (10.5 ns)

 <State 583>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3288]  (14 ns)

 <State 584>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3288]  (14 ns)

 <State 585>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3288]  (14 ns)

 <State 586>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3288]  (14 ns)

 <State 587>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3288]  (14 ns)

 <State 588>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3288]  (14 ns)

 <State 589>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3288]  (14 ns)

 <State 590>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3288]  (14 ns)

 <State 591>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3288]  (14 ns)

 <State 592>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_504', detector_solid/abs_solid_detector.cpp:62) [3303]  (5.43 ns)

 <State 593>: 7.62ns
The critical path consists of the following:
	'fcmp' operation ('tmp_504', detector_solid/abs_solid_detector.cpp:62) [3303]  (5.43 ns)
	'and' operation ('and_ln62_21', detector_solid/abs_solid_detector.cpp:62) [3304]  (0 ns)
	'or' operation ('or_ln62_10', detector_solid/abs_solid_detector.cpp:62) [3305]  (0.978 ns)
	'select' operation ('select_ln62_20', detector_solid/abs_solid_detector.cpp:62) [3307]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [3310]  (1.22 ns)

 <State 594>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_12_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_12_1' [3315]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3317]  (10.5 ns)

 <State 595>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3317]  (10.5 ns)

 <State 596>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3317]  (10.5 ns)

 <State 597>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3317]  (10.5 ns)

 <State 598>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_12_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_12_1' [3339]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3341]  (10.5 ns)

 <State 599>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3318]  (12.4 ns)

 <State 600>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3319]  (10.5 ns)

 <State 601>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3319]  (10.5 ns)

 <State 602>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_12_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_12_1' [3363]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3365]  (10.5 ns)

 <State 603>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3342]  (12.4 ns)

 <State 604>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3343]  (10.5 ns)

 <State 605>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3343]  (10.5 ns)

 <State 606>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_12_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_12_1' [3387]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3389]  (10.5 ns)

 <State 607>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3366]  (12.4 ns)

 <State 608>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3367]  (10.5 ns)

 <State 609>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3367]  (10.5 ns)

 <State 610>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_12_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_12_1' [3411]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3413]  (10.5 ns)

 <State 611>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3390]  (12.4 ns)

 <State 612>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3391]  (10.5 ns)

 <State 613>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3391]  (10.5 ns)

 <State 614>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_12_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_12_1' [3435]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3437]  (10.5 ns)

 <State 615>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3414]  (12.4 ns)

 <State 616>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3415]  (10.5 ns)

 <State 617>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3415]  (10.5 ns)

 <State 618>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_12_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_12_1' [3459]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3461]  (10.5 ns)

 <State 619>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3438]  (12.4 ns)

 <State 620>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3439]  (10.5 ns)

 <State 621>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3439]  (10.5 ns)

 <State 622>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_12_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_12_1' [3483]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3485]  (10.5 ns)

 <State 623>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3462]  (12.4 ns)

 <State 624>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3463]  (10.5 ns)

 <State 625>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3463]  (10.5 ns)

 <State 626>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3486]  (12.4 ns)

 <State 627>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3486]  (12.4 ns)

 <State 628>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3487]  (10.5 ns)

 <State 629>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3487]  (10.5 ns)

 <State 630>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3487]  (10.5 ns)

 <State 631>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3487]  (10.5 ns)

 <State 632>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3522]  (14 ns)

 <State 633>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3522]  (14 ns)

 <State 634>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3522]  (14 ns)

 <State 635>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3522]  (14 ns)

 <State 636>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3522]  (14 ns)

 <State 637>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3522]  (14 ns)

 <State 638>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3522]  (14 ns)

 <State 639>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3522]  (14 ns)

 <State 640>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3522]  (14 ns)

 <State 641>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_539', detector_solid/abs_solid_detector.cpp:62) [3537]  (5.43 ns)

 <State 642>: 7.62ns
The critical path consists of the following:
	'fcmp' operation ('tmp_539', detector_solid/abs_solid_detector.cpp:62) [3537]  (5.43 ns)
	'and' operation ('and_ln62_23', detector_solid/abs_solid_detector.cpp:62) [3538]  (0 ns)
	'or' operation ('or_ln62_11', detector_solid/abs_solid_detector.cpp:62) [3539]  (0.978 ns)
	'select' operation ('select_ln62_22', detector_solid/abs_solid_detector.cpp:62) [3541]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [3544]  (1.22 ns)

 <State 643>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_13_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_13_1' [3549]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3551]  (10.5 ns)

 <State 644>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3551]  (10.5 ns)

 <State 645>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3551]  (10.5 ns)

 <State 646>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3551]  (10.5 ns)

 <State 647>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_13_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_13_1' [3573]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3575]  (10.5 ns)

 <State 648>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3552]  (12.4 ns)

 <State 649>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3553]  (10.5 ns)

 <State 650>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3553]  (10.5 ns)

 <State 651>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_13_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_13_1' [3597]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3599]  (10.5 ns)

 <State 652>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3576]  (12.4 ns)

 <State 653>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3577]  (10.5 ns)

 <State 654>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3577]  (10.5 ns)

 <State 655>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_13_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_13_1' [3621]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3623]  (10.5 ns)

 <State 656>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3600]  (12.4 ns)

 <State 657>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3601]  (10.5 ns)

 <State 658>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3601]  (10.5 ns)

 <State 659>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_13_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_13_1' [3645]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3647]  (10.5 ns)

 <State 660>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3624]  (12.4 ns)

 <State 661>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3625]  (10.5 ns)

 <State 662>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3625]  (10.5 ns)

 <State 663>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_13_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_13_1' [3669]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3671]  (10.5 ns)

 <State 664>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3648]  (12.4 ns)

 <State 665>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3649]  (10.5 ns)

 <State 666>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3649]  (10.5 ns)

 <State 667>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_13_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_13_1' [3693]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3695]  (10.5 ns)

 <State 668>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3672]  (12.4 ns)

 <State 669>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3673]  (10.5 ns)

 <State 670>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3673]  (10.5 ns)

 <State 671>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_13_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_13_1' [3717]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3719]  (10.5 ns)

 <State 672>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3696]  (12.4 ns)

 <State 673>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3697]  (10.5 ns)

 <State 674>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3697]  (10.5 ns)

 <State 675>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3720]  (12.4 ns)

 <State 676>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3720]  (12.4 ns)

 <State 677>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3721]  (10.5 ns)

 <State 678>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3721]  (10.5 ns)

 <State 679>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3721]  (10.5 ns)

 <State 680>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3721]  (10.5 ns)

 <State 681>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3756]  (14 ns)

 <State 682>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3756]  (14 ns)

 <State 683>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3756]  (14 ns)

 <State 684>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3756]  (14 ns)

 <State 685>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3756]  (14 ns)

 <State 686>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3756]  (14 ns)

 <State 687>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3756]  (14 ns)

 <State 688>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3756]  (14 ns)

 <State 689>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3756]  (14 ns)

 <State 690>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_574', detector_solid/abs_solid_detector.cpp:62) [3771]  (5.43 ns)

 <State 691>: 7.62ns
The critical path consists of the following:
	'fcmp' operation ('tmp_574', detector_solid/abs_solid_detector.cpp:62) [3771]  (5.43 ns)
	'and' operation ('and_ln62_25', detector_solid/abs_solid_detector.cpp:62) [3772]  (0 ns)
	'or' operation ('or_ln62_12', detector_solid/abs_solid_detector.cpp:62) [3773]  (0.978 ns)
	'select' operation ('select_ln62_24', detector_solid/abs_solid_detector.cpp:62) [3775]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [3778]  (1.22 ns)

 <State 692>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_14_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_14_1' [3783]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3785]  (10.5 ns)

 <State 693>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3785]  (10.5 ns)

 <State 694>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3785]  (10.5 ns)

 <State 695>: 10.5ns
The critical path consists of the following:
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3785]  (10.5 ns)

 <State 696>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_14_1_load_1', detector_solid/abs_solid_detector.cpp:51) on array 'regions_14_1' [3807]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3809]  (10.5 ns)

 <State 697>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3786]  (12.4 ns)

 <State 698>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3787]  (10.5 ns)

 <State 699>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3787]  (10.5 ns)

 <State 700>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_14_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_14_1' [3831]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3833]  (10.5 ns)

 <State 701>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3810]  (12.4 ns)

 <State 702>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3811]  (10.5 ns)

 <State 703>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3811]  (10.5 ns)

 <State 704>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_14_1_load_3', detector_solid/abs_solid_detector.cpp:51) on array 'regions_14_1' [3855]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3857]  (10.5 ns)

 <State 705>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3834]  (12.4 ns)

 <State 706>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3835]  (10.5 ns)

 <State 707>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3835]  (10.5 ns)

 <State 708>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_14_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_14_1' [3879]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3881]  (10.5 ns)

 <State 709>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3858]  (12.4 ns)

 <State 710>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3859]  (10.5 ns)

 <State 711>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3859]  (10.5 ns)

 <State 712>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_14_1_load_5', detector_solid/abs_solid_detector.cpp:51) on array 'regions_14_1' [3903]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3905]  (10.5 ns)

 <State 713>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3882]  (12.4 ns)

 <State 714>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3883]  (10.5 ns)

 <State 715>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3883]  (10.5 ns)

 <State 716>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_14_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_14_1' [3927]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3929]  (10.5 ns)

 <State 717>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3906]  (12.4 ns)

 <State 718>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3907]  (10.5 ns)

 <State 719>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3907]  (10.5 ns)

 <State 720>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_14_1_load_7', detector_solid/abs_solid_detector.cpp:51) on array 'regions_14_1' [3951]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [3953]  (10.5 ns)

 <State 721>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3930]  (12.4 ns)

 <State 722>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3931]  (10.5 ns)

 <State 723>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3931]  (10.5 ns)

 <State 724>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3954]  (12.4 ns)

 <State 725>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [3954]  (12.4 ns)

 <State 726>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3955]  (10.5 ns)

 <State 727>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3955]  (10.5 ns)

 <State 728>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3955]  (10.5 ns)

 <State 729>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [3955]  (10.5 ns)

 <State 730>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3990]  (14 ns)

 <State 731>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3990]  (14 ns)

 <State 732>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3990]  (14 ns)

 <State 733>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3990]  (14 ns)

 <State 734>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3990]  (14 ns)

 <State 735>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3990]  (14 ns)

 <State 736>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3990]  (14 ns)

 <State 737>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3990]  (14 ns)

 <State 738>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [3990]  (14 ns)

 <State 739>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_609', detector_solid/abs_solid_detector.cpp:62) [4005]  (5.43 ns)

 <State 740>: 7.62ns
The critical path consists of the following:
	'fcmp' operation ('tmp_609', detector_solid/abs_solid_detector.cpp:62) [4005]  (5.43 ns)
	'and' operation ('and_ln62_27', detector_solid/abs_solid_detector.cpp:62) [4006]  (0 ns)
	'or' operation ('or_ln62_13', detector_solid/abs_solid_detector.cpp:62) [4007]  (0.978 ns)
	'select' operation ('select_ln62_26', detector_solid/abs_solid_detector.cpp:62) [4009]  (0 ns)
	'select' operation ('idx', detector_solid/abs_solid_detector.cpp:57) [4012]  (1.22 ns)

 <State 741>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_15_1_load', detector_solid/abs_solid_detector.cpp:51) on array 'regions_15_1' [4018]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [4020]  (10.5 ns)

 <State 742>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_15_1_load_2', detector_solid/abs_solid_detector.cpp:51) on array 'regions_15_1' [4066]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [4068]  (10.5 ns)

 <State 743>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_15_1_load_4', detector_solid/abs_solid_detector.cpp:51) on array 'regions_15_1' [4114]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [4116]  (10.5 ns)

 <State 744>: 13.8ns
The critical path consists of the following:
	'load' operation ('regions_15_1_load_6', detector_solid/abs_solid_detector.cpp:51) on array 'regions_15_1' [4162]  (3.25 ns)
	'fsub' operation ('hdist', detector_solid/abs_solid_detector.cpp:51) [4164]  (10.5 ns)

 <State 745>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4021]  (12.4 ns)

 <State 746>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4021]  (12.4 ns)

 <State 747>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4022]  (10.5 ns)

 <State 748>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4022]  (10.5 ns)

 <State 749>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4045]  (12.4 ns)

 <State 750>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4045]  (12.4 ns)

 <State 751>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4046]  (10.5 ns)

 <State 752>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4046]  (10.5 ns)

 <State 753>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4069]  (12.4 ns)

 <State 754>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4069]  (12.4 ns)

 <State 755>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4070]  (10.5 ns)

 <State 756>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4070]  (10.5 ns)

 <State 757>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4093]  (12.4 ns)

 <State 758>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4093]  (12.4 ns)

 <State 759>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4094]  (10.5 ns)

 <State 760>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4094]  (10.5 ns)

 <State 761>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4117]  (12.4 ns)

 <State 762>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4117]  (12.4 ns)

 <State 763>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4118]  (10.5 ns)

 <State 764>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4118]  (10.5 ns)

 <State 765>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4141]  (12.4 ns)

 <State 766>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4141]  (12.4 ns)

 <State 767>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4142]  (10.5 ns)

 <State 768>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4142]  (10.5 ns)

 <State 769>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4165]  (12.4 ns)

 <State 770>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4165]  (12.4 ns)

 <State 771>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4166]  (10.5 ns)

 <State 772>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4166]  (10.5 ns)

 <State 773>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4189]  (12.4 ns)

 <State 774>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('scale', detector_solid/abs_solid_detector.cpp:53) [4189]  (12.4 ns)

 <State 775>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4190]  (10.5 ns)

 <State 776>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4190]  (10.5 ns)

 <State 777>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4190]  (10.5 ns)

 <State 778>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:54) [4190]  (10.5 ns)

 <State 779>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [4225]  (14 ns)

 <State 780>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [4225]  (14 ns)

 <State 781>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [4225]  (14 ns)

 <State 782>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [4225]  (14 ns)

 <State 783>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [4225]  (14 ns)

 <State 784>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [4225]  (14 ns)

 <State 785>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [4225]  (14 ns)

 <State 786>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [4225]  (14 ns)

 <State 787>: 14ns
The critical path consists of the following:
	'fdiv' operation ('tmp_score', detector_solid/abs_solid_detector.cpp:61) [4225]  (14 ns)

 <State 788>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_644', detector_solid/abs_solid_detector.cpp:62) [4242]  (5.43 ns)

 <State 789>: 7.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_644', detector_solid/abs_solid_detector.cpp:62) [4242]  (5.43 ns)
	'and' operation ('and_ln62_29', detector_solid/abs_solid_detector.cpp:62) [4243]  (0 ns)
	'or' operation ('or_ln62_14', detector_solid/abs_solid_detector.cpp:62) [4244]  (0.978 ns)
	'select' operation ('select_ln62_27', detector_solid/abs_solid_detector.cpp:62) [4245]  (1.02 ns)

 <State 790>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
