dict set slaves control {ports {n32In1 {type i_ap_none width 32} n32In2 {type i_ap_none width 32} pn32ResOut {type o_ap_vld width 32}} mems {} has_ctrl 0}
set datawidth 32
set addrwidth 64
set intr_clr_mode COR
