
==========================================================================
02_ibex_chip.gpl1 check_setup
--------------------------------------------------------------------------
0

==========================================================================
02_ibex_chip.gpl1 report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
02_ibex_chip.gpl1 report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
02_ibex_chip.gpl1 report_worst_slack
--------------------------------------------------------------------------
worst slack max 5.83

==========================================================================
02_ibex_chip.gpl1 report_checks -path_delay min
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: irq_nm (input port clocked by clk_sys)
Endpoint: u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i_reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
     2    0.20    0.25    0.02    0.02 ^ irq_nm (in)
                  0.25    0.00    0.02 ^ pad_irq_nm_i_inst/pad (sg13g2_IOPadIn)
     4    0.01    0.03    0.05    0.07 ^ pad_irq_nm_i_inst/p2c (sg13g2_IOPadIn)
                  0.01    0.00    0.07 ^ _5386_/A1 (sg13g2_a21o_1)
     1    0.00    0.01    0.06    0.12 ^ _5386_/X (sg13g2_a21o_1)
                  0.01    0.00    0.12 ^ u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i_reg/D (sg13g2_dfrbpq_1)
                                  0.12   data arrival time

                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ u_ibex_top.u_ibex_core.cs_registers_i.nmi_mode_i_reg/CLK (sg13g2_dfrbpq_1)
                         -0.03    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
02_ibex_chip.gpl1 report_checks -path_delay max
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: irq_nm (input port clocked by clk_sys)
Endpoint: instr_addr_4 (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     2    0.23    0.49    0.03   12.03 v irq_nm (in)
                  0.49    0.00   12.03 v pad_irq_nm_i_inst/pad (sg13g2_IOPadIn)
     4    0.01    0.12    0.60   12.63 v pad_irq_nm_i_inst/p2c (sg13g2_IOPadIn)
                  0.09    0.00   12.63 v _3140_/B_N (sg13g2_nor2b_1)
     3    0.01    0.04    0.11   12.74 v _3140_/Y (sg13g2_nor2b_1)
                  0.04    0.00   12.74 v _3141_/B_N (sg13g2_nor2b_1)
     2    0.01    0.04    0.08   12.82 v _3141_/Y (sg13g2_nor2b_1)
                  0.04    0.00   12.82 v _3142_/B (sg13g2_nand2_1)
     1    0.00    0.06    0.04   12.86 ^ _3142_/Y (sg13g2_nand2_1)
                  0.06    0.00   12.86 ^ _3143_/B1 (sg13g2_o21ai_1)
     2    0.01    0.09    0.06   12.92 v _3143_/Y (sg13g2_o21ai_1)
                  0.09    0.00   12.92 v _3146_/A2 (sg13g2_a22oi_1)
     4    0.01    0.15    0.16   13.08 ^ _3146_/Y (sg13g2_a22oi_1)
                  0.15    0.00   13.08 ^ _3150_/A1 (sg13g2_o21ai_1)
     4    0.01    0.10    0.14   13.22 v _3150_/Y (sg13g2_o21ai_1)
                  0.10    0.00   13.22 v _3254_/A (sg13g2_and2_1)
    59    0.19    0.57    0.51   13.73 v _3254_/X (sg13g2_and2_1)
                  0.57    0.00   13.73 v _3311_/S (sg13g2_mux2_1)
     1    0.00    0.05    0.24   13.97 ^ _3311_/X (sg13g2_mux2_1)
                  0.05    0.00   13.97 ^ _3312_/C (sg13g2_nand3_1)
     2    0.01    0.11    0.10   14.07 v _3312_/Y (sg13g2_nand3_1)
                  0.11    0.00   14.07 v _3313_/B1 (sg13g2_o21ai_1)
     1    0.04    0.43    0.21   14.28 ^ _3313_/Y (sg13g2_o21ai_1)
                  0.57    0.00   14.28 ^ pad_instr_addr_o_4_inst/c2p (sg13g2_IOPadOut4mA)
     2   15.00   13.69    7.79   22.07 ^ pad_instr_addr_o_4_inst/pad (sg13g2_IOPadOut4mA)
                 10.27    0.00   22.07 ^ instr_addr_4 (out)
                                 22.07   data arrival time

                  0.20   40.00   40.00   clock clk_sys (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.10   39.90   clock uncertainty
                          0.00   39.90   clock reconvergence pessimism
                        -12.00   27.90   output external delay
                                 27.90   data required time
-----------------------------------------------------------------------------
                                 27.90   data required time
                                -22.07   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)



==========================================================================
02_ibex_chip.gpl1 report_checks -unconstrained
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: irq_nm (input port clocked by clk_sys)
Endpoint: instr_addr_4 (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     2    0.23    0.49    0.03   12.03 v irq_nm (in)
                  0.49    0.00   12.03 v pad_irq_nm_i_inst/pad (sg13g2_IOPadIn)
     4    0.01    0.12    0.60   12.63 v pad_irq_nm_i_inst/p2c (sg13g2_IOPadIn)
                  0.09    0.00   12.63 v _3140_/B_N (sg13g2_nor2b_1)
     3    0.01    0.04    0.11   12.74 v _3140_/Y (sg13g2_nor2b_1)
                  0.04    0.00   12.74 v _3141_/B_N (sg13g2_nor2b_1)
     2    0.01    0.04    0.08   12.82 v _3141_/Y (sg13g2_nor2b_1)
                  0.04    0.00   12.82 v _3142_/B (sg13g2_nand2_1)
     1    0.00    0.06    0.04   12.86 ^ _3142_/Y (sg13g2_nand2_1)
                  0.06    0.00   12.86 ^ _3143_/B1 (sg13g2_o21ai_1)
     2    0.01    0.09    0.06   12.92 v _3143_/Y (sg13g2_o21ai_1)
                  0.09    0.00   12.92 v _3146_/A2 (sg13g2_a22oi_1)
     4    0.01    0.15    0.16   13.08 ^ _3146_/Y (sg13g2_a22oi_1)
                  0.15    0.00   13.08 ^ _3150_/A1 (sg13g2_o21ai_1)
     4    0.01    0.10    0.14   13.22 v _3150_/Y (sg13g2_o21ai_1)
                  0.10    0.00   13.22 v _3254_/A (sg13g2_and2_1)
    59    0.19    0.57    0.51   13.73 v _3254_/X (sg13g2_and2_1)
                  0.57    0.00   13.73 v _3311_/S (sg13g2_mux2_1)
     1    0.00    0.05    0.24   13.97 ^ _3311_/X (sg13g2_mux2_1)
                  0.05    0.00   13.97 ^ _3312_/C (sg13g2_nand3_1)
     2    0.01    0.11    0.10   14.07 v _3312_/Y (sg13g2_nand3_1)
                  0.11    0.00   14.07 v _3313_/B1 (sg13g2_o21ai_1)
     1    0.04    0.43    0.21   14.28 ^ _3313_/Y (sg13g2_o21ai_1)
                  0.57    0.00   14.28 ^ pad_instr_addr_o_4_inst/c2p (sg13g2_IOPadOut4mA)
     2   15.00   13.69    7.79   22.07 ^ pad_instr_addr_o_4_inst/pad (sg13g2_IOPadOut4mA)
                 10.27    0.00   22.07 ^ instr_addr_4 (out)
                                 22.07   data arrival time

                  0.20   40.00   40.00   clock clk_sys (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.10   39.90   clock uncertainty
                          0.00   39.90   clock reconvergence pessimism
                        -12.00   27.90   output external delay
                                 27.90   data required time
-----------------------------------------------------------------------------
                                 27.90   data required time
                                -22.07   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)



==========================================================================
02_ibex_chip.gpl1 report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
02_ibex_chip.gpl1 max_slew_check_slack
--------------------------------------------------------------------------
-12.686962127685547

==========================================================================
02_ibex_chip.gpl1 max_slew_check_limit
--------------------------------------------------------------------------
1.0

==========================================================================
02_ibex_chip.gpl1 max_slew_check_slack_limit
--------------------------------------------------------------------------
-12.6870

==========================================================================
02_ibex_chip.gpl1 max_fanout_check_slack
--------------------------------------------------------------------------
-441.0

==========================================================================
02_ibex_chip.gpl1 max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
02_ibex_chip.gpl1 max_fanout_check_slack_limit
--------------------------------------------------------------------------
-55.1250

==========================================================================
02_ibex_chip.gpl1 max_capacitance_check_slack
--------------------------------------------------------------------------
-14.499999046325684

==========================================================================
02_ibex_chip.gpl1 max_capacitance_check_limit
--------------------------------------------------------------------------
0.5

==========================================================================
02_ibex_chip.gpl1 max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-29.0000

==========================================================================
02_ibex_chip.gpl1 max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 226

==========================================================================
02_ibex_chip.gpl1 max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 96

==========================================================================
02_ibex_chip.gpl1 max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 19

==========================================================================
02_ibex_chip.gpl1 setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
02_ibex_chip.gpl1 hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
02_ibex_chip.gpl1 critical path delay
--------------------------------------------------------------------------
22.0717

==========================================================================
02_ibex_chip.gpl1 critical path slack
--------------------------------------------------------------------------
5.8283

==========================================================================
02_ibex_chip.gpl1 slack div critical path delay
--------------------------------------------------------------------------
26.406212

==========================================================================
02_ibex_chip.gpl1 report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.46e-04   7.17e-05   2.66e-07   7.18e-04   0.7%
Combinational          5.58e-04   4.29e-04   3.70e-07   9.88e-04   1.0%
Clock                  7.13e-08   3.15e-05   1.38e-10   3.16e-05   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    2.79e-03   9.52e-02   3.26e-08   9.80e-02  98.3%
----------------------------------------------------------------
Total                  3.99e-03   9.58e-02   6.69e-07   9.98e-02 100.0%
                           4.0%      96.0%       0.0%

==========================================================================
02_ibex_chip.gpl1 report_design_area
--------------------------------------------------------------------------

==========================================================================
02_ibex_chip.gpl1 area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              3841600.0 um2
Core Area:             2336127.0912 um2
Total Area:            1653195.4816 um2
Total Active Area:     57995.4816 um2

Core Utilization:      0.024825482234448734
Std Cell Utilization:  0.024825482234448734

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           1653195.482     57995.482       0.000           313600.000      1281600.000     3738            3354            0               64              320             1653195.482     57995.482       0.000           313600.000      1281600.000     3738            3354            0               64              320             
