
*** Running vivado
    with args -log APUF_CTRL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source APUF_CTRL.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source APUF_CTRL.tcl -notrace
Command: synth_design -top APUF_CTRL -part xc7s25csga225-1 -flatten_hierarchy none -directive AlternateRoutability -resource_sharing off -control_set_opt_threshold 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32776
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uart_rx' with formal parameter declaration list [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uart_rx' with formal parameter declaration list [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:25]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uart_rx' with formal parameter declaration list [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:26]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uart_rx' with formal parameter declaration list [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:27]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uart_rx' with formal parameter declaration list [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:28]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uart_tx' with formal parameter declaration list [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:28]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uart_tx' with formal parameter declaration list [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:29]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uart_tx' with formal parameter declaration list [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:30]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uart_tx' with formal parameter declaration list [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:31]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'uart_tx' with formal parameter declaration list [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1636.613 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'APUF_CTRL' [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:15]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_rx.v:15]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:17]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/uart_tx.v:17]
INFO: [Synth 8-6157] synthesizing module 'arbiterpuf' [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/arbiterpuf.v:22]
INFO: [Synth 8-6157] synthesizing module 'pcs_arbiter' [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/new/pcs_arbiter.v:3]
INFO: [Synth 8-6157] synthesizing module 'pcs' [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/new/pcs.v:2]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
	Parameter INIT bound to: 8'b11011000 
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62720]
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66573]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:66573]
INFO: [Synth 8-6155] done synthesizing module 'pcs' (0#1) [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/new/pcs.v:2]
INFO: [Synth 8-6157] synthesizing module 'dflipflop' [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/dflipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dflipflop' (0#1) [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/dflipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcs_arbiter' (0#1) [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/new/pcs_arbiter.v:3]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'arbiterpuf' (0#1) [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/arbiterpuf.v:22]
INFO: [Synth 8-6155] done synthesizing module 'APUF_CTRL' (0#1) [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/controller.v:22]
WARNING: [Synth 8-6014] Unused sequential element prev_tx_active_reg was removed.  [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/controller.v:127]
WARNING: [Synth 8-7129] Port clk in module arbiterpuf is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.613 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.613 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1636.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/constrs_3/new/APUF_constr.xdc]
Finished Parsing XDC File [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/constrs_3/new/APUF_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/constrs_3/new/APUF_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/APUF_CTRL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/APUF_CTRL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1666.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1666.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   21 Bit        Muxes := 1     
	   6 Input   21 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
	   5 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module arbiterpuf is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.srcs/sources_1/imports/ArbiterPUF64x8/dflipflop.v:32]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |    74|
|4     |LUT2   |     8|
|5     |LUT3   |    46|
|6     |LUT4   |    29|
|7     |LUT5   |    14|
|8     |LUT6   |    39|
|9     |MUXF7  |    19|
|10    |FDRE   |   103|
|11    |FDSE   |     2|
|12    |IBUF   |     2|
|13    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.594 ; gain = 29.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1666.594 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.594 ; gain = 29.980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1666.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1666.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3982a01a
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1666.594 ; gain = 29.980
INFO: [Common 17-1381] The checkpoint 'C:/Users/Brooks/Downloads/Lab-01-APUF/Lab-01-APUF.runs/synth_1/APUF_CTRL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file APUF_CTRL_utilization_synth.rpt -pb APUF_CTRL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 22 18:39:31 2023...
