

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_Conv1_ky'
================================================================
* Date:           Tue Oct 21 15:31:15 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv1_ky  |       35|       35|        12|          3|          3|     9|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add51244_i_i = alloca i32 1"   --->   Operation 15 'alloca' 'add51244_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add51_1245_i_i = alloca i32 1"   --->   Operation 16 'alloca' 'add51_1245_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add51_2246_i_i = alloca i32 1"   --->   Operation 17 'alloca' 'add51_2246_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add51_3247_i_i = alloca i32 1"   --->   Operation 18 'alloca' 'add51_3247_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add51_4248_i_i = alloca i32 1"   --->   Operation 19 'alloca' 'add51_4248_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add51_5249_i_i = alloca i32 1"   --->   Operation 20 'alloca' 'add51_5249_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add51_6250_i_i = alloca i32 1"   --->   Operation 21 'alloca' 'add51_6250_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add51_7251_i_i = alloca i32 1"   --->   Operation 22 'alloca' 'add51_7251_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add51_8252_i_i = alloca i32 1"   --->   Operation 23 'alloca' 'add51_8252_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 24 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_smodpost_i_i_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_smodpost_i_i"   --->   Operation 25 'read' 'p_smodpost_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast26_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast26_i_i"   --->   Operation 26 'read' 'p_cast26_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast25_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast25_i_i"   --->   Operation 27 'read' 'p_cast25_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast24_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast24_i_i"   --->   Operation 28 'read' 'p_cast24_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast23_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast23_i_i"   --->   Operation 29 'read' 'p_cast23_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast22_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast22_i_i"   --->   Operation 30 'read' 'p_cast22_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast21_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast21_i_i"   --->   Operation 31 'read' 'p_cast21_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast20_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast20_i_i"   --->   Operation 32 'read' 'p_cast20_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast19_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast19_i_i"   --->   Operation 33 'read' 'p_cast19_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast18_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_cast18_i_i"   --->   Operation 34 'read' 'p_cast18_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%select_ln175_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln175"   --->   Operation 35 'read' 'select_ln175_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln118861_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln118861"   --->   Operation 36 'read' 'trunc_ln118861_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln175_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln175"   --->   Operation 37 'read' 'add_ln175_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast26_i_i_cast = zext i8 %p_cast26_i_i_read"   --->   Operation 38 'zext' 'p_cast26_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_cast25_i_i_cast = zext i8 %p_cast25_i_i_read"   --->   Operation 39 'zext' 'p_cast25_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast24_i_i_cast = zext i8 %p_cast24_i_i_read"   --->   Operation 40 'zext' 'p_cast24_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast23_i_i_cast = zext i8 %p_cast23_i_i_read"   --->   Operation 41 'zext' 'p_cast23_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast22_i_i_cast = zext i8 %p_cast22_i_i_read"   --->   Operation 42 'zext' 'p_cast22_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast21_i_i_cast = zext i8 %p_cast21_i_i_read"   --->   Operation 43 'zext' 'p_cast21_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast20_i_i_cast = zext i8 %p_cast20_i_i_read"   --->   Operation 44 'zext' 'p_cast20_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast19_i_i_cast = zext i8 %p_cast19_i_i_read"   --->   Operation 45 'zext' 'p_cast19_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cast18_i_i_cast = zext i8 %p_cast18_i_i_read"   --->   Operation 46 'zext' 'p_cast18_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%select_ln175_cast = sext i6 %select_ln175_read"   --->   Operation 47 'sext' 'select_ln175_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%select_ln175_cast_cast = zext i7 %select_ln175_cast"   --->   Operation 48 'zext' 'select_ln175_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %ky"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_8252_i_i"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_7251_i_i"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_6250_i_i"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_5249_i_i"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_4248_i_i"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_3247_i_i"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_2246_i_i"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_1245_i_i"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51244_i_i"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc52.i.i"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%ky_2 = load i4 %ky"   --->   Operation 66 'load' 'ky_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.79ns)   --->   "%icmp_ln168 = icmp_eq  i4 %ky_2, i4 9" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 67 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.79ns)   --->   "%add_ln168 = add i4 %ky_2, i4 1" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 68 'add' 'add_ln168' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.inc52.split.i.i, void %acc160.i.i.exitStub" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 69 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i4 %ky_2" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 70 'zext' 'zext_ln175' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.79ns)   --->   "%add_ln175_1 = add i11 %add_ln175_read, i11 %zext_ln175" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 71 'add' 'add_ln175_1' <Predicate = (!icmp_ln168)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln175)   --->   "%shl_ln175 = shl i11 %add_ln175_1, i11 2" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 72 'shl' 'shl_ln175' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln175 = sub i11 %shl_ln175, i11 %add_ln175_1" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 73 'sub' 'sub_ln175' <Predicate = (!icmp_ln168)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i11 %sub_ln175" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 74 'zext' 'zext_ln175_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42, i64 0, i64 %zext_ln175_1" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 75 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41, i64 0, i64 %zext_ln175_1" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 76 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40, i64 0, i64 %zext_ln175_1" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 77 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 78 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 79 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 79 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 80 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 80 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln168 = store i4 %add_ln168, i4 %ky" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 81 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.20>
ST_2 : Operation 82 [1/1] (0.79ns)   --->   "%add_ln175_2 = add i11 %sub_ln175, i11 1" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 82 'add' 'add_ln175_2' <Predicate = (!icmp_ln168)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln175_2 = zext i11 %add_ln175_2" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 83 'zext' 'zext_ln175_2' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42, i64 0, i64 %zext_ln175_2" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 84 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41, i64 0, i64 %zext_ln175_2" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 85 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40, i64 0, i64 %zext_ln175_2" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 86 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.79ns)   --->   "%tmp = add i4 %ky_2, i4 2"   --->   Operation 87 'add' 'tmp' <Predicate = (!icmp_ln168)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %tmp"   --->   Operation 88 'zext' 'tmp_cast' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.76ns)   --->   "%empty = add i8 %tmp_cast, i8 %trunc_ln118861_read"   --->   Operation 89 'add' 'empty' <Predicate = (!icmp_ln168)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln175_4 = zext i8 %empty" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 90 'zext' 'zext_ln175_4' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln175_4 = add i9 %select_ln175_cast_cast, i9 %zext_ln175_4" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 91 'add' 'add_ln175_4' <Predicate = (!icmp_ln168)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i9 %add_ln175_4" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 92 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln175, i5 0" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 93 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln175_4, i2 0" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 94 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln175_5 = zext i11 %p_shl4" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 95 'zext' 'zext_ln175_5' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.82ns)   --->   "%add_ln175_5 = add i13 %p_shl3, i13 %zext_ln175_5" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 96 'add' 'add_ln175_5' <Predicate = (!icmp_ln168)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.82ns)   --->   "%add_ln175_6 = add i13 %add_ln175_5, i13 %p_cast18_i_i_cast" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 97 'add' 'add_ln175_6' <Predicate = (!icmp_ln168)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln175_6 = zext i13 %add_ln175_6" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 98 'zext' 'zext_ln175_6' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_6" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 99 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.82ns)   --->   "%add_ln175_7 = add i13 %add_ln175_5, i13 %p_cast19_i_i_cast" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 100 'add' 'add_ln175_7' <Predicate = (!icmp_ln168)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln175_7 = zext i13 %add_ln175_7" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 101 'zext' 'zext_ln175_7' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_7" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 102 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.82ns)   --->   "%add_ln175_8 = add i13 %add_ln175_5, i13 %p_cast20_i_i_cast" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 103 'add' 'add_ln175_8' <Predicate = (!icmp_ln168)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln175_8 = zext i13 %add_ln175_8" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 104 'zext' 'zext_ln175_8' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_8" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 105 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_6" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 106 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_7" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 107 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_8" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 108 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_6" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 109 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_7" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 110 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_8" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 111 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 112 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 112 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 113 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 113 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_2 : Operation 114 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 114 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_2 : Operation 115 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 115 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_2 : Operation 116 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_206" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 116 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 117 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 117 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_2 : Operation 118 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 118 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_2 : Operation 119 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 119 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_2 : Operation 120 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_209" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 120 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 121 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 121 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_2 : Operation 122 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 122 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_2 : Operation 123 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 123 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_2 : Operation 124 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 124 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 125 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 125 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 126 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 126 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>

State 3 <SV = 2> <Delay = 2.05>
ST_3 : Operation 127 [1/1] (0.79ns)   --->   "%add_ln175_3 = add i11 %sub_ln175, i11 2" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 127 'add' 'add_ln175_3' <Predicate = (!icmp_ln168)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln175_3 = zext i11 %add_ln175_3" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 128 'zext' 'zext_ln175_3' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42, i64 0, i64 %zext_ln175_3" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 129 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41, i64 0, i64 %zext_ln175_3" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 130 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40, i64 0, i64 %zext_ln175_3" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 131 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.82ns)   --->   "%add_ln175_9 = add i13 %add_ln175_5, i13 %p_cast21_i_i_cast" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 132 'add' 'add_ln175_9' <Predicate = (!icmp_ln168)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln175_9 = zext i13 %add_ln175_9" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 133 'zext' 'zext_ln175_9' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_9" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 134 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.82ns)   --->   "%add_ln175_10 = add i13 %add_ln175_5, i13 %p_cast22_i_i_cast" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 135 'add' 'add_ln175_10' <Predicate = (!icmp_ln168)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln175_10 = zext i13 %add_ln175_10" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 136 'zext' 'zext_ln175_10' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_10" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 137 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.82ns)   --->   "%add_ln175_11 = add i13 %add_ln175_5, i13 %p_cast23_i_i_cast" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 138 'add' 'add_ln175_11' <Predicate = (!icmp_ln168)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln175_11 = zext i13 %add_ln175_11" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 139 'zext' 'zext_ln175_11' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_11" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 140 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_9" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 141 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_10" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 142 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_11" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 143 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_9" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 144 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_10" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 145 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_11" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 146 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 147 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 147 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 148 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_221" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 148 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 149 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_230" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 149 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 150 [1/1] (0.47ns)   --->   "%tmp_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_242, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_241, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 150 'mux' 'tmp_i_i' <Predicate = (!icmp_ln168)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_213" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 151 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 152 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_222" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 152 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 153 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_231" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 153 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 154 [1/1] (0.47ns)   --->   "%tmp_1_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_244, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_245, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_246, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 154 'mux' 'tmp_1_i_i' <Predicate = (!icmp_ln168)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_214" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 155 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 156 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_223" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 156 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 157 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_232" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 157 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 158 [1/1] (0.47ns)   --->   "%tmp_2_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_249, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_250, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_248, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 158 'mux' 'tmp_2_i_i' <Predicate = (!icmp_ln168)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_204" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 159 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 160 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 160 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 161 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 161 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 162 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 162 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 163 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_207" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 163 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 164 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 164 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 165 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 165 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 166 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 166 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 167 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_210" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 167 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 168 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 168 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 169 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 169 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 170 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 170 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262' <Predicate = (!icmp_ln168 & p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_3 : Operation 171 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 171 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 172 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 172 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 173 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 173 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271' <Predicate = (!icmp_ln168)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 174 [1/1] (0.82ns)   --->   "%add_ln175_12 = add i13 %add_ln175_5, i13 %p_cast24_i_i_cast" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 174 'add' 'add_ln175_12' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln175_12 = zext i13 %add_ln175_12" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 175 'zext' 'zext_ln175_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_12" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 176 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.82ns)   --->   "%add_ln175_13 = add i13 %add_ln175_5, i13 %p_cast25_i_i_cast" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 177 'add' 'add_ln175_13' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln175_13 = zext i13 %add_ln175_13" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 178 'zext' 'zext_ln175_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_13" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 179 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.82ns)   --->   "%add_ln175_14 = add i13 %add_ln175_5, i13 %p_cast26_i_i_cast" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 180 'add' 'add_ln175_14' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln175_14 = zext i13 %add_ln175_14" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 181 'zext' 'zext_ln175_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf, i64 0, i64 %zext_ln175_14" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 182 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_12" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 183 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_13" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 184 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1, i64 0, i64 %zext_ln175_14" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 185 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_12" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 186 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_13" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 187 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2, i64 0, i64 %zext_ln175_14" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 188 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.01ns)   --->   Input mux for Operation 189 '%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239, i32 %tmp_i_i'
ST_4 : Operation 189 [3/3] (6.00ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239, i32 %tmp_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 189 'fmul' 'mul_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.01ns)   --->   Input mux for Operation 190 '%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243, i32 %tmp_1_i_i'
ST_4 : Operation 190 [3/3] (6.00ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243, i32 %tmp_1_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 190 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.01ns)   --->   Input mux for Operation 191 '%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247, i32 %tmp_2_i_i'
ST_4 : Operation 191 [3/3] (6.00ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247, i32 %tmp_2_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 191 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 192 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 193 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_224" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 193 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 194 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_233" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 194 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 195 [1/1] (0.47ns)   --->   "%tmp_3_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_254, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_253, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 195 'mux' 'tmp_3_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_216" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 196 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 197 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_225" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 197 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 198 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_234" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 198 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 199 [1/1] (0.47ns)   --->   "%tmp_4_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_256, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_257, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_258, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 199 'mux' 'tmp_4_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_217" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 200 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 201 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_226" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 201 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 202 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_235" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 202 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 203 [1/1] (0.47ns)   --->   "%tmp_5_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_261, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_260, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 203 'mux' 'tmp_5_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_205" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 204 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 205 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 205 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 206 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 206 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 207 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 207 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 208 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_208" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 208 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 209 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 209 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 210 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 210 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 211 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 211 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 212 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_211" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 212 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 213 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 213 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 214 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 214 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_4 : Operation 215 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 215 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 216 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239, i32 %tmp_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 216 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243, i32 %tmp_1_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 217 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247, i32 %tmp_2_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 218 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.01ns)   --->   Input mux for Operation 219 '%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251, i32 %tmp_3_i_i'
ST_5 : Operation 219 [3/3] (6.00ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251, i32 %tmp_3_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 219 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.01ns)   --->   Input mux for Operation 220 '%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %tmp_4_i_i'
ST_5 : Operation 220 [3/3] (6.00ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %tmp_4_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 220 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.01ns)   --->   Input mux for Operation 221 '%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %tmp_5_i_i'
ST_5 : Operation 221 [3/3] (6.00ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %tmp_5_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 221 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_218" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 222 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_5 : Operation 223 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_227" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 223 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_5 : Operation 224 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_236" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 224 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_5 : Operation 225 [1/1] (0.47ns)   --->   "%tmp_6_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 225 'mux' 'tmp_6_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_219" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 226 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_5 : Operation 227 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_228" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 227 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_5 : Operation 228 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_237" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 228 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_5 : Operation 229 [1/1] (0.47ns)   --->   "%tmp_7_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 229 'mux' 'tmp_7_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_220" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 230 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_5 : Operation 231 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_229" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 231 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273' <Predicate = (p_smodpost_i_i_read != 1 & p_smodpost_i_i_read != 2 & p_smodpost_i_i_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_5 : Operation 232 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274 = load i13 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_238" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 232 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274' <Predicate = (p_smodpost_i_i_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 7776> <RAM>
ST_5 : Operation 233 [1/1] (0.47ns)   --->   "%tmp_8_i_i = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272, i2 %p_smodpost_i_i_read" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 233 'mux' 'tmp_8_i_i' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 234 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239, i32 %tmp_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 234 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_243, i32 %tmp_1_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 235 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_247, i32 %tmp_2_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 236 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [2/3] (7.01ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251, i32 %tmp_3_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 237 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 238 [2/3] (7.01ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %tmp_4_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 238 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [2/3] (7.01ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %tmp_5_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 239 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.01ns)   --->   Input mux for Operation 240 '%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263, i32 %tmp_6_i_i'
ST_6 : Operation 240 [3/3] (6.00ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263, i32 %tmp_6_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 240 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.01ns)   --->   Input mux for Operation 241 '%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267, i32 %tmp_7_i_i'
ST_6 : Operation 241 [3/3] (6.00ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267, i32 %tmp_7_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 241 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.01ns)   --->   Input mux for Operation 242 '%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_8_i_i'
ST_6 : Operation 242 [3/3] (6.00ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_8_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 242 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 6.00> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%add51244_i_i_load = load i32 %add51244_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 243 'load' 'add51244_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%add51_1245_i_i_load = load i32 %add51_1245_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 244 'load' 'add51_1245_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%add51_2246_i_i_load = load i32 %add51_2246_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 245 'load' 'add51_2246_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.99ns)   --->   Input mux for Operation 246 '%v = fadd i32 %add51244_i_i_load, i32 %mul_i_i'
ST_7 : Operation 246 [4/4] (5.44ns)   --->   "%v = fadd i32 %add51244_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 246 'fadd' 'v' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.99ns)   --->   Input mux for Operation 247 '%v_1 = fadd i32 %add51_1245_i_i_load, i32 %mul_1_i_i'
ST_7 : Operation 247 [4/4] (5.44ns)   --->   "%v_1 = fadd i32 %add51_1245_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 247 'fadd' 'v_1' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.99ns)   --->   Input mux for Operation 248 '%v_2 = fadd i32 %add51_2246_i_i_load, i32 %mul_2_i_i'
ST_7 : Operation 248 [4/4] (5.44ns)   --->   "%v_2 = fadd i32 %add51_2246_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 248 'fadd' 'v_2' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/3] (7.01ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_251, i32 %tmp_3_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 249 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/3] (7.01ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_255, i32 %tmp_4_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 250 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/3] (7.01ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_259, i32 %tmp_5_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 251 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [2/3] (7.01ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263, i32 %tmp_6_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 252 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [2/3] (7.01ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267, i32 %tmp_7_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 253 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [2/3] (7.01ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_8_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 254 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%add51_3247_i_i_load = load i32 %add51_3247_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 255 'load' 'add51_3247_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%add51_4248_i_i_load = load i32 %add51_4248_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 256 'load' 'add51_4248_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%add51_5249_i_i_load = load i32 %add51_5249_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 257 'load' 'add51_5249_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [3/4] (6.43ns)   --->   "%v = fadd i32 %add51244_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 258 'fadd' 'v' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [3/4] (6.43ns)   --->   "%v_1 = fadd i32 %add51_1245_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 259 'fadd' 'v_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [3/4] (6.43ns)   --->   "%v_2 = fadd i32 %add51_2246_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 260 'fadd' 'v_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.99ns)   --->   Input mux for Operation 261 '%v_3 = fadd i32 %add51_3247_i_i_load, i32 %mul_3_i_i'
ST_8 : Operation 261 [4/4] (5.44ns)   --->   "%v_3 = fadd i32 %add51_3247_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 261 'fadd' 'v_3' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.99ns)   --->   Input mux for Operation 262 '%v_4 = fadd i32 %add51_4248_i_i_load, i32 %mul_4_i_i'
ST_8 : Operation 262 [4/4] (5.44ns)   --->   "%v_4 = fadd i32 %add51_4248_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 262 'fadd' 'v_4' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.99ns)   --->   Input mux for Operation 263 '%v_5 = fadd i32 %add51_5249_i_i_load, i32 %mul_5_i_i'
ST_8 : Operation 263 [4/4] (5.44ns)   --->   "%v_5 = fadd i32 %add51_5249_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 263 'fadd' 'v_5' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/3] (7.01ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263, i32 %tmp_6_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 264 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/3] (7.01ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267, i32 %tmp_7_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 265 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/3] (7.01ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_8_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 266 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%add51_6250_i_i_load = load i32 %add51_6250_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 267 'load' 'add51_6250_i_i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%add51_7251_i_i_load = load i32 %add51_7251_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 268 'load' 'add51_7251_i_i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%add51_8252_i_i_load = load i32 %add51_8252_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 269 'load' 'add51_8252_i_i_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [2/4] (6.43ns)   --->   "%v = fadd i32 %add51244_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 270 'fadd' 'v' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [2/4] (6.43ns)   --->   "%v_1 = fadd i32 %add51_1245_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 271 'fadd' 'v_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [2/4] (6.43ns)   --->   "%v_2 = fadd i32 %add51_2246_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 272 'fadd' 'v_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [3/4] (6.43ns)   --->   "%v_3 = fadd i32 %add51_3247_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 273 'fadd' 'v_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 274 [3/4] (6.43ns)   --->   "%v_4 = fadd i32 %add51_4248_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 274 'fadd' 'v_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [3/4] (6.43ns)   --->   "%v_5 = fadd i32 %add51_5249_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 275 'fadd' 'v_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.99ns)   --->   Input mux for Operation 276 '%v_6 = fadd i32 %add51_6250_i_i_load, i32 %mul_6_i_i'
ST_9 : Operation 276 [4/4] (5.44ns)   --->   "%v_6 = fadd i32 %add51_6250_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 276 'fadd' 'v_6' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.99ns)   --->   Input mux for Operation 277 '%v_7 = fadd i32 %add51_7251_i_i_load, i32 %mul_7_i_i'
ST_9 : Operation 277 [4/4] (5.44ns)   --->   "%v_7 = fadd i32 %add51_7251_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 277 'fadd' 'v_7' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.99ns)   --->   Input mux for Operation 278 '%v_8 = fadd i32 %add51_8252_i_i_load, i32 %mul_8_i_i'
ST_9 : Operation 278 [4/4] (5.44ns)   --->   "%v_8 = fadd i32 %add51_8252_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 278 'fadd' 'v_8' <Predicate = true> <Delay = 5.44> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%add51244_i_i_load_1 = load i32 %add51244_i_i"   --->   Operation 310 'load' 'add51244_i_i_load_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%add51_1245_i_i_load_1 = load i32 %add51_1245_i_i"   --->   Operation 311 'load' 'add51_1245_i_i_load_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%add51_2246_i_i_load_1 = load i32 %add51_2246_i_i"   --->   Operation 312 'load' 'add51_2246_i_i_load_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%add51_3247_i_i_load_1 = load i32 %add51_3247_i_i"   --->   Operation 313 'load' 'add51_3247_i_i_load_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%add51_4248_i_i_load_1 = load i32 %add51_4248_i_i"   --->   Operation 314 'load' 'add51_4248_i_i_load_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%add51_5249_i_i_load_1 = load i32 %add51_5249_i_i"   --->   Operation 315 'load' 'add51_5249_i_i_load_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%add51_6250_i_i_load_1 = load i32 %add51_6250_i_i"   --->   Operation 316 'load' 'add51_6250_i_i_load_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%add51_7251_i_i_load_1 = load i32 %add51_7251_i_i"   --->   Operation 317 'load' 'add51_7251_i_i_load_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%add51_8252_i_i_load_1 = load i32 %add51_8252_i_i"   --->   Operation 318 'load' 'add51_8252_i_i_load_1' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_8252_i_i_out, i32 %add51_8252_i_i_load_1"   --->   Operation 319 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_7251_i_i_out, i32 %add51_7251_i_i_load_1"   --->   Operation 320 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_6250_i_i_out, i32 %add51_6250_i_i_load_1"   --->   Operation 321 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_5249_i_i_out, i32 %add51_5249_i_i_load_1"   --->   Operation 322 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_4248_i_i_out, i32 %add51_4248_i_i_load_1"   --->   Operation 323 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_3247_i_i_out, i32 %add51_3247_i_i_load_1"   --->   Operation 324 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_2246_i_i_out, i32 %add51_2246_i_i_load_1"   --->   Operation 325 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_1245_i_i_out, i32 %add51_1245_i_i_load_1"   --->   Operation 326 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51244_i_i_out, i32 %add51244_i_i_load_1"   --->   Operation 327 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 328 'ret' 'ret_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 279 [1/4] (6.43ns)   --->   "%v = fadd i32 %add51244_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 279 'fadd' 'v' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [1/4] (6.43ns)   --->   "%v_1 = fadd i32 %add51_1245_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 280 'fadd' 'v_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [1/4] (6.43ns)   --->   "%v_2 = fadd i32 %add51_2246_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 281 'fadd' 'v_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [2/4] (6.43ns)   --->   "%v_3 = fadd i32 %add51_3247_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 282 'fadd' 'v_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [2/4] (6.43ns)   --->   "%v_4 = fadd i32 %add51_4248_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 283 'fadd' 'v_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [2/4] (6.43ns)   --->   "%v_5 = fadd i32 %add51_5249_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 284 'fadd' 'v_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [3/4] (6.43ns)   --->   "%v_6 = fadd i32 %add51_6250_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 285 'fadd' 'v_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [3/4] (6.43ns)   --->   "%v_7 = fadd i32 %add51_7251_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 286 'fadd' 'v_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [3/4] (6.43ns)   --->   "%v_8 = fadd i32 %add51_8252_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 287 'fadd' 'v_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [1/1] (0.42ns)   --->   "%store_ln168 = store i32 %v_2, i32 %add51_2246_i_i" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 288 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 289 [1/1] (0.42ns)   --->   "%store_ln168 = store i32 %v_1, i32 %add51_1245_i_i" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 289 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 290 [1/1] (0.42ns)   --->   "%store_ln168 = store i32 %v, i32 %add51244_i_i" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 290 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 291 [1/4] (6.43ns)   --->   "%v_3 = fadd i32 %add51_3247_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 291 'fadd' 'v_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/4] (6.43ns)   --->   "%v_4 = fadd i32 %add51_4248_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 292 'fadd' 'v_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/4] (6.43ns)   --->   "%v_5 = fadd i32 %add51_5249_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 293 'fadd' 'v_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [2/4] (6.43ns)   --->   "%v_6 = fadd i32 %add51_6250_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 294 'fadd' 'v_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [2/4] (6.43ns)   --->   "%v_7 = fadd i32 %add51_7251_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 295 'fadd' 'v_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [2/4] (6.43ns)   --->   "%v_8 = fadd i32 %add51_8252_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 296 'fadd' 'v_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.42ns)   --->   "%store_ln168 = store i32 %v_5, i32 %add51_5249_i_i" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 297 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 298 [1/1] (0.42ns)   --->   "%store_ln168 = store i32 %v_4, i32 %add51_4248_i_i" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 298 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 299 [1/1] (0.42ns)   --->   "%store_ln168 = store i32 %v_3, i32 %add51_3247_i_i" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 299 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:169->src/srcnn.cpp:549]   --->   Operation 300 'specpipeline' 'specpipeline_ln169' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%speclooptripcount_ln168 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 301 'speclooptripcount' 'speclooptripcount_ln168' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_67" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 302 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/4] (6.43ns)   --->   "%v_6 = fadd i32 %add51_6250_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 303 'fadd' 'v_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 304 [1/4] (6.43ns)   --->   "%v_7 = fadd i32 %add51_7251_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 304 'fadd' 'v_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/4] (6.43ns)   --->   "%v_8 = fadd i32 %add51_8252_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:175->src/srcnn.cpp:549]   --->   Operation 305 'fadd' 'v_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [1/1] (0.42ns)   --->   "%store_ln168 = store i32 %v_8, i32 %add51_8252_i_i" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 306 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 307 [1/1] (0.42ns)   --->   "%store_ln168 = store i32 %v_7, i32 %add51_7251_i_i" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 307 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 308 [1/1] (0.42ns)   --->   "%store_ln168 = store i32 %v_6, i32 %add51_6250_i_i" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 308 'store' 'store_ln168' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc52.i.i" [src/srcnn.cpp:168->src/srcnn.cpp:549]   --->   Operation 309 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.273ns
The critical path consists of the following:
	'alloca' operation ('ky') [38]  (0.000 ns)
	'load' operation ('ky') on local variable 'ky' [81]  (0.000 ns)
	'add' operation ('add_ln175_1', src/srcnn.cpp:175->src/srcnn.cpp:549) [96]  (0.798 ns)
	'sub' operation ('sub_ln175', src/srcnn.cpp:175->src/srcnn.cpp:549) [98]  (0.798 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_203', src/srcnn.cpp:175->src/srcnn.cpp:549) [100]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_239', src/srcnn.cpp:175->src/srcnn.cpp:549) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42' [171]  (0.677 ns)

 <State 2>: 5.204ns
The critical path consists of the following:
	'add' operation ('tmp') [116]  (0.797 ns)
	'add' operation ('empty') [118]  (0.765 ns)
	'add' operation ('add_ln175_4', src/srcnn.cpp:175->src/srcnn.cpp:549) [120]  (0.765 ns)
	'add' operation ('add_ln175_5', src/srcnn.cpp:175->src/srcnn.cpp:549) [125]  (0.820 ns)
	'add' operation ('add_ln175_6', src/srcnn.cpp:175->src/srcnn.cpp:549) [126]  (0.820 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_212', src/srcnn.cpp:175->src/srcnn.cpp:549) [128]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_240', src/srcnn.cpp:175->src/srcnn.cpp:549) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf' [172]  (1.237 ns)

 <State 3>: 2.057ns
The critical path consists of the following:
	'add' operation ('add_ln175_9', src/srcnn.cpp:175->src/srcnn.cpp:549) [135]  (0.820 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_215', src/srcnn.cpp:175->src/srcnn.cpp:549) [137]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_252', src/srcnn.cpp:175->src/srcnn.cpp:549) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf' [193]  (1.237 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.013 ns)
'fmul' operation ('mul_i_i', src/srcnn.cpp:175->src/srcnn.cpp:549) [176]  (6.003 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', src/srcnn.cpp:175->src/srcnn.cpp:549) [176]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', src/srcnn.cpp:175->src/srcnn.cpp:549) [176]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_i_i', src/srcnn.cpp:175->src/srcnn.cpp:549) [197]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6_i_i', src/srcnn.cpp:175->src/srcnn.cpp:549) [218]  (7.016 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('v', src/srcnn.cpp:175->src/srcnn.cpp:549) [177]  (6.437 ns)

 <State 10>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('v_2', src/srcnn.cpp:175->src/srcnn.cpp:549) [191]  (6.437 ns)
	'store' operation ('store_ln168', src/srcnn.cpp:168->src/srcnn.cpp:549) of variable 'v_2', src/srcnn.cpp:175->src/srcnn.cpp:549 on local variable 'add51_2246_i_i' [241]  (0.427 ns)

 <State 11>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('v_5', src/srcnn.cpp:175->src/srcnn.cpp:549) [212]  (6.437 ns)
	'store' operation ('store_ln168', src/srcnn.cpp:168->src/srcnn.cpp:549) of variable 'v_5', src/srcnn.cpp:175->src/srcnn.cpp:549 on local variable 'add51_5249_i_i' [238]  (0.427 ns)

 <State 12>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('v_8', src/srcnn.cpp:175->src/srcnn.cpp:549) [233]  (6.437 ns)
	'store' operation ('store_ln168', src/srcnn.cpp:168->src/srcnn.cpp:549) of variable 'v_8', src/srcnn.cpp:175->src/srcnn.cpp:549 on local variable 'add51_8252_i_i' [235]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
