//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_12,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_13
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<26>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<51>;
	.reg .f32 	%f<49>;
	.reg .b64 	%rd<38>;
	.loc	1 19 0                          // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_0];
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_1];
$L__tmp0:
	.loc	1 21 28                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:21:33
	shl.b32 	%r38, %r1, 8;
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_2];
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_3];
	.loc	1 22 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:22:36
	mov.u32 	%r39, %tid.x;
	shl.b32 	%r40, %r39, 1;
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_4];
	and.b32  	%r41, %r40, 254;
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_5];
	.loc	1 22 23                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:22:23
	or.b32  	%r42, %r38, %r41;
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_6];
	.loc	1 23 21                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:23:21
	setp.lt.s32 	%p1, %r42, 256;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_7];
	.loc	1 25 21                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:25:21
	bfe.s32 	%r43, %r1, 23, 1;
	shr.u32 	%r44, %r43, 28;
	add.s32 	%r45, %r42, %r44;
	shr.s32 	%r46, %r45, 4;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_8];
	.loc	1 25 27                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:25:27
	shr.u32 	%r47, %r46, 30;
	add.s32 	%r48, %r46, %r47;
	and.b32  	%r49, %r48, -4;
	sub.s32 	%r50, %r46, %r49;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_9];
	.loc	1 26 30                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:26:30
	cvt.s64.s32 	%rd32, %r42;
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_10];
	mul.wide.s32 	%rd34, %r42, 4;
	add.s64 	%rd1, %rd22, %rd34;
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_11];
	.loc	1 26 35                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_threshold_backward_1_param_12];
	.loc	1 27 30                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:27:30
	mul.wide.s32 	%rd37, %r50, 4;
	add.s64 	%rd2, %rd23, %rd37;
	.loc	1 27 35                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:27:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 28 30                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:28:30
	add.s64 	%rd4, %rd24, %rd37;
	.loc	1 28 35                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:28:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r7;
	.loc	1 29 31                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:29:31
	add.s64 	%rd6, %rd25, %rd37;
	.loc	1 29 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:29:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 30 31                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:30:31
	add.s64 	%rd8, %rd26, %rd37;
	.loc	1 30 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:30:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 31 31                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:31:31
	add.s64 	%rd10, %rd27, %rd34;
	.loc	1 31 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:31:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.v2.b32 { %r12, %r13 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 32 31                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:32:31
	add.s64 	%rd11, %rd28, %rd37;
	.loc	1 32 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:32:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 33 31                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:33:31
	add.s64 	%rd13, %rd29, %rd37;
	.loc	1 33 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:33:36
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r17;
	.loc	1 34 31                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:34:31
	add.s64 	%rd15, %rd30, %rd37;
	.loc	1 34 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:34:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 35 31                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:35:31
	add.s64 	%rd17, %rd31, %rd37;
	.loc	1 35 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:35:36
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 38 18                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:38:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	.loc	1 39 26                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:39:26
	sqrt.approx.ftz.f32 	%f7, %f5;
	sqrt.approx.ftz.f32 	%f8, %f6;
	.loc	1 41 18                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:41:18
	mov.b32 	%r24, %f7;
	mov.b32 	%r23, 1065353216;
	// begin inline asm
	div.full.f32 %r22, %r23, %r24;
	// end inline asm
	mov.b32 	%f9, %r22;
	mov.b32 	%r27, %f8;
	// begin inline asm
	div.full.f32 %r25, %r23, %r27;
	// end inline asm
	mov.b32 	%f10, %r25;
	.loc	1 48 20                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:48:20
	add.f32 	%f11, %f3, 0f3727C5AC;
	add.f32 	%f12, %f4, 0f3727C5AC;
	.loc	1 49 27                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:49:27
	sqrt.approx.ftz.f32 	%f13, %f11;
	sqrt.approx.ftz.f32 	%f14, %f12;
	.loc	1 27 35                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:27:35
	mov.b32 	%f15, %r5;
	mov.b32 	%f16, %r15;
	mov.b32 	%f17, %r4;
	mov.b32 	%f18, %r14;
	.loc	1 29 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:29:36
	mov.b32 	%f19, %r9;
	mov.b32 	%f20, %r19;
	.loc	1 30 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:30:36
	mov.b32 	%f21, %r11;
	mov.b32 	%f22, %r21;
	.loc	1 29 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:29:36
	mov.b32 	%f23, %r8;
	mov.b32 	%f24, %r18;
	.loc	1 30 36                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:30:36
	mov.b32 	%f25, %r10;
	mov.b32 	%f26, %r20;
	.loc	1 50 19                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:50:19
	mov.b32 	%r30, %f13;
	// begin inline asm
	div.full.f32 %r28, %r23, %r30;
	// end inline asm
	mov.b32 	%f27, %r28;
	mov.b32 	%r33, %f14;
	// begin inline asm
	div.full.f32 %r31, %r23, %r33;
	// end inline asm
	mov.b32 	%f28, %r31;
	.loc	1 26 35                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:26:35
	mov.b32 	%f29, %r2;
	mov.b32 	%f30, %r12;
	.loc	1 36 18                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:36:18
	sub.f32 	%f31, %f30, %f18;
	sub.f32 	%f32, %f29, %f17;
	.loc	1 44 19                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:44:19
	mul.f32 	%f33, %f32, %f9;
	mul.f32 	%f34, %f31, %f27;
	.loc	1 46 20                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:46:20
	fma.rn.f32 	%f35, %f34, %f24, %f26;
	fma.rn.f32 	%f36, %f33, %f23, %f25;
	.loc	1 26 35                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:26:35
	mov.b32 	%f37, %r3;
	mov.b32 	%f38, %r13;
	.loc	1 36 18                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:36:18
	sub.f32 	%f39, %f38, %f16;
	sub.f32 	%f40, %f37, %f15;
	.loc	1 44 19                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:44:19
	mul.f32 	%f41, %f40, %f10;
	mul.f32 	%f42, %f39, %f28;
	.loc	1 46 20                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:46:20
	fma.rn.f32 	%f43, %f42, %f20, %f22;
	fma.rn.f32 	%f44, %f41, %f19, %f21;
	.loc	1 60 25                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:60:25
	add.s64 	%rd19, %rd33, %rd34;
	.loc	1 60 37                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:60:37
	mov.b32 	%r34, %f36;
	mov.b32 	%r35, %f44;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd19 + 0 ], { %r34, %r35 };
	// end inline asm
	.loc	1 61 25                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:61:25
	add.s64 	%rd20, %rd35, %rd34;
	.loc	1 62 25                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:62:25
	add.s64 	%rd21, %rd36, %rd32;
	.loc	1 55 20                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:55:20
	add.f32 	%f45, %f36, %f35;
	add.f32 	%f46, %f44, %f43;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p22, %f46, 0f00000000;
	setp.lt.f32 	%p23, %f45, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f47, 0f00000000, %f45, %p23;
	selp.f32 	%f48, 0f00000000, %f46, %p22;
$L__tmp2:
	.loc	1 59 21                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:59:21
	setp.le.f32 	%p24, %f48, 0f00000000;
	setp.le.f32 	%p25, %f47, 0f00000000;
$L__tmp3:
	.loc	2 121 29                        // triton_helpers.py:121:29
	mov.b32 	%r36, %f47;
	mov.b32 	%r37, %f48;
$L__tmp4:
	.loc	1 61 37                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:61:37
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd20 + 0 ], { %r36, %r37 };
	// end inline asm
	.loc	1 62 37                         // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:62:37
	selp.u16 	%rs2, 1, 0, %p25;
	selp.u16 	%rs3, 1, 0, %p24;
	shl.b16 	%rs4, %rs3, 8;
	or.b16  	%rs1, %rs2, %rs4;
	// begin inline asm
	@%p1 st.global.b16 [ %rd21 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 62 4                          // cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py:62:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/qt/cqtoddm3t6icwfcnte5wh6yoh6ctktqvgko3qbtaphluxyuyztrr.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 228                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xdd DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 113
.b8 116
.b8 111
.b8 100
.b8 100
.b8 109
.b8 51
.b8 116
.b8 54
.b8 105
.b8 99
.b8 119
.b8 102
.b8 99
.b8 110
.b8 116
.b8 101
.b8 53
.b8 119
.b8 104
.b8 54
.b8 121
.b8 111
.b8 104
.b8 54
.b8 99
.b8 116
.b8 107
.b8 116
.b8 113
.b8 118
.b8 103
.b8 107
.b8 111
.b8 51
.b8 113
.b8 98
.b8 116
.b8 97
.b8 112
.b8 104
.b8 108
.b8 117
.b8 120
.b8 121
.b8 117
.b8 121
.b8 122
.b8 116
.b8 114
.b8 114
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 113
.b8 116
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x56 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 49
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xb9:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xce:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 57                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
