
---------- Begin Simulation Statistics ----------
final_tick                                26818872500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48451                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846264                       # Number of bytes of host memory used
host_op_rate                                    92178                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   619.18                       # Real time elapsed on the host
host_tick_rate                               43313616                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      57074776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026819                       # Number of seconds simulated
sim_ticks                                 26818872500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  34680479                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 21857616                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      57074776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.787925                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.787925                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2502216                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2001612                       # number of floating regfile writes
system.cpu.idleCycles                         4835082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               647648                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7335734                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.412754                       # Inst execution rate
system.cpu.iew.exec_refs                     18374747                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7474663                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3399212                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              11673054                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5837                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             42851                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8068435                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            81689548                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10900084                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            951796                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              75776937                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  18063                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1394002                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 616246                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1407283                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          14115                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       488341                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         159307                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  79327444                       # num instructions consuming a value
system.cpu.iew.wb_count                      74384886                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.648166                       # average fanout of values written-back
system.cpu.iew.wb_producers                  51417315                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.386801                       # insts written-back per cycle
system.cpu.iew.wb_sent                       75441954                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                109011092                       # number of integer regfile reads
system.cpu.int_regfile_writes                56906281                       # number of integer regfile writes
system.cpu.ipc                               0.559308                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.559308                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1850589      2.41%      2.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              55837482     72.77%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                48901      0.06%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11443      0.01%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               45147      0.06%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6583      0.01%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                70919      0.09%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                36983      0.05%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              129933      0.17%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4640      0.01%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             108      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             578      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              66      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            152      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9382574     12.23%     87.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5630572      7.34%     95.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1720738      2.24%     97.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1951121      2.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               76728739                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4496746                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8510478                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3938381                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7282448                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1605229                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020921                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  735702     45.83%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2323      0.14%     45.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     45.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    411      0.03%     46.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   205      0.01%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   50      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 107142      6.67%     52.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                273817     17.06%     69.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            414530     25.82%     95.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            71023      4.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               71986633                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          195454117                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     70446505                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          99035328                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   81668057                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  76728739                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               21491                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        24614738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             99230                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          12610                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     21086888                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      48802664                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.572224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.243792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27701434     56.76%     56.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3867913      7.93%     64.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3618345      7.41%     72.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3368262      6.90%     79.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3283797      6.73%     85.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2449764      5.02%     90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2301204      4.72%     95.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1367442      2.80%     98.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              844503      1.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        48802664                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.430499                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            565554                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           785664                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             11673054                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8068435                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                35092335                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         53637746                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          429393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        90221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        188630                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3464                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1253753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1052                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2509821                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1052                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 9471124                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7182443                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            657449                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3995792                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3616731                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             90.513495                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  530366                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1108                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          547427                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             163715                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           383712                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       103923                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        23337766                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            534741                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     45423035                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.256516                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.277137                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        29503978     64.95%     64.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4458576      9.82%     74.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2260600      4.98%     79.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3306992      7.28%     87.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1340242      2.95%     89.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          709235      1.56%     91.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          519484      1.14%     92.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          441447      0.97%     93.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2882481      6.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     45423035                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074776                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256848                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281248                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264783     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074776                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2882481                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13874229                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13874229                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14271232                       # number of overall hits
system.cpu.dcache.overall_hits::total        14271232                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       425854                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         425854                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       431944                       # number of overall misses
system.cpu.dcache.overall_misses::total        431944                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10860846483                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10860846483                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10860846483                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10860846483                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14300083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14300083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14703176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14703176                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029780                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029780                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029378                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25503.685495                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25503.685495                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25144.107762                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25144.107762                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        61019                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2276                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.809754                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       208948                       # number of writebacks
system.cpu.dcache.writebacks::total            208948                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       131036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       131036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       131036                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       131036                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       294818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       294818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       298925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       298925                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7344446484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7344446484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7446352484                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7446352484                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020617                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020617                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020331                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020331                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24911.798072                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24911.798072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24910.437347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24910.437347                       # average overall mshr miss latency
system.cpu.dcache.replacements                 297683                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      9407575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9407575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       347135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        347135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7292303000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7292303000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9754710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9754710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21007.109626                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21007.109626                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       128120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       128120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       219015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       219015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3909001000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3909001000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022452                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17848.097162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17848.097162                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4466654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4466654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        78719                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78719                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3568543483                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3568543483                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45332.683126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45332.683126                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3435445484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3435445484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016677                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45320.706093                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45320.706093                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       397003                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        397003                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6090                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6090                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       403093                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       403093                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015108                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015108                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4107                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4107                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    101906000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    101906000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010189                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010189                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24812.758705                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24812.758705                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.362280                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14570824                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            298195                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.863408                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.362280                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998754                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29704547                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29704547                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 23854851                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              10822248                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  12816604                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                692715                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 616246                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3557355                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                127616                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               86876870                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                561412                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    10908379                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7476363                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         59158                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         33895                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           25327624                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       47422710                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9471124                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4310812                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      22700002                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1483936                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         54                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 3943                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         28139                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           30                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          904                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   7308211                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                368696                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           48802664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.898167                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.139449                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 33911672     69.49%     69.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   652646      1.34%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1097142      2.25%     73.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   945573      1.94%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1108230      2.27%     77.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1118576      2.29%     79.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   978896      2.01%     81.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   866635      1.78%     83.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  8123294     16.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             48802664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176576                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.884129                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      6293096                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6293096                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6293096                       # number of overall hits
system.cpu.icache.overall_hits::total         6293096                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1015108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1015108                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1015108                       # number of overall misses
system.cpu.icache.overall_misses::total       1015108                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15651346477                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15651346477                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15651346477                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15651346477                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7308204                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7308204                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7308204                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7308204                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.138900                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138900                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.138900                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138900                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15418.405211                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15418.405211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15418.405211                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15418.405211                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12038                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               516                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.329457                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       956010                       # number of writebacks
system.cpu.icache.writebacks::total            956010                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        57905                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        57905                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        57905                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        57905                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       957203                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       957203                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       957203                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       957203                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13920095482                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13920095482                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13920095482                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13920095482                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.130977                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.130977                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.130977                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.130977                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14542.469551                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14542.469551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14542.469551                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14542.469551                       # average overall mshr miss latency
system.cpu.icache.replacements                 956010                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6293096                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6293096                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1015108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1015108                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15651346477                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15651346477                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7308204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7308204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.138900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138900                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15418.405211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15418.405211                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        57905                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        57905                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       957203                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       957203                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13920095482                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13920095482                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.130977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.130977                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14542.469551                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14542.469551                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.043018                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7250299                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            957203                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.574463                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.043018                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998131                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15573611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15573611                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7314367                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        103465                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      701998                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4265731                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 3893                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               14115                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3523954                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                24020                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1672                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  26818872500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 616246                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 24355748                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5540468                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4844                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  12889590                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5395768                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               84646180                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 48030                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 398615                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  59811                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4826200                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            91108848                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   208359107                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                124715310                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2679173                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900066                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 27208739                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     127                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  95                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3226366                       # count of insts added to the skid buffer
system.cpu.rob.reads                        122049934                       # The number of ROB reads
system.cpu.rob.writes                       164219519                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074776                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               919833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               236384                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1156217                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              919833                       # number of overall hits
system.l2.overall_hits::.cpu.data              236384                       # number of overall hits
system.l2.overall_hits::total                 1156217                       # number of overall hits
system.l2.demand_misses::.cpu.inst              36603                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              61811                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98414                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             36603                       # number of overall misses
system.l2.overall_misses::.cpu.data             61811                       # number of overall misses
system.l2.overall_misses::total                 98414                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2736160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4473453500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7209613500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2736160000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4473453500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7209613500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           956436                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           298195                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1254631                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          956436                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          298195                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1254631                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.038270                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.207284                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078441                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.038270                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.207284                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078441                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74752.342704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72373.097022                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73258.006991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74752.342704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72373.097022                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73258.006991                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45816                       # number of writebacks
system.l2.writebacks::total                     45816                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         36603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         61811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98414                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        36603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        61811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            98414                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2362934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3842544750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6205479250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2362934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3842544750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6205479250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.038270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.207284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.038270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.207284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078441                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64555.760457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62166.034363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63054.842299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64555.760457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62166.034363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63054.842299                       # average overall mshr miss latency
system.l2.replacements                          90985                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       208948                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           208948                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       208948                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       208948                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       955687                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           955687                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       955687                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       955687                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              730                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  730                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          730                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              730                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             32593                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32593                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42574                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2967315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2967315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.566392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.566392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69697.820266                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69697.820266                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42574                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42574                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2532043250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2532043250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.566392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.566392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59473.933621                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59473.933621                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         919833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             919833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        36603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36603                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2736160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2736160000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       956436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         956436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.038270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038270                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74752.342704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74752.342704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        36603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2362934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2362934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.038270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64555.760457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64555.760457                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        203791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            203791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1506138500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1506138500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       223028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        223028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.086254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78293.834798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78293.834798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1310501500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1310501500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.086254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086254                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68124.005822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68124.005822                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8111.452395                       # Cycle average of tags in use
system.l2.tags.total_refs                     2508509                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     99177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.293253                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      98.053991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3722.791406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4290.606997                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.454442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.523756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990168                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20168161                       # Number of tag accesses
system.l2.tags.data_accesses                 20168161                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     45816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     36603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     61670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000984918500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2728                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2728                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              245442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43091                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       98414                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45816                       # Number of write requests accepted
system.mem_ctrls.readBursts                     98414                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45816                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    141                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 98414                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45816                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   84725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.021628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.958704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.489225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2725     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2728                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.787023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.757362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1666     61.07%     61.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               48      1.76%     62.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              947     34.71%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               64      2.35%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2728                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    9024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6298496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2932224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    234.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   26818186500                       # Total gap between requests
system.mem_ctrls.avgGap                     185940.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2342592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3946880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2930880                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 87348638.538029521704                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147168006.410411179066                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 109284236.315303713083                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        36603                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        61811                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        45816                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1155004750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1804091750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 635061539500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31554.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29187.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13861130.16                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2342592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3955904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6298496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2342592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2342592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2932224                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2932224                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        36603                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        61811                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          98414                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45816                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45816                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     87348639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    147504486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        234853124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     87348639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     87348639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    109334350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       109334350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    109334350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     87348639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    147504486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       344187475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                98273                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               45795                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         7882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6113                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2848                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1116477750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             491365000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2959096500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11360.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30110.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               70553                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27788                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        45724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   201.638352                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   129.927221                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   238.797188                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22072     48.27%     48.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12732     27.85%     76.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4149      9.07%     85.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1946      4.26%     89.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1185      2.59%     92.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          752      1.64%     93.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          550      1.20%     94.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          385      0.84%     95.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1953      4.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        45724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6289472                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2930880                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              234.516645                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              109.284236                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       166854660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        88677765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      360077340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     120597660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2116820160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8118427350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3461876640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   14433331575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.178164                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8915457000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    895440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17007975500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       159636120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        84844815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      341591880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     118452240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2116820160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7992123900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3568237440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   14381706555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.253213                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9192139250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    895440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16731293250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              55840                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45816                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44400                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42574                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42574                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55840                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       287044                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       287044                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 287044                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9230720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9230720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9230720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98414                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98414                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            92973500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          123017500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1180231                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       254764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       956010                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133904                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             730                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75167                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75167                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        957203                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       223028                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2869649                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       895533                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3765182                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    122396544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32457152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              154853696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           91752                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2981312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1347113                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003357                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057841                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1342591     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4522      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1347113                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26818872500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2419868500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1436138830                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         447837140                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
