
simple_f411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b18  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08007cb8  08007cb8  00017cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007dd8  08007dd8  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08007dd8  08007dd8  00017dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007de0  08007de0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007de0  08007de0  00017de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007de4  08007de4  00017de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08007de8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000047a4  20000010  08007df8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200047b4  08007df8  000247b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001608a  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003615  00000000  00000000  0003610d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013c0  00000000  00000000  00039728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f5e  00000000  00000000  0003aae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017c9f  00000000  00000000  0003ba46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000164ab  00000000  00000000  000536e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00097151  00000000  00000000  00069b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000524c  00000000  00000000  00100ce4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00105f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007ca0 	.word	0x08007ca0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08007ca0 	.word	0x08007ca0

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b970 	b.w	80004d8 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	460d      	mov	r5, r1
 8000218:	4604      	mov	r4, r0
 800021a:	460f      	mov	r7, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4694      	mov	ip, r2
 8000224:	d965      	bls.n	80002f2 <__udivmoddi4+0xe2>
 8000226:	fab2 f382 	clz	r3, r2
 800022a:	b143      	cbz	r3, 800023e <__udivmoddi4+0x2e>
 800022c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000230:	f1c3 0220 	rsb	r2, r3, #32
 8000234:	409f      	lsls	r7, r3
 8000236:	fa20 f202 	lsr.w	r2, r0, r2
 800023a:	4317      	orrs	r7, r2
 800023c:	409c      	lsls	r4, r3
 800023e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000242:	fa1f f58c 	uxth.w	r5, ip
 8000246:	fbb7 f1fe 	udiv	r1, r7, lr
 800024a:	0c22      	lsrs	r2, r4, #16
 800024c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000250:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000254:	fb01 f005 	mul.w	r0, r1, r5
 8000258:	4290      	cmp	r0, r2
 800025a:	d90a      	bls.n	8000272 <__udivmoddi4+0x62>
 800025c:	eb1c 0202 	adds.w	r2, ip, r2
 8000260:	f101 37ff 	add.w	r7, r1, #4294967295
 8000264:	f080 811c 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000268:	4290      	cmp	r0, r2
 800026a:	f240 8119 	bls.w	80004a0 <__udivmoddi4+0x290>
 800026e:	3902      	subs	r1, #2
 8000270:	4462      	add	r2, ip
 8000272:	1a12      	subs	r2, r2, r0
 8000274:	b2a4      	uxth	r4, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000282:	fb00 f505 	mul.w	r5, r0, r5
 8000286:	42a5      	cmp	r5, r4
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x90>
 800028a:	eb1c 0404 	adds.w	r4, ip, r4
 800028e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000292:	f080 8107 	bcs.w	80004a4 <__udivmoddi4+0x294>
 8000296:	42a5      	cmp	r5, r4
 8000298:	f240 8104 	bls.w	80004a4 <__udivmoddi4+0x294>
 800029c:	4464      	add	r4, ip
 800029e:	3802      	subs	r0, #2
 80002a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a4:	1b64      	subs	r4, r4, r5
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11e      	cbz	r6, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40dc      	lsrs	r4, r3
 80002ac:	2300      	movs	r3, #0
 80002ae:	e9c6 4300 	strd	r4, r3, [r6]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d908      	bls.n	80002cc <__udivmoddi4+0xbc>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80ed 	beq.w	800049a <__udivmoddi4+0x28a>
 80002c0:	2100      	movs	r1, #0
 80002c2:	e9c6 0500 	strd	r0, r5, [r6]
 80002c6:	4608      	mov	r0, r1
 80002c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002cc:	fab3 f183 	clz	r1, r3
 80002d0:	2900      	cmp	r1, #0
 80002d2:	d149      	bne.n	8000368 <__udivmoddi4+0x158>
 80002d4:	42ab      	cmp	r3, r5
 80002d6:	d302      	bcc.n	80002de <__udivmoddi4+0xce>
 80002d8:	4282      	cmp	r2, r0
 80002da:	f200 80f8 	bhi.w	80004ce <__udivmoddi4+0x2be>
 80002de:	1a84      	subs	r4, r0, r2
 80002e0:	eb65 0203 	sbc.w	r2, r5, r3
 80002e4:	2001      	movs	r0, #1
 80002e6:	4617      	mov	r7, r2
 80002e8:	2e00      	cmp	r6, #0
 80002ea:	d0e2      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	e9c6 4700 	strd	r4, r7, [r6]
 80002f0:	e7df      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002f2:	b902      	cbnz	r2, 80002f6 <__udivmoddi4+0xe6>
 80002f4:	deff      	udf	#255	; 0xff
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x210>
 8000300:	1a8a      	subs	r2, r1, r2
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2101      	movs	r1, #1
 800030c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000310:	fb07 2015 	mls	r0, r7, r5, r2
 8000314:	0c22      	lsrs	r2, r4, #16
 8000316:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800031a:	fb0e f005 	mul.w	r0, lr, r5
 800031e:	4290      	cmp	r0, r2
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x124>
 8000322:	eb1c 0202 	adds.w	r2, ip, r2
 8000326:	f105 38ff 	add.w	r8, r5, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4290      	cmp	r0, r2
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2b8>
 8000332:	4645      	mov	r5, r8
 8000334:	1a12      	subs	r2, r2, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb2 f0f7 	udiv	r0, r2, r7
 800033c:	fb07 2210 	mls	r2, r7, r0, r2
 8000340:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x14e>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x14c>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2c2>
 800035c:	4610      	mov	r0, r2
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000366:	e79f      	b.n	80002a8 <__udivmoddi4+0x98>
 8000368:	f1c1 0720 	rsb	r7, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa05 f401 	lsl.w	r4, r5, r1
 800037a:	fa20 f307 	lsr.w	r3, r0, r7
 800037e:	40fd      	lsrs	r5, r7
 8000380:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fbb5 f8f9 	udiv	r8, r5, r9
 800038a:	fa1f fe8c 	uxth.w	lr, ip
 800038e:	fb09 5518 	mls	r5, r9, r8, r5
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000398:	fb08 f50e 	mul.w	r5, r8, lr
 800039c:	42a5      	cmp	r5, r4
 800039e:	fa02 f201 	lsl.w	r2, r2, r1
 80003a2:	fa00 f001 	lsl.w	r0, r0, r1
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2b4>
 80003b4:	42a5      	cmp	r5, r4
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2b4>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4464      	add	r4, ip
 80003c0:	1b64      	subs	r4, r4, r5
 80003c2:	b29d      	uxth	r5, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f103 35ff 	add.w	r5, r3, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2ac>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2ac>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	4464      	add	r4, ip
 80003ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003ee:	fba3 9502 	umull	r9, r5, r3, r2
 80003f2:	eba4 040e 	sub.w	r4, r4, lr
 80003f6:	42ac      	cmp	r4, r5
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46ae      	mov	lr, r5
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x29c>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x298>
 8000400:	b156      	cbz	r6, 8000418 <__udivmoddi4+0x208>
 8000402:	ebb0 0208 	subs.w	r2, r0, r8
 8000406:	eb64 040e 	sbc.w	r4, r4, lr
 800040a:	fa04 f707 	lsl.w	r7, r4, r7
 800040e:	40ca      	lsrs	r2, r1
 8000410:	40cc      	lsrs	r4, r1
 8000412:	4317      	orrs	r7, r2
 8000414:	e9c6 7400 	strd	r7, r4, [r6]
 8000418:	4618      	mov	r0, r3
 800041a:	2100      	movs	r1, #0
 800041c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000420:	f1c3 0120 	rsb	r1, r3, #32
 8000424:	fa02 fc03 	lsl.w	ip, r2, r3
 8000428:	fa20 f201 	lsr.w	r2, r0, r1
 800042c:	fa25 f101 	lsr.w	r1, r5, r1
 8000430:	409d      	lsls	r5, r3
 8000432:	432a      	orrs	r2, r5
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000440:	fb07 1510 	mls	r5, r7, r0, r1
 8000444:	0c11      	lsrs	r1, r2, #16
 8000446:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800044a:	fb00 f50e 	mul.w	r5, r0, lr
 800044e:	428d      	cmp	r5, r1
 8000450:	fa04 f403 	lsl.w	r4, r4, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x258>
 8000456:	eb1c 0101 	adds.w	r1, ip, r1
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 8000460:	428d      	cmp	r5, r1
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000464:	3802      	subs	r0, #2
 8000466:	4461      	add	r1, ip
 8000468:	1b49      	subs	r1, r1, r5
 800046a:	b292      	uxth	r2, r2
 800046c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000470:	fb07 1115 	mls	r1, r7, r5, r1
 8000474:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000478:	fb05 f10e 	mul.w	r1, r5, lr
 800047c:	4291      	cmp	r1, r2
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x282>
 8000480:	eb1c 0202 	adds.w	r2, ip, r2
 8000484:	f105 38ff 	add.w	r8, r5, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 800048a:	4291      	cmp	r1, r2
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800048e:	3d02      	subs	r5, #2
 8000490:	4462      	add	r2, ip
 8000492:	1a52      	subs	r2, r2, r1
 8000494:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0xfc>
 800049a:	4631      	mov	r1, r6
 800049c:	4630      	mov	r0, r6
 800049e:	e708      	b.n	80002b2 <__udivmoddi4+0xa2>
 80004a0:	4639      	mov	r1, r7
 80004a2:	e6e6      	b.n	8000272 <__udivmoddi4+0x62>
 80004a4:	4610      	mov	r0, r2
 80004a6:	e6fb      	b.n	80002a0 <__udivmoddi4+0x90>
 80004a8:	4548      	cmp	r0, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004b4:	3b01      	subs	r3, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b8:	4645      	mov	r5, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x282>
 80004bc:	462b      	mov	r3, r5
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1da>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x258>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c8:	3d02      	subs	r5, #2
 80004ca:	4462      	add	r2, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x124>
 80004ce:	4608      	mov	r0, r1
 80004d0:	e70a      	b.n	80002e8 <__udivmoddi4+0xd8>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x14e>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004dc:	b480      	push	{r7}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	60f8      	str	r0, [r7, #12]
 80004e4:	60b9      	str	r1, [r7, #8]
 80004e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	4a07      	ldr	r2, [pc, #28]	; (8000508 <vApplicationGetIdleTaskMemory+0x2c>)
 80004ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004ee:	68bb      	ldr	r3, [r7, #8]
 80004f0:	4a06      	ldr	r2, [pc, #24]	; (800050c <vApplicationGetIdleTaskMemory+0x30>)
 80004f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	2280      	movs	r2, #128	; 0x80
 80004f8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004fa:	bf00      	nop
 80004fc:	3714      	adds	r7, #20
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	2000002c 	.word	0x2000002c
 800050c:	20000090 	.word	0x20000090

08000510 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	60f8      	str	r0, [r7, #12]
 8000518:	60b9      	str	r1, [r7, #8]
 800051a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800051c:	68fb      	ldr	r3, [r7, #12]
 800051e:	4a07      	ldr	r2, [pc, #28]	; (800053c <vApplicationGetTimerTaskMemory+0x2c>)
 8000520:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000522:	68bb      	ldr	r3, [r7, #8]
 8000524:	4a06      	ldr	r2, [pc, #24]	; (8000540 <vApplicationGetTimerTaskMemory+0x30>)
 8000526:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800052e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000530:	bf00      	nop
 8000532:	3714      	adds	r7, #20
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr
 800053c:	20000290 	.word	0x20000290
 8000540:	200002f4 	.word	0x200002f4

08000544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000544:	b5b0      	push	{r4, r5, r7, lr}
 8000546:	b0a0      	sub	sp, #128	; 0x80
 8000548:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	for(int i = 0; i < sizeof(exm.execution_memory); i++){
 800054a:	2300      	movs	r3, #0
 800054c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800054e:	e007      	b.n	8000560 <main+0x1c>
		exm.execution_memory[i] = 0;
 8000550:	4a6e      	ldr	r2, [pc, #440]	; (800070c <main+0x1c8>)
 8000552:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000554:	4413      	add	r3, r2
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(exm.execution_memory); i++){
 800055a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800055c:	3301      	adds	r3, #1
 800055e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000560:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000562:	2b76      	cmp	r3, #118	; 0x76
 8000564:	d9f4      	bls.n	8000550 <main+0xc>
	}
	exm.memory_pointer = exm.execution_memory;
 8000566:	4b69      	ldr	r3, [pc, #420]	; (800070c <main+0x1c8>)
 8000568:	4a68      	ldr	r2, [pc, #416]	; (800070c <main+0x1c8>)
 800056a:	679a      	str	r2, [r3, #120]	; 0x78
	for(int i = 0; i < sizeof(exm.sizes_of_instruction); i++){
 800056c:	2300      	movs	r3, #0
 800056e:	67bb      	str	r3, [r7, #120]	; 0x78
 8000570:	e008      	b.n	8000584 <main+0x40>
		exm.sizes_of_instruction[i] = 1;
 8000572:	4a66      	ldr	r2, [pc, #408]	; (800070c <main+0x1c8>)
 8000574:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000576:	4413      	add	r3, r2
 8000578:	337c      	adds	r3, #124	; 0x7c
 800057a:	2201      	movs	r2, #1
 800057c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(exm.sizes_of_instruction); i++){
 800057e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000580:	3301      	adds	r3, #1
 8000582:	67bb      	str	r3, [r7, #120]	; 0x78
 8000584:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000586:	2b3b      	cmp	r3, #59	; 0x3b
 8000588:	d9f3      	bls.n	8000572 <main+0x2e>
	}
	exm.sizes_pointer = exm.sizes_of_instruction;
 800058a:	4b60      	ldr	r3, [pc, #384]	; (800070c <main+0x1c8>)
 800058c:	4a60      	ldr	r2, [pc, #384]	; (8000710 <main+0x1cc>)
 800058e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	for(int i = 0; i < sizeof(exm.current_instruction); i++){
 8000592:	2300      	movs	r3, #0
 8000594:	677b      	str	r3, [r7, #116]	; 0x74
 8000596:	e008      	b.n	80005aa <main+0x66>
		exm.current_instruction[i] = 0;
 8000598:	4a5c      	ldr	r2, [pc, #368]	; (800070c <main+0x1c8>)
 800059a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800059c:	4413      	add	r3, r2
 800059e:	33bc      	adds	r3, #188	; 0xbc
 80005a0:	2200      	movs	r2, #0
 80005a2:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(exm.current_instruction); i++){
 80005a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80005a6:	3301      	adds	r3, #1
 80005a8:	677b      	str	r3, [r7, #116]	; 0x74
 80005aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80005ac:	2b03      	cmp	r3, #3
 80005ae:	d9f3      	bls.n	8000598 <main+0x54>
	}
	exm.start_speed_value = 0;
 80005b0:	4b56      	ldr	r3, [pc, #344]	; (800070c <main+0x1c8>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
	exm.top_speed_value = 0;
 80005b8:	4b54      	ldr	r3, [pc, #336]	; (800070c <main+0x1c8>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
	exm.ramp_value = 0;
 80005c0:	4b52      	ldr	r3, [pc, #328]	; (800070c <main+0x1c8>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
	exm.G_sign_value = 0;
 80005c8:	4b50      	ldr	r3, [pc, #320]	; (800070c <main+0x1c8>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
	exm.step_counter_second_part = 0;
 80005d0:	4b4e      	ldr	r3, [pc, #312]	; (800070c <main+0x1c8>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8

	exm.position = 0; // temporary
 80005d8:	4b4c      	ldr	r3, [pc, #304]	; (800070c <main+0x1c8>)
 80005da:	2200      	movs	r2, #0
 80005dc:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e0:	f001 fa5a 	bl	8001a98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e4:	f000 f8b2 	bl	800074c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e8:	f000 fa02 	bl	80009f0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005ec:	f000 f9d4 	bl	8000998 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80005f0:	f000 f90a 	bl	8000808 <MX_TIM3_Init>
  MX_TIM4_Init();
 80005f4:	f000 f958 	bl	80008a8 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  USART1->CR1 |= USART_CR1_RXNEIE;
 80005f8:	4b46      	ldr	r3, [pc, #280]	; (8000714 <main+0x1d0>)
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	4a45      	ldr	r2, [pc, #276]	; (8000714 <main+0x1d0>)
 80005fe:	f043 0320 	orr.w	r3, r3, #32
 8000602:	60d3      	str	r3, [r2, #12]
  USART1->CR1 |= USART_CR1_TE;
 8000604:	4b43      	ldr	r3, [pc, #268]	; (8000714 <main+0x1d0>)
 8000606:	68db      	ldr	r3, [r3, #12]
 8000608:	4a42      	ldr	r2, [pc, #264]	; (8000714 <main+0x1d0>)
 800060a:	f043 0308 	orr.w	r3, r3, #8
 800060e:	60d3      	str	r3, [r2, #12]
  USART1->CR1 |= USART_CR1_RE;
 8000610:	4b40      	ldr	r3, [pc, #256]	; (8000714 <main+0x1d0>)
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	4a3f      	ldr	r2, [pc, #252]	; (8000714 <main+0x1d0>)
 8000616:	f043 0304 	orr.w	r3, r3, #4
 800061a:	60d3      	str	r3, [r2, #12]
  USART1->CR1 |= USART_CR1_UE; //USART enable
 800061c:	4b3d      	ldr	r3, [pc, #244]	; (8000714 <main+0x1d0>)
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	4a3c      	ldr	r2, [pc, #240]	; (8000714 <main+0x1d0>)
 8000622:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000626:	60d3      	str	r3, [r2, #12]

  GPIOB->ODR &= ~GPIO_ODR_OD10; //Enable stepper driver
 8000628:	4b3b      	ldr	r3, [pc, #236]	; (8000718 <main+0x1d4>)
 800062a:	695b      	ldr	r3, [r3, #20]
 800062c:	4a3a      	ldr	r2, [pc, #232]	; (8000718 <main+0x1d4>)
 800062e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000632:	6153      	str	r3, [r2, #20]
  HAL_TIM_Base_Start_IT(&htim3);
 8000634:	4839      	ldr	r0, [pc, #228]	; (800071c <main+0x1d8>)
 8000636:	f002 fa5d 	bl	8002af4 <HAL_TIM_Base_Start_IT>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  EventGroup = xEventGroupCreate();
 800063a:	f004 fbb2 	bl	8004da2 <xEventGroupCreate>
 800063e:	4603      	mov	r3, r0
 8000640:	4a37      	ldr	r2, [pc, #220]	; (8000720 <main+0x1dc>)
 8000642:	6013      	str	r3, [r2, #0]
  xEventGroupSetBits(EventGroup, 0x40); // Start the Execution mode
 8000644:	4b36      	ldr	r3, [pc, #216]	; (8000720 <main+0x1dc>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	2140      	movs	r1, #64	; 0x40
 800064a:	4618      	mov	r0, r3
 800064c:	f004 fcee 	bl	800502c <xEventGroupSetBits>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  uart_queue_rx = xQueueCreate(32, 1);
 8000650:	2200      	movs	r2, #0
 8000652:	2101      	movs	r1, #1
 8000654:	2020      	movs	r0, #32
 8000656:	f004 ff37 	bl	80054c8 <xQueueGenericCreate>
 800065a:	4603      	mov	r3, r0
 800065c:	4a31      	ldr	r2, [pc, #196]	; (8000724 <main+0x1e0>)
 800065e:	6013      	str	r3, [r2, #0]
  programing_queue = xQueueCreate(64, 1);
 8000660:	2200      	movs	r2, #0
 8000662:	2101      	movs	r1, #1
 8000664:	2040      	movs	r0, #64	; 0x40
 8000666:	f004 ff2f 	bl	80054c8 <xQueueGenericCreate>
 800066a:	4603      	mov	r3, r0
 800066c:	4a2e      	ldr	r2, [pc, #184]	; (8000728 <main+0x1e4>)
 800066e:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of ProgramingMode */
  osThreadDef(ProgramingMode, programing_mode, osPriorityNormal, 0, 500);
 8000670:	4b2e      	ldr	r3, [pc, #184]	; (800072c <main+0x1e8>)
 8000672:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000676:	461d      	mov	r5, r3
 8000678:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800067a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800067c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000680:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ProgramingModeHandle = osThreadCreate(osThread(ProgramingMode), NULL);
 8000684:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f004 fb3d 	bl	8004d0a <osThreadCreate>
 8000690:	4603      	mov	r3, r0
 8000692:	4a27      	ldr	r2, [pc, #156]	; (8000730 <main+0x1ec>)
 8000694:	6013      	str	r3, [r2, #0]

  /* definition and creation of Interpreter */
  osThreadDef(Interpreter, interpreter, osPriorityNormal, 0, 500);
 8000696:	4b27      	ldr	r3, [pc, #156]	; (8000734 <main+0x1f0>)
 8000698:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800069c:	461d      	mov	r5, r3
 800069e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  InterpreterHandle = osThreadCreate(osThread(Interpreter), NULL);
 80006aa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80006ae:	2100      	movs	r1, #0
 80006b0:	4618      	mov	r0, r3
 80006b2:	f004 fb2a 	bl	8004d0a <osThreadCreate>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4a1f      	ldr	r2, [pc, #124]	; (8000738 <main+0x1f4>)
 80006ba:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART_comunication */
  osThreadDef(UART_comunication, uart_comunication, osPriorityNormal, 0, 160);
 80006bc:	4b1f      	ldr	r3, [pc, #124]	; (800073c <main+0x1f8>)
 80006be:	f107 0420 	add.w	r4, r7, #32
 80006c2:	461d      	mov	r5, r3
 80006c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UART_comunicationHandle = osThreadCreate(osThread(UART_comunication), NULL);
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f004 fb17 	bl	8004d0a <osThreadCreate>
 80006dc:	4603      	mov	r3, r0
 80006de:	4a18      	ldr	r2, [pc, #96]	; (8000740 <main+0x1fc>)
 80006e0:	6013      	str	r3, [r2, #0]

  /* definition and creation of ExecutionFromMemory */
  osThreadDef(ExecutionFromMemory, execution_from_memory, osPriorityNormal, 0, 500);
 80006e2:	4b18      	ldr	r3, [pc, #96]	; (8000744 <main+0x200>)
 80006e4:	1d3c      	adds	r4, r7, #4
 80006e6:	461d      	mov	r5, r3
 80006e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ExecutionFromMemoryHandle = osThreadCreate(osThread(ExecutionFromMemory), NULL);
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2100      	movs	r1, #0
 80006f8:	4618      	mov	r0, r3
 80006fa:	f004 fb06 	bl	8004d0a <osThreadCreate>
 80006fe:	4603      	mov	r3, r0
 8000700:	4a11      	ldr	r2, [pc, #68]	; (8000748 <main+0x204>)
 8000702:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000704:	f004 fafa 	bl	8004cfc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000708:	e7fe      	b.n	8000708 <main+0x1c4>
 800070a:	bf00      	nop
 800070c:	200007e0 	.word	0x200007e0
 8000710:	2000085c 	.word	0x2000085c
 8000714:	40011000 	.word	0x40011000
 8000718:	40020400 	.word	0x40020400
 800071c:	200006f4 	.word	0x200006f4
 8000720:	200008ac 	.word	0x200008ac
 8000724:	200007d8 	.word	0x200007d8
 8000728:	200007dc 	.word	0x200007dc
 800072c:	08007cc8 	.word	0x08007cc8
 8000730:	200007c8 	.word	0x200007c8
 8000734:	08007cf0 	.word	0x08007cf0
 8000738:	200007cc 	.word	0x200007cc
 800073c:	08007d20 	.word	0x08007d20
 8000740:	200007d0 	.word	0x200007d0
 8000744:	08007d50 	.word	0x08007d50
 8000748:	200007d4 	.word	0x200007d4

0800074c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b094      	sub	sp, #80	; 0x50
 8000750:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000752:	f107 0320 	add.w	r3, r7, #32
 8000756:	2230      	movs	r2, #48	; 0x30
 8000758:	2100      	movs	r1, #0
 800075a:	4618      	mov	r0, r3
 800075c:	f007 fa66 	bl	8007c2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000760:	f107 030c 	add.w	r3, r7, #12
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
 800076c:	60da      	str	r2, [r3, #12]
 800076e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000770:	2300      	movs	r3, #0
 8000772:	60bb      	str	r3, [r7, #8]
 8000774:	4b22      	ldr	r3, [pc, #136]	; (8000800 <SystemClock_Config+0xb4>)
 8000776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000778:	4a21      	ldr	r2, [pc, #132]	; (8000800 <SystemClock_Config+0xb4>)
 800077a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800077e:	6413      	str	r3, [r2, #64]	; 0x40
 8000780:	4b1f      	ldr	r3, [pc, #124]	; (8000800 <SystemClock_Config+0xb4>)
 8000782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000784:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000788:	60bb      	str	r3, [r7, #8]
 800078a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800078c:	2300      	movs	r3, #0
 800078e:	607b      	str	r3, [r7, #4]
 8000790:	4b1c      	ldr	r3, [pc, #112]	; (8000804 <SystemClock_Config+0xb8>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a1b      	ldr	r2, [pc, #108]	; (8000804 <SystemClock_Config+0xb8>)
 8000796:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800079a:	6013      	str	r3, [r2, #0]
 800079c:	4b19      	ldr	r3, [pc, #100]	; (8000804 <SystemClock_Config+0xb8>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007a4:	607b      	str	r3, [r7, #4]
 80007a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007a8:	2302      	movs	r3, #2
 80007aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007ac:	2301      	movs	r3, #1
 80007ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b0:	2310      	movs	r3, #16
 80007b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007b4:	2300      	movs	r3, #0
 80007b6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b8:	f107 0320 	add.w	r3, r7, #32
 80007bc:	4618      	mov	r0, r3
 80007be:	f001 fcbf 	bl	8002140 <HAL_RCC_OscConfig>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80007c8:	f000 ff64 	bl	8001694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007cc:	230f      	movs	r3, #15
 80007ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007d0:	2300      	movs	r3, #0
 80007d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007d8:	2300      	movs	r3, #0
 80007da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007e0:	f107 030c 	add.w	r3, r7, #12
 80007e4:	2100      	movs	r1, #0
 80007e6:	4618      	mov	r0, r3
 80007e8:	f001 ff22 	bl	8002630 <HAL_RCC_ClockConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80007f2:	f000 ff4f 	bl	8001694 <Error_Handler>
  }
}
 80007f6:	bf00      	nop
 80007f8:	3750      	adds	r7, #80	; 0x50
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40023800 	.word	0x40023800
 8000804:	40007000 	.word	0x40007000

08000808 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b088      	sub	sp, #32
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800080e:	f107 030c 	add.w	r3, r7, #12
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	60da      	str	r2, [r3, #12]
 800081c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000826:	4b1e      	ldr	r3, [pc, #120]	; (80008a0 <MX_TIM3_Init+0x98>)
 8000828:	4a1e      	ldr	r2, [pc, #120]	; (80008a4 <MX_TIM3_Init+0x9c>)
 800082a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800082c:	4b1c      	ldr	r3, [pc, #112]	; (80008a0 <MX_TIM3_Init+0x98>)
 800082e:	2200      	movs	r2, #0
 8000830:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000832:	4b1b      	ldr	r3, [pc, #108]	; (80008a0 <MX_TIM3_Init+0x98>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000838:	4b19      	ldr	r3, [pc, #100]	; (80008a0 <MX_TIM3_Init+0x98>)
 800083a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800083e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000840:	4b17      	ldr	r3, [pc, #92]	; (80008a0 <MX_TIM3_Init+0x98>)
 8000842:	2200      	movs	r2, #0
 8000844:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000846:	4b16      	ldr	r3, [pc, #88]	; (80008a0 <MX_TIM3_Init+0x98>)
 8000848:	2280      	movs	r2, #128	; 0x80
 800084a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800084c:	4814      	ldr	r0, [pc, #80]	; (80008a0 <MX_TIM3_Init+0x98>)
 800084e:	f002 f901 	bl	8002a54 <HAL_TIM_Base_Init>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000858:	f000 ff1c 	bl	8001694 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 800085c:	2307      	movs	r3, #7
 800085e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8000860:	2330      	movs	r3, #48	; 0x30
 8000862:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000864:	f107 030c 	add.w	r3, r7, #12
 8000868:	4619      	mov	r1, r3
 800086a:	480d      	ldr	r0, [pc, #52]	; (80008a0 <MX_TIM3_Init+0x98>)
 800086c:	f002 fdd1 	bl	8003412 <HAL_TIM_SlaveConfigSynchro>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8000876:	f000 ff0d 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800087a:	2300      	movs	r3, #0
 800087c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800087e:	2300      	movs	r3, #0
 8000880:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	4619      	mov	r1, r3
 8000886:	4806      	ldr	r0, [pc, #24]	; (80008a0 <MX_TIM3_Init+0x98>)
 8000888:	f003 f98a 	bl	8003ba0 <HAL_TIMEx_MasterConfigSynchronization>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8000892:	f000 feff 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000896:	bf00      	nop
 8000898:	3720      	adds	r7, #32
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	200006f4 	.word	0x200006f4
 80008a4:	40000400 	.word	0x40000400

080008a8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08e      	sub	sp, #56	; 0x38
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	605a      	str	r2, [r3, #4]
 80008b8:	609a      	str	r2, [r3, #8]
 80008ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008bc:	f107 0320 	add.w	r3, r7, #32
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
 80008c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]
 80008d4:	615a      	str	r2, [r3, #20]
 80008d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80008d8:	4b2d      	ldr	r3, [pc, #180]	; (8000990 <MX_TIM4_Init+0xe8>)
 80008da:	4a2e      	ldr	r2, [pc, #184]	; (8000994 <MX_TIM4_Init+0xec>)
 80008dc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 15;
 80008de:	4b2c      	ldr	r3, [pc, #176]	; (8000990 <MX_TIM4_Init+0xe8>)
 80008e0:	220f      	movs	r2, #15
 80008e2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008e4:	4b2a      	ldr	r3, [pc, #168]	; (8000990 <MX_TIM4_Init+0xe8>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 80008ea:	4b29      	ldr	r3, [pc, #164]	; (8000990 <MX_TIM4_Init+0xe8>)
 80008ec:	f242 7210 	movw	r2, #10000	; 0x2710
 80008f0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008f2:	4b27      	ldr	r3, [pc, #156]	; (8000990 <MX_TIM4_Init+0xe8>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008f8:	4b25      	ldr	r3, [pc, #148]	; (8000990 <MX_TIM4_Init+0xe8>)
 80008fa:	2280      	movs	r2, #128	; 0x80
 80008fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80008fe:	4824      	ldr	r0, [pc, #144]	; (8000990 <MX_TIM4_Init+0xe8>)
 8000900:	f002 f8a8 	bl	8002a54 <HAL_TIM_Base_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800090a:	f000 fec3 	bl	8001694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800090e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000912:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000914:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000918:	4619      	mov	r1, r3
 800091a:	481d      	ldr	r0, [pc, #116]	; (8000990 <MX_TIM4_Init+0xe8>)
 800091c:	f002 fcb2 	bl	8003284 <HAL_TIM_ConfigClockSource>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000926:	f000 feb5 	bl	8001694 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800092a:	4819      	ldr	r0, [pc, #100]	; (8000990 <MX_TIM4_Init+0xe8>)
 800092c:	f002 f973 	bl	8002c16 <HAL_TIM_PWM_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000936:	f000 fead 	bl	8001694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800093a:	2320      	movs	r3, #32
 800093c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800093e:	2300      	movs	r3, #0
 8000940:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000942:	f107 0320 	add.w	r3, r7, #32
 8000946:	4619      	mov	r1, r3
 8000948:	4811      	ldr	r0, [pc, #68]	; (8000990 <MX_TIM4_Init+0xe8>)
 800094a:	f003 f929 	bl	8003ba0 <HAL_TIMEx_MasterConfigSynchronization>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000954:	f000 fe9e 	bl	8001694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000958:	2360      	movs	r3, #96	; 0x60
 800095a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5000;
 800095c:	f241 3388 	movw	r3, #5000	; 0x1388
 8000960:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000962:	2300      	movs	r3, #0
 8000964:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000966:	2300      	movs	r3, #0
 8000968:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	2200      	movs	r2, #0
 800096e:	4619      	mov	r1, r3
 8000970:	4807      	ldr	r0, [pc, #28]	; (8000990 <MX_TIM4_Init+0xe8>)
 8000972:	f002 fbc5 	bl	8003100 <HAL_TIM_PWM_ConfigChannel>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 800097c:	f000 fe8a 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000980:	4803      	ldr	r0, [pc, #12]	; (8000990 <MX_TIM4_Init+0xe8>)
 8000982:	f000 feff 	bl	8001784 <HAL_TIM_MspPostInit>

}
 8000986:	bf00      	nop
 8000988:	3738      	adds	r7, #56	; 0x38
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	2000073c 	.word	0x2000073c
 8000994:	40000800 	.word	0x40000800

08000998 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800099c:	4b12      	ldr	r3, [pc, #72]	; (80009e8 <MX_USART1_UART_Init+0x50>)
 800099e:	4a13      	ldr	r2, [pc, #76]	; (80009ec <MX_USART1_UART_Init+0x54>)
 80009a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80009a2:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <MX_USART1_UART_Init+0x50>)
 80009a4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80009a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009aa:	4b0f      	ldr	r3, [pc, #60]	; (80009e8 <MX_USART1_UART_Init+0x50>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80009b0:	4b0d      	ldr	r3, [pc, #52]	; (80009e8 <MX_USART1_UART_Init+0x50>)
 80009b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80009b6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_ODD;
 80009b8:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <MX_USART1_UART_Init+0x50>)
 80009ba:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80009be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009c0:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <MX_USART1_UART_Init+0x50>)
 80009c2:	220c      	movs	r2, #12
 80009c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c6:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <MX_USART1_UART_Init+0x50>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009cc:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <MX_USART1_UART_Init+0x50>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009d2:	4805      	ldr	r0, [pc, #20]	; (80009e8 <MX_USART1_UART_Init+0x50>)
 80009d4:	f003 f966 	bl	8003ca4 <HAL_UART_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 80009de:	f000 fe59 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	20000784 	.word	0x20000784
 80009ec:	40011000 	.word	0x40011000

080009f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b088      	sub	sp, #32
 80009f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	60bb      	str	r3, [r7, #8]
 8000a0a:	4b19      	ldr	r3, [pc, #100]	; (8000a70 <MX_GPIO_Init+0x80>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4a18      	ldr	r2, [pc, #96]	; (8000a70 <MX_GPIO_Init+0x80>)
 8000a10:	f043 0302 	orr.w	r3, r3, #2
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4b16      	ldr	r3, [pc, #88]	; (8000a70 <MX_GPIO_Init+0x80>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0302 	and.w	r3, r3, #2
 8000a1e:	60bb      	str	r3, [r7, #8]
 8000a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <MX_GPIO_Init+0x80>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4a11      	ldr	r2, [pc, #68]	; (8000a70 <MX_GPIO_Init+0x80>)
 8000a2c:	f043 0301 	orr.w	r3, r3, #1
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <MX_GPIO_Init+0x80>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0301 	and.w	r3, r3, #1
 8000a3a:	607b      	str	r3, [r7, #4]
 8000a3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ENA_stepper_Pin|DIR_stepper_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000a44:	480b      	ldr	r0, [pc, #44]	; (8000a74 <MX_GPIO_Init+0x84>)
 8000a46:	f001 fb61 	bl	800210c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENA_stepper_Pin DIR_stepper_Pin */
  GPIO_InitStruct.Pin = ENA_stepper_Pin|DIR_stepper_Pin;
 8000a4a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5c:	f107 030c 	add.w	r3, r7, #12
 8000a60:	4619      	mov	r1, r3
 8000a62:	4804      	ldr	r0, [pc, #16]	; (8000a74 <MX_GPIO_Init+0x84>)
 8000a64:	f001 f9ce 	bl	8001e04 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a68:	bf00      	nop
 8000a6a:	3720      	adds	r7, #32
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40023800 	.word	0x40023800
 8000a74:	40020400 	.word	0x40020400

08000a78 <uart1_rx_callback>:

/* USER CODE BEGIN 4 */
void uart1_rx_callback(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
	xQueueSendToBackFromISR(uart_queue_rx, (void*)&(USART1->DR), pdTRUE);
 8000a7c:	4b04      	ldr	r3, [pc, #16]	; (8000a90 <uart1_rx_callback+0x18>)
 8000a7e:	6818      	ldr	r0, [r3, #0]
 8000a80:	2300      	movs	r3, #0
 8000a82:	2201      	movs	r2, #1
 8000a84:	4903      	ldr	r1, [pc, #12]	; (8000a94 <uart1_rx_callback+0x1c>)
 8000a86:	f004 fe77 	bl	8005778 <xQueueGenericSendFromISR>
	__asm__ volatile("NOP");
 8000a8a:	bf00      	nop

}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200007d8 	.word	0x200007d8
 8000a94:	40011004 	.word	0x40011004

08000a98 <enter_programing>:

void enter_programing()
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
//	xEventGroupClearBits(EventGroup, 0x40);
	xEventGroupClearBits(EventGroup, 0xFFFFFF);
 8000a9c:	4b0b      	ldr	r3, [pc, #44]	; (8000acc <enter_programing+0x34>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f004 fa65 	bl	8004f74 <xEventGroupClearBits>
	exm.memory_pointer = exm.execution_memory;
 8000aaa:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <enter_programing+0x38>)
 8000aac:	4a08      	ldr	r2, [pc, #32]	; (8000ad0 <enter_programing+0x38>)
 8000aae:	679a      	str	r2, [r3, #120]	; 0x78
	exm.sizes_pointer = exm.sizes_of_instruction;
 8000ab0:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <enter_programing+0x38>)
 8000ab2:	4a08      	ldr	r2, [pc, #32]	; (8000ad4 <enter_programing+0x3c>)
 8000ab4:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	erase_exm();
 8000ab8:	f000 f8e2 	bl	8000c80 <erase_exm>
	xEventGroupSetBits(EventGroup, 0x80);
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <enter_programing+0x34>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2180      	movs	r1, #128	; 0x80
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f004 fab2 	bl	800502c <xEventGroupSetBits>
}
 8000ac8:	bf00      	nop
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	200008ac 	.word	0x200008ac
 8000ad0:	200007e0 	.word	0x200007e0
 8000ad4:	2000085c 	.word	0x2000085c

08000ad8 <exit_programing>:

void exit_programing()
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
//	xEventGroupClearBits(EventGroup, 0x80);
	xEventGroupClearBits(EventGroup, 0xFFFFFF);
 8000adc:	4b12      	ldr	r3, [pc, #72]	; (8000b28 <exit_programing+0x50>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f004 fa45 	bl	8004f74 <xEventGroupClearBits>
	exm.memory_pointer = exm.execution_memory;
 8000aea:	4b10      	ldr	r3, [pc, #64]	; (8000b2c <exit_programing+0x54>)
 8000aec:	4a0f      	ldr	r2, [pc, #60]	; (8000b2c <exit_programing+0x54>)
 8000aee:	679a      	str	r2, [r3, #120]	; 0x78
	exm.sizes_pointer = exm.sizes_of_instruction;
 8000af0:	4b0e      	ldr	r3, [pc, #56]	; (8000b2c <exit_programing+0x54>)
 8000af2:	4a0f      	ldr	r2, [pc, #60]	; (8000b30 <exit_programing+0x58>)
 8000af4:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	exm.start_speed_value = 0;
 8000af8:	4b0c      	ldr	r3, [pc, #48]	; (8000b2c <exit_programing+0x54>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
	exm.top_speed_value = 0;
 8000b00:	4b0a      	ldr	r3, [pc, #40]	; (8000b2c <exit_programing+0x54>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
	exm.ramp_value = 0;
 8000b08:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <exit_programing+0x54>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
	exm.G_sign_value = 0;
 8000b10:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <exit_programing+0x54>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6

	xEventGroupSetBits(EventGroup, 0x40);
 8000b18:	4b03      	ldr	r3, [pc, #12]	; (8000b28 <exit_programing+0x50>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2140      	movs	r1, #64	; 0x40
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f004 fa84 	bl	800502c <xEventGroupSetBits>
}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	200008ac 	.word	0x200008ac
 8000b2c:	200007e0 	.word	0x200007e0
 8000b30:	2000085c 	.word	0x2000085c

08000b34 <write_to_exm>:

void write_to_exm(uint8_t* start_of_data, uint8_t size_of_data)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < size_of_data; i++){
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	e017      	b.n	8000b76 <write_to_exm+0x42>
//		exm.execution_memory[exm.memory_pointer] = start_of_data[i];
		*exm.memory_pointer = start_of_data[i];
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	687a      	ldr	r2, [r7, #4]
 8000b4a:	441a      	add	r2, r3
 8000b4c:	4b1a      	ldr	r3, [pc, #104]	; (8000bb8 <write_to_exm+0x84>)
 8000b4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000b50:	7812      	ldrb	r2, [r2, #0]
 8000b52:	701a      	strb	r2, [r3, #0]
		exm.memory_pointer++;
 8000b54:	4b18      	ldr	r3, [pc, #96]	; (8000bb8 <write_to_exm+0x84>)
 8000b56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000b58:	3301      	adds	r3, #1
 8000b5a:	4a17      	ldr	r2, [pc, #92]	; (8000bb8 <write_to_exm+0x84>)
 8000b5c:	6793      	str	r3, [r2, #120]	; 0x78
		if(exm.memory_pointer >= (exm.execution_memory + 119)){
 8000b5e:	4b16      	ldr	r3, [pc, #88]	; (8000bb8 <write_to_exm+0x84>)
 8000b60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000b62:	4a16      	ldr	r2, [pc, #88]	; (8000bbc <write_to_exm+0x88>)
 8000b64:	4293      	cmp	r3, r2
 8000b66:	d303      	bcc.n	8000b70 <write_to_exm+0x3c>
			exm.memory_pointer = exm.execution_memory + 118;
 8000b68:	4a15      	ldr	r2, [pc, #84]	; (8000bc0 <write_to_exm+0x8c>)
 8000b6a:	4b13      	ldr	r3, [pc, #76]	; (8000bb8 <write_to_exm+0x84>)
 8000b6c:	679a      	str	r2, [r3, #120]	; 0x78
			return;
 8000b6e:	e01d      	b.n	8000bac <write_to_exm+0x78>
	for(int i = 0; i < size_of_data; i++){
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	3301      	adds	r3, #1
 8000b74:	60fb      	str	r3, [r7, #12]
 8000b76:	78fb      	ldrb	r3, [r7, #3]
 8000b78:	68fa      	ldr	r2, [r7, #12]
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	dbe3      	blt.n	8000b46 <write_to_exm+0x12>
		}
	}
//	exm.sizes_of_instruction[exm.sizes_pointer] = size_of_data;
	*exm.sizes_pointer = size_of_data;
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	; (8000bb8 <write_to_exm+0x84>)
 8000b80:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000b84:	78fa      	ldrb	r2, [r7, #3]
 8000b86:	701a      	strb	r2, [r3, #0]
	exm.sizes_pointer++;
 8000b88:	4b0b      	ldr	r3, [pc, #44]	; (8000bb8 <write_to_exm+0x84>)
 8000b8a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000b8e:	3301      	adds	r3, #1
 8000b90:	4a09      	ldr	r2, [pc, #36]	; (8000bb8 <write_to_exm+0x84>)
 8000b92:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
	if(exm.sizes_pointer >= (exm.sizes_of_instruction + 60)){
 8000b96:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <write_to_exm+0x84>)
 8000b98:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000b9c:	4a09      	ldr	r2, [pc, #36]	; (8000bc4 <write_to_exm+0x90>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d304      	bcc.n	8000bac <write_to_exm+0x78>
		exm.sizes_pointer = exm.sizes_of_instruction + 59;
 8000ba2:	4a09      	ldr	r2, [pc, #36]	; (8000bc8 <write_to_exm+0x94>)
 8000ba4:	4b04      	ldr	r3, [pc, #16]	; (8000bb8 <write_to_exm+0x84>)
 8000ba6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		return;
 8000baa:	bf00      	nop
	}
}
 8000bac:	3714      	adds	r7, #20
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	200007e0 	.word	0x200007e0
 8000bbc:	20000857 	.word	0x20000857
 8000bc0:	20000856 	.word	0x20000856
 8000bc4:	20000898 	.word	0x20000898
 8000bc8:	20000897 	.word	0x20000897

08000bcc <read_from_exm>:

void read_from_exm()
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
	for(int i = 0; i < 4; i++){
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	607b      	str	r3, [r7, #4]
 8000bd6:	e008      	b.n	8000bea <read_from_exm+0x1e>
		exm.current_instruction[i] = 0;
 8000bd8:	4a24      	ldr	r2, [pc, #144]	; (8000c6c <read_from_exm+0xa0>)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	4413      	add	r3, r2
 8000bde:	33bc      	adds	r3, #188	; 0xbc
 8000be0:	2200      	movs	r2, #0
 8000be2:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 4; i++){
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	3301      	adds	r3, #1
 8000be8:	607b      	str	r3, [r7, #4]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2b03      	cmp	r3, #3
 8000bee:	ddf3      	ble.n	8000bd8 <read_from_exm+0xc>
	}
	for(int i = 0; i < *exm.sizes_pointer; i++){
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	603b      	str	r3, [r7, #0]
 8000bf4:	e019      	b.n	8000c2a <read_from_exm+0x5e>
		exm.current_instruction[i] = *exm.memory_pointer;
 8000bf6:	4b1d      	ldr	r3, [pc, #116]	; (8000c6c <read_from_exm+0xa0>)
 8000bf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000bfa:	7819      	ldrb	r1, [r3, #0]
 8000bfc:	4a1b      	ldr	r2, [pc, #108]	; (8000c6c <read_from_exm+0xa0>)
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	4413      	add	r3, r2
 8000c02:	33bc      	adds	r3, #188	; 0xbc
 8000c04:	460a      	mov	r2, r1
 8000c06:	701a      	strb	r2, [r3, #0]
		exm.memory_pointer++;
 8000c08:	4b18      	ldr	r3, [pc, #96]	; (8000c6c <read_from_exm+0xa0>)
 8000c0a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	4a17      	ldr	r2, [pc, #92]	; (8000c6c <read_from_exm+0xa0>)
 8000c10:	6793      	str	r3, [r2, #120]	; 0x78
		if(exm.memory_pointer >= (exm.execution_memory + 119)){
 8000c12:	4b16      	ldr	r3, [pc, #88]	; (8000c6c <read_from_exm+0xa0>)
 8000c14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8000c16:	4a16      	ldr	r2, [pc, #88]	; (8000c70 <read_from_exm+0xa4>)
 8000c18:	4293      	cmp	r3, r2
 8000c1a:	d303      	bcc.n	8000c24 <read_from_exm+0x58>
			exm.memory_pointer = exm.execution_memory + 118;
 8000c1c:	4a15      	ldr	r2, [pc, #84]	; (8000c74 <read_from_exm+0xa8>)
 8000c1e:	4b13      	ldr	r3, [pc, #76]	; (8000c6c <read_from_exm+0xa0>)
 8000c20:	679a      	str	r2, [r3, #120]	; 0x78
			return ;
 8000c22:	e01d      	b.n	8000c60 <read_from_exm+0x94>
	for(int i = 0; i < *exm.sizes_pointer; i++){
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	3301      	adds	r3, #1
 8000c28:	603b      	str	r3, [r7, #0]
 8000c2a:	4b10      	ldr	r3, [pc, #64]	; (8000c6c <read_from_exm+0xa0>)
 8000c2c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	461a      	mov	r2, r3
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	4293      	cmp	r3, r2
 8000c38:	dbdd      	blt.n	8000bf6 <read_from_exm+0x2a>
		}
	}
	exm.sizes_pointer++;
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <read_from_exm+0xa0>)
 8000c3c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000c40:	3301      	adds	r3, #1
 8000c42:	4a0a      	ldr	r2, [pc, #40]	; (8000c6c <read_from_exm+0xa0>)
 8000c44:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
	if(exm.sizes_pointer >= (exm.sizes_of_instruction + 60)){
 8000c48:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <read_from_exm+0xa0>)
 8000c4a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000c4e:	4a0a      	ldr	r2, [pc, #40]	; (8000c78 <read_from_exm+0xac>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d304      	bcc.n	8000c5e <read_from_exm+0x92>
		exm.sizes_pointer = exm.sizes_of_instruction + 59;
 8000c54:	4a09      	ldr	r2, [pc, #36]	; (8000c7c <read_from_exm+0xb0>)
 8000c56:	4b05      	ldr	r3, [pc, #20]	; (8000c6c <read_from_exm+0xa0>)
 8000c58:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		return ;
 8000c5c:	e000      	b.n	8000c60 <read_from_exm+0x94>
	}
	return ;
 8000c5e:	bf00      	nop
}
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	200007e0 	.word	0x200007e0
 8000c70:	20000857 	.word	0x20000857
 8000c74:	20000856 	.word	0x20000856
 8000c78:	20000898 	.word	0x20000898
 8000c7c:	20000897 	.word	0x20000897

08000c80 <erase_exm>:

void erase_exm()
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
	for(int i = 0; i < sizeof(exm.execution_memory); i++){
 8000c86:	2300      	movs	r3, #0
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	e007      	b.n	8000c9c <erase_exm+0x1c>
		exm.execution_memory[i] = 0;
 8000c8c:	4a10      	ldr	r2, [pc, #64]	; (8000cd0 <erase_exm+0x50>)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4413      	add	r3, r2
 8000c92:	2200      	movs	r2, #0
 8000c94:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(exm.execution_memory); i++){
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2b76      	cmp	r3, #118	; 0x76
 8000ca0:	d9f4      	bls.n	8000c8c <erase_exm+0xc>
	}
	for(int i = 0; i < sizeof(exm.sizes_of_instruction); i++){
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	603b      	str	r3, [r7, #0]
 8000ca6:	e008      	b.n	8000cba <erase_exm+0x3a>
		exm.sizes_of_instruction[i] = 1;
 8000ca8:	4a09      	ldr	r2, [pc, #36]	; (8000cd0 <erase_exm+0x50>)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	4413      	add	r3, r2
 8000cae:	337c      	adds	r3, #124	; 0x7c
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeof(exm.sizes_of_instruction); i++){
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	603b      	str	r3, [r7, #0]
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	2b3b      	cmp	r3, #59	; 0x3b
 8000cbe:	d9f3      	bls.n	8000ca8 <erase_exm+0x28>
	}
}
 8000cc0:	bf00      	nop
 8000cc2:	bf00      	nop
 8000cc4:	370c      	adds	r7, #12
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	200007e0 	.word	0x200007e0

08000cd4 <programing_mode>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_programing_mode */
void programing_mode(void const * argument)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b08a      	sub	sp, #40	; 0x28
 8000cd8:	af02      	add	r7, sp, #8
 8000cda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  xEventGroupWaitBits(EventGroup, 0x80, pdFALSE, pdTRUE, portMAX_DELAY);
 8000cdc:	4b66      	ldr	r3, [pc, #408]	; (8000e78 <programing_mode+0x1a4>)
 8000cde:	6818      	ldr	r0, [r3, #0]
 8000ce0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ce4:	9300      	str	r3, [sp, #0]
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2180      	movs	r1, #128	; 0x80
 8000cec:	f004 f874 	bl	8004dd8 <xEventGroupWaitBits>
	  HAL_UART_Transmit(&huart1, "Programming mode", 17, 100);
 8000cf0:	2364      	movs	r3, #100	; 0x64
 8000cf2:	2211      	movs	r2, #17
 8000cf4:	4961      	ldr	r1, [pc, #388]	; (8000e7c <programing_mode+0x1a8>)
 8000cf6:	4862      	ldr	r0, [pc, #392]	; (8000e80 <programing_mode+0x1ac>)
 8000cf8:	f003 f821 	bl	8003d3e <HAL_UART_Transmit>
	  //vTaskDelay(200);
	  char instruction_for_programing = 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	77fb      	strb	r3, [r7, #31]
	  xQueueReceive(programing_queue, &instruction_for_programing, portMAX_DELAY);
 8000d00:	4b60      	ldr	r3, [pc, #384]	; (8000e84 <programing_mode+0x1b0>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f107 011f 	add.w	r1, r7, #31
 8000d08:	f04f 32ff 	mov.w	r2, #4294967295
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f004 fdcf 	bl	80058b0 <xQueueReceive>
	  switch (instruction_for_programing) {
 8000d12:	7ffb      	ldrb	r3, [r7, #31]
 8000d14:	3b47      	subs	r3, #71	; 0x47
 8000d16:	2b0d      	cmp	r3, #13
 8000d18:	f200 80ac 	bhi.w	8000e74 <programing_mode+0x1a0>
 8000d1c:	a201      	add	r2, pc, #4	; (adr r2, 8000d24 <programing_mode+0x50>)
 8000d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d22:	bf00      	nop
 8000d24:	08000de7 	.word	0x08000de7
 8000d28:	08000e75 	.word	0x08000e75
 8000d2c:	08000e75 	.word	0x08000e75
 8000d30:	08000e75 	.word	0x08000e75
 8000d34:	08000e75 	.word	0x08000e75
 8000d38:	08000e75 	.word	0x08000e75
 8000d3c:	08000e75 	.word	0x08000e75
 8000d40:	08000e75 	.word	0x08000e75
 8000d44:	08000e75 	.word	0x08000e75
 8000d48:	08000e75 	.word	0x08000e75
 8000d4c:	08000e75 	.word	0x08000e75
 8000d50:	08000db9 	.word	0x08000db9
 8000d54:	08000d5d 	.word	0x08000d5d
 8000d58:	08000d8b 	.word	0x08000d8b
		case 'S':
			uint8_t data1[4] = {'S', (uint8_t)(exm.start_speed_value), (uint8_t)((exm.start_speed_value>>8)), 0};
 8000d5c:	2353      	movs	r3, #83	; 0x53
 8000d5e:	763b      	strb	r3, [r7, #24]
 8000d60:	4b49      	ldr	r3, [pc, #292]	; (8000e88 <programing_mode+0x1b4>)
 8000d62:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	767b      	strb	r3, [r7, #25]
 8000d6a:	4b47      	ldr	r3, [pc, #284]	; (8000e88 <programing_mode+0x1b4>)
 8000d6c:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8000d70:	0a1b      	lsrs	r3, r3, #8
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	76bb      	strb	r3, [r7, #26]
 8000d78:	2300      	movs	r3, #0
 8000d7a:	76fb      	strb	r3, [r7, #27]
			write_to_exm(data1, sizeof(data1));
 8000d7c:	f107 0318 	add.w	r3, r7, #24
 8000d80:	2104      	movs	r1, #4
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff fed6 	bl	8000b34 <write_to_exm>
			break;
 8000d88:	e075      	b.n	8000e76 <programing_mode+0x1a2>
		case 'T':
			uint8_t data2[4] = {'T', (uint8_t)(exm.top_speed_value), (uint8_t)((exm.top_speed_value>>8)), 0};
 8000d8a:	2354      	movs	r3, #84	; 0x54
 8000d8c:	753b      	strb	r3, [r7, #20]
 8000d8e:	4b3e      	ldr	r3, [pc, #248]	; (8000e88 <programing_mode+0x1b4>)
 8000d90:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	757b      	strb	r3, [r7, #21]
 8000d98:	4b3b      	ldr	r3, [pc, #236]	; (8000e88 <programing_mode+0x1b4>)
 8000d9a:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 8000d9e:	0a1b      	lsrs	r3, r3, #8
 8000da0:	b29b      	uxth	r3, r3
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	75bb      	strb	r3, [r7, #22]
 8000da6:	2300      	movs	r3, #0
 8000da8:	75fb      	strb	r3, [r7, #23]
			write_to_exm(data2, sizeof(data2));
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	2104      	movs	r1, #4
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff febf 	bl	8000b34 <write_to_exm>
			break;
 8000db6:	e05e      	b.n	8000e76 <programing_mode+0x1a2>
		case 'R':
			uint8_t data3[4] = {'R', (uint8_t)(exm.ramp_value), (uint8_t)((exm.ramp_value>>8)), 0};
 8000db8:	2352      	movs	r3, #82	; 0x52
 8000dba:	743b      	strb	r3, [r7, #16]
 8000dbc:	4b32      	ldr	r3, [pc, #200]	; (8000e88 <programing_mode+0x1b4>)
 8000dbe:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	747b      	strb	r3, [r7, #17]
 8000dc6:	4b30      	ldr	r3, [pc, #192]	; (8000e88 <programing_mode+0x1b4>)
 8000dc8:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 8000dcc:	0a1b      	lsrs	r3, r3, #8
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	74bb      	strb	r3, [r7, #18]
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	74fb      	strb	r3, [r7, #19]
			write_to_exm(data3, sizeof(data3));
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	2104      	movs	r1, #4
 8000dde:	4618      	mov	r0, r3
 8000de0:	f7ff fea8 	bl	8000b34 <write_to_exm>
			break;
 8000de4:	e047      	b.n	8000e76 <programing_mode+0x1a2>
		case 'G':
			instruction_for_programing = 0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	77fb      	strb	r3, [r7, #31]
			  xQueueReceive(programing_queue, &instruction_for_programing, 5);
 8000dea:	4b26      	ldr	r3, [pc, #152]	; (8000e84 <programing_mode+0x1b0>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f107 011f 	add.w	r1, r7, #31
 8000df2:	2205      	movs	r2, #5
 8000df4:	4618      	mov	r0, r3
 8000df6:	f004 fd5b 	bl	80058b0 <xQueueReceive>
			  switch (instruction_for_programing) {
 8000dfa:	7ffb      	ldrb	r3, [r7, #31]
 8000dfc:	2b2b      	cmp	r3, #43	; 0x2b
 8000dfe:	d002      	beq.n	8000e06 <programing_mode+0x132>
 8000e00:	2b2d      	cmp	r3, #45	; 0x2d
 8000e02:	d01b      	beq.n	8000e3c <programing_mode+0x168>
			  	  case '-':
						uint8_t data5[4] = {('G'+'-'), (uint8_t)(exm.G_sign_value), (uint8_t)((exm.G_sign_value>>8)), (uint8_t)((exm.G_sign_value>>16))};
						write_to_exm(data5, sizeof(data5));
			  		  break;
			  }
			break;
 8000e04:	e037      	b.n	8000e76 <programing_mode+0x1a2>
						uint8_t data4[4] = {('G'+'+'), (uint8_t)(exm.G_sign_value), (uint8_t)((exm.G_sign_value>>8)), (uint8_t)((exm.G_sign_value>>16))};
 8000e06:	2372      	movs	r3, #114	; 0x72
 8000e08:	733b      	strb	r3, [r7, #12]
 8000e0a:	4b1f      	ldr	r3, [pc, #124]	; (8000e88 <programing_mode+0x1b4>)
 8000e0c:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	737b      	strb	r3, [r7, #13]
 8000e14:	4b1c      	ldr	r3, [pc, #112]	; (8000e88 <programing_mode+0x1b4>)
 8000e16:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 8000e1a:	0a1b      	lsrs	r3, r3, #8
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	73bb      	strb	r3, [r7, #14]
 8000e22:	4b19      	ldr	r3, [pc, #100]	; (8000e88 <programing_mode+0x1b4>)
 8000e24:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 8000e28:	141b      	asrs	r3, r3, #16
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	73fb      	strb	r3, [r7, #15]
						write_to_exm(data4, sizeof(data4));
 8000e2e:	f107 030c 	add.w	r3, r7, #12
 8000e32:	2104      	movs	r1, #4
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff fe7d 	bl	8000b34 <write_to_exm>
			  		  break;
 8000e3a:	e01a      	b.n	8000e72 <programing_mode+0x19e>
						uint8_t data5[4] = {('G'+'-'), (uint8_t)(exm.G_sign_value), (uint8_t)((exm.G_sign_value>>8)), (uint8_t)((exm.G_sign_value>>16))};
 8000e3c:	2374      	movs	r3, #116	; 0x74
 8000e3e:	723b      	strb	r3, [r7, #8]
 8000e40:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <programing_mode+0x1b4>)
 8000e42:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	727b      	strb	r3, [r7, #9]
 8000e4a:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <programing_mode+0x1b4>)
 8000e4c:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 8000e50:	0a1b      	lsrs	r3, r3, #8
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	72bb      	strb	r3, [r7, #10]
 8000e58:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <programing_mode+0x1b4>)
 8000e5a:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 8000e5e:	141b      	asrs	r3, r3, #16
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	72fb      	strb	r3, [r7, #11]
						write_to_exm(data5, sizeof(data5));
 8000e64:	f107 0308 	add.w	r3, r7, #8
 8000e68:	2104      	movs	r1, #4
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff fe62 	bl	8000b34 <write_to_exm>
			  		  break;
 8000e70:	bf00      	nop
			break;
 8000e72:	e000      	b.n	8000e76 <programing_mode+0x1a2>
		default:
			break;
 8000e74:	bf00      	nop
  {
 8000e76:	e731      	b.n	8000cdc <programing_mode+0x8>
 8000e78:	200008ac 	.word	0x200008ac
 8000e7c:	08007d6c 	.word	0x08007d6c
 8000e80:	20000784 	.word	0x20000784
 8000e84:	200007dc 	.word	0x200007dc
 8000e88:	200007e0 	.word	0x200007e0

08000e8c <interpreter>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_interpreter */
void interpreter(void const * argument)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b088      	sub	sp, #32
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN interpreter */
	char pData;
  /* Infinite loop */
  for(;;)
  {
	  xQueueReceive(uart_queue_rx, &pData, portMAX_DELAY);
 8000e94:	4b9a      	ldr	r3, [pc, #616]	; (8001100 <interpreter+0x274>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f107 010b 	add.w	r1, r7, #11
 8000e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f004 fd05 	bl	80058b0 <xQueueReceive>
	  HAL_UART_Transmit(&huart1, &pData, 1, 10);
 8000ea6:	f107 010b 	add.w	r1, r7, #11
 8000eaa:	230a      	movs	r3, #10
 8000eac:	2201      	movs	r2, #1
 8000eae:	4895      	ldr	r0, [pc, #596]	; (8001104 <interpreter+0x278>)
 8000eb0:	f002 ff45 	bl	8003d3e <HAL_UART_Transmit>
	  if ((pData & (1<<7)) == 0x80){  //Check odd parity
 8000eb4:	7afb      	ldrb	r3, [r7, #11]
 8000eb6:	b25b      	sxtb	r3, r3
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	da04      	bge.n	8000ec6 <interpreter+0x3a>
		  pData &= ~(1<<7);
 8000ebc:	7afb      	ldrb	r3, [r7, #11]
 8000ebe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	72fb      	strb	r3, [r7, #11]
	  }
	  __asm__ volatile("NOP");
 8000ec6:	bf00      	nop
	  char temp = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	72bb      	strb	r3, [r7, #10]
	  switch (pData) {
 8000ecc:	7afb      	ldrb	r3, [r7, #11]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	f000 821c 	beq.w	800130c <interpreter+0x480>
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	f2c0 821b 	blt.w	8001310 <interpreter+0x484>
 8000eda:	2b54      	cmp	r3, #84	; 0x54
 8000edc:	f300 8218 	bgt.w	8001310 <interpreter+0x484>
 8000ee0:	2b45      	cmp	r3, #69	; 0x45
 8000ee2:	f2c0 8215 	blt.w	8001310 <interpreter+0x484>
 8000ee6:	3b45      	subs	r3, #69	; 0x45
 8000ee8:	2b0f      	cmp	r3, #15
 8000eea:	f200 8211 	bhi.w	8001310 <interpreter+0x484>
 8000eee:	a201      	add	r2, pc, #4	; (adr r2, 8000ef4 <interpreter+0x68>)
 8000ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ef4:	08000f81 	.word	0x08000f81
 8000ef8:	08001311 	.word	0x08001311
 8000efc:	0800119b 	.word	0x0800119b
 8000f00:	08001311 	.word	0x08001311
 8000f04:	08001311 	.word	0x08001311
 8000f08:	08001311 	.word	0x08001311
 8000f0c:	08001311 	.word	0x08001311
 8000f10:	08001311 	.word	0x08001311
 8000f14:	08001311 	.word	0x08001311
 8000f18:	08001311 	.word	0x08001311
 8000f1c:	08001311 	.word	0x08001311
 8000f20:	08000f35 	.word	0x08000f35
 8000f24:	08001311 	.word	0x08001311
 8000f28:	080010d7 	.word	0x080010d7
 8000f2c:	08000f87 	.word	0x08000f87
 8000f30:	0800102f 	.word	0x0800102f
		case 'P':
			xQueueReceive(uart_queue_rx, &pData, 5);
 8000f34:	4b72      	ldr	r3, [pc, #456]	; (8001100 <interpreter+0x274>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f107 010b 	add.w	r1, r7, #11
 8000f3c:	2205      	movs	r2, #5
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f004 fcb6 	bl	80058b0 <xQueueReceive>
			HAL_UART_Transmit(&huart1, &pData, 1, 10);
 8000f44:	f107 010b 	add.w	r1, r7, #11
 8000f48:	230a      	movs	r3, #10
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	486d      	ldr	r0, [pc, #436]	; (8001104 <interpreter+0x278>)
 8000f4e:	f002 fef6 	bl	8003d3e <HAL_UART_Transmit>
				  if ((pData & (1<<7)) == 0x80){ //Check odd parity
 8000f52:	7afb      	ldrb	r3, [r7, #11]
 8000f54:	b25b      	sxtb	r3, r3
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	da04      	bge.n	8000f64 <interpreter+0xd8>
					  pData &= ~(1<<7);
 8000f5a:	7afb      	ldrb	r3, [r7, #11]
 8000f5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	72fb      	strb	r3, [r7, #11]
				  }
			__asm__ volatile("NOP");
 8000f64:	bf00      	nop
			switch (pData) {
 8000f66:	7afb      	ldrb	r3, [r7, #11]
 8000f68:	2b6f      	cmp	r3, #111	; 0x6f
 8000f6a:	d002      	beq.n	8000f72 <interpreter+0xe6>
 8000f6c:	2b78      	cmp	r3, #120	; 0x78
 8000f6e:	d003      	beq.n	8000f78 <interpreter+0xec>
//					exm.memory_pointer = 0;
//					xEventGroupSetBits(EventGroup, 0x40);
					exit_programing();
					break;
				default:
					break;
 8000f70:	e005      	b.n	8000f7e <interpreter+0xf2>
					enter_programing();
 8000f72:	f7ff fd91 	bl	8000a98 <enter_programing>
					break;
 8000f76:	e002      	b.n	8000f7e <interpreter+0xf2>
					exit_programing();
 8000f78:	f7ff fdae 	bl	8000ad8 <exit_programing>
					break;
 8000f7c:	bf00      	nop
			}
			break;
 8000f7e:	e1d0      	b.n	8001322 <interpreter+0x496>
	    case 'E':
//	    	xEventGroupClearBits(EventGroup, 0x80);
//	    	exm.memory_pointer = 0;
//	    	xEventGroupSetBits(EventGroup, 0x40);
	    	exit_programing();
 8000f80:	f7ff fdaa 	bl	8000ad8 <exit_programing>
	    	break;
 8000f84:	e1cd      	b.n	8001322 <interpreter+0x496>
		case 'S':
			if((xEventGroupGetBits(EventGroup) & (1<<7)) != 0x80) break; // if  Programming mode is OFF
 8000f86:	4b60      	ldr	r3, [pc, #384]	; (8001108 <interpreter+0x27c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f003 fff1 	bl	8004f74 <xEventGroupClearBits>
 8000f92:	4603      	mov	r3, r0
 8000f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f98:	2b80      	cmp	r3, #128	; 0x80
 8000f9a:	f040 81bb 	bne.w	8001314 <interpreter+0x488>
			exm.start_speed_value = 0;
 8000f9e:	4b5b      	ldr	r3, [pc, #364]	; (800110c <interpreter+0x280>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			temp = 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	72bb      	strb	r3, [r7, #10]
			for(int i = 0; i < 4; i++){
 8000faa:	2300      	movs	r3, #0
 8000fac:	61fb      	str	r3, [r7, #28]
 8000fae:	e030      	b.n	8001012 <interpreter+0x186>
				xQueueReceive(uart_queue_rx, &temp, 5);
 8000fb0:	4b53      	ldr	r3, [pc, #332]	; (8001100 <interpreter+0x274>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f107 010a 	add.w	r1, r7, #10
 8000fb8:	2205      	movs	r2, #5
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f004 fc78 	bl	80058b0 <xQueueReceive>
				if((temp == 13) || (temp == 0) || (i == 3)) break;
 8000fc0:	7abb      	ldrb	r3, [r7, #10]
 8000fc2:	2b0d      	cmp	r3, #13
 8000fc4:	d02a      	beq.n	800101c <interpreter+0x190>
 8000fc6:	7abb      	ldrb	r3, [r7, #10]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d027      	beq.n	800101c <interpreter+0x190>
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	d024      	beq.n	800101c <interpreter+0x190>
				if(i == 3) break;
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	d020      	beq.n	800101a <interpreter+0x18e>
				if ((temp & (1<<7)) == 0x80){ //Check odd parity
 8000fd8:	7abb      	ldrb	r3, [r7, #10]
 8000fda:	b25b      	sxtb	r3, r3
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	da04      	bge.n	8000fea <interpreter+0x15e>
					temp &= ~(1<<7);
 8000fe0:	7abb      	ldrb	r3, [r7, #10]
 8000fe2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	72bb      	strb	r3, [r7, #10]
			    }
				exm.start_speed_value = (exm.start_speed_value*10) + (temp - 48);
 8000fea:	4b48      	ldr	r3, [pc, #288]	; (800110c <interpreter+0x280>)
 8000fec:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	0092      	lsls	r2, r2, #2
 8000ff4:	4413      	add	r3, r2
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	7abb      	ldrb	r3, [r7, #10]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	4413      	add	r3, r2
 8001000:	b29b      	uxth	r3, r3
 8001002:	3b30      	subs	r3, #48	; 0x30
 8001004:	b29a      	uxth	r2, r3
 8001006:	4b41      	ldr	r3, [pc, #260]	; (800110c <interpreter+0x280>)
 8001008:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			for(int i = 0; i < 4; i++){
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	3301      	adds	r3, #1
 8001010:	61fb      	str	r3, [r7, #28]
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	2b03      	cmp	r3, #3
 8001016:	ddcb      	ble.n	8000fb0 <interpreter+0x124>
 8001018:	e000      	b.n	800101c <interpreter+0x190>
				if(i == 3) break;
 800101a:	bf00      	nop
			}
//			uint8_t data[4] = {'S', (uint8_t)(exm.start_speed_value), (uint8_t)((exm.start_speed_value>>8)), 0};
//			write_to_exm(data, sizeof(data));
			xQueueSendToBack(programing_queue, (void*)"S", 100);
 800101c:	4b3c      	ldr	r3, [pc, #240]	; (8001110 <interpreter+0x284>)
 800101e:	6818      	ldr	r0, [r3, #0]
 8001020:	2300      	movs	r3, #0
 8001022:	2264      	movs	r2, #100	; 0x64
 8001024:	493b      	ldr	r1, [pc, #236]	; (8001114 <interpreter+0x288>)
 8001026:	f004 faa9 	bl	800557c <xQueueGenericSend>
			//exm.
			__asm__ volatile("NOP");
 800102a:	bf00      	nop
			break;
 800102c:	e179      	b.n	8001322 <interpreter+0x496>
		case 'T':
			if((xEventGroupGetBits(EventGroup) & (1<<7)) != 0x80) break; // if  Programming mode is OFF
 800102e:	4b36      	ldr	r3, [pc, #216]	; (8001108 <interpreter+0x27c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2100      	movs	r1, #0
 8001034:	4618      	mov	r0, r3
 8001036:	f003 ff9d 	bl	8004f74 <xEventGroupClearBits>
 800103a:	4603      	mov	r3, r0
 800103c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001040:	2b80      	cmp	r3, #128	; 0x80
 8001042:	f040 8169 	bne.w	8001318 <interpreter+0x48c>
			exm.top_speed_value = 0;
 8001046:	4b31      	ldr	r3, [pc, #196]	; (800110c <interpreter+0x280>)
 8001048:	2200      	movs	r2, #0
 800104a:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
			temp = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	72bb      	strb	r3, [r7, #10]
			for(int i = 0; i < 4; i++){
 8001052:	2300      	movs	r3, #0
 8001054:	61bb      	str	r3, [r7, #24]
 8001056:	e030      	b.n	80010ba <interpreter+0x22e>
				xQueueReceive(uart_queue_rx, &temp, 5);
 8001058:	4b29      	ldr	r3, [pc, #164]	; (8001100 <interpreter+0x274>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f107 010a 	add.w	r1, r7, #10
 8001060:	2205      	movs	r2, #5
 8001062:	4618      	mov	r0, r3
 8001064:	f004 fc24 	bl	80058b0 <xQueueReceive>
				if((temp == 13) || (temp == 0) || (i == 3)) break;
 8001068:	7abb      	ldrb	r3, [r7, #10]
 800106a:	2b0d      	cmp	r3, #13
 800106c:	d02a      	beq.n	80010c4 <interpreter+0x238>
 800106e:	7abb      	ldrb	r3, [r7, #10]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d027      	beq.n	80010c4 <interpreter+0x238>
 8001074:	69bb      	ldr	r3, [r7, #24]
 8001076:	2b03      	cmp	r3, #3
 8001078:	d024      	beq.n	80010c4 <interpreter+0x238>
				if(i == 3) break;
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	2b03      	cmp	r3, #3
 800107e:	d020      	beq.n	80010c2 <interpreter+0x236>
				if ((temp & (1<<7)) == 0x80){ //Check odd parity
 8001080:	7abb      	ldrb	r3, [r7, #10]
 8001082:	b25b      	sxtb	r3, r3
 8001084:	2b00      	cmp	r3, #0
 8001086:	da04      	bge.n	8001092 <interpreter+0x206>
					temp &= ~(1<<7);
 8001088:	7abb      	ldrb	r3, [r7, #10]
 800108a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800108e:	b2db      	uxtb	r3, r3
 8001090:	72bb      	strb	r3, [r7, #10]
			    }
				exm.top_speed_value = (exm.top_speed_value*10) + (temp - 48);
 8001092:	4b1e      	ldr	r3, [pc, #120]	; (800110c <interpreter+0x280>)
 8001094:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	; 0xc2
 8001098:	461a      	mov	r2, r3
 800109a:	0092      	lsls	r2, r2, #2
 800109c:	4413      	add	r3, r2
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	b29a      	uxth	r2, r3
 80010a2:	7abb      	ldrb	r3, [r7, #10]
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	4413      	add	r3, r2
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	3b30      	subs	r3, #48	; 0x30
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	4b17      	ldr	r3, [pc, #92]	; (800110c <interpreter+0x280>)
 80010b0:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
			for(int i = 0; i < 4; i++){
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	3301      	adds	r3, #1
 80010b8:	61bb      	str	r3, [r7, #24]
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	2b03      	cmp	r3, #3
 80010be:	ddcb      	ble.n	8001058 <interpreter+0x1cc>
 80010c0:	e000      	b.n	80010c4 <interpreter+0x238>
				if(i == 3) break;
 80010c2:	bf00      	nop
			}
			xQueueSendToBack(programing_queue, (void*)"T", 100);
 80010c4:	4b12      	ldr	r3, [pc, #72]	; (8001110 <interpreter+0x284>)
 80010c6:	6818      	ldr	r0, [r3, #0]
 80010c8:	2300      	movs	r3, #0
 80010ca:	2264      	movs	r2, #100	; 0x64
 80010cc:	4912      	ldr	r1, [pc, #72]	; (8001118 <interpreter+0x28c>)
 80010ce:	f004 fa55 	bl	800557c <xQueueGenericSend>
			__asm__ volatile("NOP");
 80010d2:	bf00      	nop
			break;
 80010d4:	e125      	b.n	8001322 <interpreter+0x496>
		case 'R':
			if((xEventGroupGetBits(EventGroup) & (1<<7)) != 0x80) break; // if  Programming mode is OFF
 80010d6:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <interpreter+0x27c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2100      	movs	r1, #0
 80010dc:	4618      	mov	r0, r3
 80010de:	f003 ff49 	bl	8004f74 <xEventGroupClearBits>
 80010e2:	4603      	mov	r3, r0
 80010e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010e8:	2b80      	cmp	r3, #128	; 0x80
 80010ea:	f040 8117 	bne.w	800131c <interpreter+0x490>
			exm.ramp_value = 0;
 80010ee:	4b07      	ldr	r3, [pc, #28]	; (800110c <interpreter+0x280>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
			temp = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	72bb      	strb	r3, [r7, #10]
			for(int i = 0; i < 4; i++){
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	e03e      	b.n	800117e <interpreter+0x2f2>
 8001100:	200007d8 	.word	0x200007d8
 8001104:	20000784 	.word	0x20000784
 8001108:	200008ac 	.word	0x200008ac
 800110c:	200007e0 	.word	0x200007e0
 8001110:	200007dc 	.word	0x200007dc
 8001114:	08007d80 	.word	0x08007d80
 8001118:	08007d84 	.word	0x08007d84
				xQueueReceive(uart_queue_rx, &temp, 5);
 800111c:	4b82      	ldr	r3, [pc, #520]	; (8001328 <interpreter+0x49c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f107 010a 	add.w	r1, r7, #10
 8001124:	2205      	movs	r2, #5
 8001126:	4618      	mov	r0, r3
 8001128:	f004 fbc2 	bl	80058b0 <xQueueReceive>
				if((temp == 13) || (temp == 0) || (i == 3)) break;
 800112c:	7abb      	ldrb	r3, [r7, #10]
 800112e:	2b0d      	cmp	r3, #13
 8001130:	d02a      	beq.n	8001188 <interpreter+0x2fc>
 8001132:	7abb      	ldrb	r3, [r7, #10]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d027      	beq.n	8001188 <interpreter+0x2fc>
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	2b03      	cmp	r3, #3
 800113c:	d024      	beq.n	8001188 <interpreter+0x2fc>
				if(i == 3) break;
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	2b03      	cmp	r3, #3
 8001142:	d020      	beq.n	8001186 <interpreter+0x2fa>
				if ((temp & (1<<7)) == 0x80){ //Check odd parity
 8001144:	7abb      	ldrb	r3, [r7, #10]
 8001146:	b25b      	sxtb	r3, r3
 8001148:	2b00      	cmp	r3, #0
 800114a:	da04      	bge.n	8001156 <interpreter+0x2ca>
					temp &= ~(1<<7);
 800114c:	7abb      	ldrb	r3, [r7, #10]
 800114e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001152:	b2db      	uxtb	r3, r3
 8001154:	72bb      	strb	r3, [r7, #10]
			    }
				exm.ramp_value = (exm.ramp_value*10) + (temp - 48);
 8001156:	4b75      	ldr	r3, [pc, #468]	; (800132c <interpreter+0x4a0>)
 8001158:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	; 0xc4
 800115c:	461a      	mov	r2, r3
 800115e:	0092      	lsls	r2, r2, #2
 8001160:	4413      	add	r3, r2
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	b29a      	uxth	r2, r3
 8001166:	7abb      	ldrb	r3, [r7, #10]
 8001168:	b29b      	uxth	r3, r3
 800116a:	4413      	add	r3, r2
 800116c:	b29b      	uxth	r3, r3
 800116e:	3b30      	subs	r3, #48	; 0x30
 8001170:	b29a      	uxth	r2, r3
 8001172:	4b6e      	ldr	r3, [pc, #440]	; (800132c <interpreter+0x4a0>)
 8001174:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
			for(int i = 0; i < 4; i++){
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	3301      	adds	r3, #1
 800117c:	617b      	str	r3, [r7, #20]
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	2b03      	cmp	r3, #3
 8001182:	ddcb      	ble.n	800111c <interpreter+0x290>
 8001184:	e000      	b.n	8001188 <interpreter+0x2fc>
				if(i == 3) break;
 8001186:	bf00      	nop
			}
			xQueueSendToBack(programing_queue, (void*)"R", 100);
 8001188:	4b69      	ldr	r3, [pc, #420]	; (8001330 <interpreter+0x4a4>)
 800118a:	6818      	ldr	r0, [r3, #0]
 800118c:	2300      	movs	r3, #0
 800118e:	2264      	movs	r2, #100	; 0x64
 8001190:	4968      	ldr	r1, [pc, #416]	; (8001334 <interpreter+0x4a8>)
 8001192:	f004 f9f3 	bl	800557c <xQueueGenericSend>
			__asm__ volatile("NOP");
 8001196:	bf00      	nop
			break;
 8001198:	e0c3      	b.n	8001322 <interpreter+0x496>
		case 'G':
			if((xEventGroupGetBits(EventGroup) & (1<<7)) != 0x80) break; // if  Programming mode is OFF
 800119a:	4b67      	ldr	r3, [pc, #412]	; (8001338 <interpreter+0x4ac>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f003 fee7 	bl	8004f74 <xEventGroupClearBits>
 80011a6:	4603      	mov	r3, r0
 80011a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ac:	2b80      	cmp	r3, #128	; 0x80
 80011ae:	f040 80b7 	bne.w	8001320 <interpreter+0x494>
			xQueueReceive(uart_queue_rx, &pData, 5);
 80011b2:	4b5d      	ldr	r3, [pc, #372]	; (8001328 <interpreter+0x49c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f107 010b 	add.w	r1, r7, #11
 80011ba:	2205      	movs	r2, #5
 80011bc:	4618      	mov	r0, r3
 80011be:	f004 fb77 	bl	80058b0 <xQueueReceive>
			  if ((pData & (1<<7)) == 0x80){ //Check odd parity
 80011c2:	7afb      	ldrb	r3, [r7, #11]
 80011c4:	b25b      	sxtb	r3, r3
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	da04      	bge.n	80011d4 <interpreter+0x348>
				  pData &= ~(1<<7);
 80011ca:	7afb      	ldrb	r3, [r7, #11]
 80011cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	72fb      	strb	r3, [r7, #11]
			  }
			__asm__ volatile("NOP");
 80011d4:	bf00      	nop
			switch (pData) {
 80011d6:	7afb      	ldrb	r3, [r7, #11]
 80011d8:	2b2b      	cmp	r3, #43	; 0x2b
 80011da:	d002      	beq.n	80011e2 <interpreter+0x356>
 80011dc:	2b2d      	cmp	r3, #45	; 0x2d
 80011de:	d04a      	beq.n	8001276 <interpreter+0x3ea>
					xQueueSendToBack(programing_queue, (void*)"G", 100);
					xQueueSendToBack(programing_queue, (void*)"-", 100);
					__asm__ volatile("NOP");
					break;
				default:
					break;
 80011e0:	e093      	b.n	800130a <interpreter+0x47e>
					exm.G_sign_value = 0;
 80011e2:	4b52      	ldr	r3, [pc, #328]	; (800132c <interpreter+0x4a0>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
					temp = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	72bb      	strb	r3, [r7, #10]
					for(int i = 0; i < 8; i++){
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	e02d      	b.n	8001250 <interpreter+0x3c4>
						xQueueReceive(uart_queue_rx, &temp, 5);
 80011f4:	4b4c      	ldr	r3, [pc, #304]	; (8001328 <interpreter+0x49c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f107 010a 	add.w	r1, r7, #10
 80011fc:	2205      	movs	r2, #5
 80011fe:	4618      	mov	r0, r3
 8001200:	f004 fb56 	bl	80058b0 <xQueueReceive>
						if((temp == 13) || (temp == 0) || (i == 7)) break;
 8001204:	7abb      	ldrb	r3, [r7, #10]
 8001206:	2b0d      	cmp	r3, #13
 8001208:	d025      	beq.n	8001256 <interpreter+0x3ca>
 800120a:	7abb      	ldrb	r3, [r7, #10]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d022      	beq.n	8001256 <interpreter+0x3ca>
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	2b07      	cmp	r3, #7
 8001214:	d01f      	beq.n	8001256 <interpreter+0x3ca>
						if ((temp & (1<<7)) == 0x80){ //Check odd parity
 8001216:	7abb      	ldrb	r3, [r7, #10]
 8001218:	b25b      	sxtb	r3, r3
 800121a:	2b00      	cmp	r3, #0
 800121c:	da04      	bge.n	8001228 <interpreter+0x39c>
							temp &= ~(1<<7);
 800121e:	7abb      	ldrb	r3, [r7, #10]
 8001220:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001224:	b2db      	uxtb	r3, r3
 8001226:	72bb      	strb	r3, [r7, #10]
						exm.G_sign_value = (exm.G_sign_value*10) + (temp - 48);
 8001228:	4b40      	ldr	r3, [pc, #256]	; (800132c <interpreter+0x4a0>)
 800122a:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 800122e:	461a      	mov	r2, r3
 8001230:	0092      	lsls	r2, r2, #2
 8001232:	4413      	add	r3, r2
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	b29a      	uxth	r2, r3
 8001238:	7abb      	ldrb	r3, [r7, #10]
 800123a:	b29b      	uxth	r3, r3
 800123c:	4413      	add	r3, r2
 800123e:	b29b      	uxth	r3, r3
 8001240:	3b30      	subs	r3, #48	; 0x30
 8001242:	b29a      	uxth	r2, r3
 8001244:	4b39      	ldr	r3, [pc, #228]	; (800132c <interpreter+0x4a0>)
 8001246:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
					for(int i = 0; i < 8; i++){
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	3301      	adds	r3, #1
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	2b07      	cmp	r3, #7
 8001254:	ddce      	ble.n	80011f4 <interpreter+0x368>
					xQueueSendToBack(programing_queue, (void*)"G", 100);
 8001256:	4b36      	ldr	r3, [pc, #216]	; (8001330 <interpreter+0x4a4>)
 8001258:	6818      	ldr	r0, [r3, #0]
 800125a:	2300      	movs	r3, #0
 800125c:	2264      	movs	r2, #100	; 0x64
 800125e:	4937      	ldr	r1, [pc, #220]	; (800133c <interpreter+0x4b0>)
 8001260:	f004 f98c 	bl	800557c <xQueueGenericSend>
					xQueueSendToBack(programing_queue, (void*)"+", 100);
 8001264:	4b32      	ldr	r3, [pc, #200]	; (8001330 <interpreter+0x4a4>)
 8001266:	6818      	ldr	r0, [r3, #0]
 8001268:	2300      	movs	r3, #0
 800126a:	2264      	movs	r2, #100	; 0x64
 800126c:	4934      	ldr	r1, [pc, #208]	; (8001340 <interpreter+0x4b4>)
 800126e:	f004 f985 	bl	800557c <xQueueGenericSend>
					__asm__ volatile("NOP");
 8001272:	bf00      	nop
					break;
 8001274:	e049      	b.n	800130a <interpreter+0x47e>
					exm.G_sign_value = 0;
 8001276:	4b2d      	ldr	r3, [pc, #180]	; (800132c <interpreter+0x4a0>)
 8001278:	2200      	movs	r2, #0
 800127a:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
					temp = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	72bb      	strb	r3, [r7, #10]
					for(int i = 0; i < 8; i++){
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	e02d      	b.n	80012e4 <interpreter+0x458>
						xQueueReceive(uart_queue_rx, &temp, 5);
 8001288:	4b27      	ldr	r3, [pc, #156]	; (8001328 <interpreter+0x49c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f107 010a 	add.w	r1, r7, #10
 8001290:	2205      	movs	r2, #5
 8001292:	4618      	mov	r0, r3
 8001294:	f004 fb0c 	bl	80058b0 <xQueueReceive>
						if((temp == 13) || (temp == 0) || (i == 7)) break;
 8001298:	7abb      	ldrb	r3, [r7, #10]
 800129a:	2b0d      	cmp	r3, #13
 800129c:	d025      	beq.n	80012ea <interpreter+0x45e>
 800129e:	7abb      	ldrb	r3, [r7, #10]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d022      	beq.n	80012ea <interpreter+0x45e>
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	2b07      	cmp	r3, #7
 80012a8:	d01f      	beq.n	80012ea <interpreter+0x45e>
						if ((temp & (1<<7)) == 0x80){ //Check odd parity
 80012aa:	7abb      	ldrb	r3, [r7, #10]
 80012ac:	b25b      	sxtb	r3, r3
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	da04      	bge.n	80012bc <interpreter+0x430>
							temp &= ~(1<<7);
 80012b2:	7abb      	ldrb	r3, [r7, #10]
 80012b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	72bb      	strb	r3, [r7, #10]
						exm.G_sign_value = (exm.G_sign_value*10) + (temp - 48);
 80012bc:	4b1b      	ldr	r3, [pc, #108]	; (800132c <interpreter+0x4a0>)
 80012be:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 80012c2:	461a      	mov	r2, r3
 80012c4:	0092      	lsls	r2, r2, #2
 80012c6:	4413      	add	r3, r2
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	7abb      	ldrb	r3, [r7, #10]
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	4413      	add	r3, r2
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	3b30      	subs	r3, #48	; 0x30
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	4b14      	ldr	r3, [pc, #80]	; (800132c <interpreter+0x4a0>)
 80012da:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
					for(int i = 0; i < 8; i++){
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	3301      	adds	r3, #1
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2b07      	cmp	r3, #7
 80012e8:	ddce      	ble.n	8001288 <interpreter+0x3fc>
					xQueueSendToBack(programing_queue, (void*)"G", 100);
 80012ea:	4b11      	ldr	r3, [pc, #68]	; (8001330 <interpreter+0x4a4>)
 80012ec:	6818      	ldr	r0, [r3, #0]
 80012ee:	2300      	movs	r3, #0
 80012f0:	2264      	movs	r2, #100	; 0x64
 80012f2:	4912      	ldr	r1, [pc, #72]	; (800133c <interpreter+0x4b0>)
 80012f4:	f004 f942 	bl	800557c <xQueueGenericSend>
					xQueueSendToBack(programing_queue, (void*)"-", 100);
 80012f8:	4b0d      	ldr	r3, [pc, #52]	; (8001330 <interpreter+0x4a4>)
 80012fa:	6818      	ldr	r0, [r3, #0]
 80012fc:	2300      	movs	r3, #0
 80012fe:	2264      	movs	r2, #100	; 0x64
 8001300:	4910      	ldr	r1, [pc, #64]	; (8001344 <interpreter+0x4b8>)
 8001302:	f004 f93b 	bl	800557c <xQueueGenericSend>
					__asm__ volatile("NOP");
 8001306:	bf00      	nop
					break;
 8001308:	bf00      	nop
			}
			break;
 800130a:	e00a      	b.n	8001322 <interpreter+0x496>
	    case 0:
			break;
 800130c:	bf00      	nop
 800130e:	e008      	b.n	8001322 <interpreter+0x496>
		default:
			break;
 8001310:	bf00      	nop
 8001312:	e006      	b.n	8001322 <interpreter+0x496>
			if((xEventGroupGetBits(EventGroup) & (1<<7)) != 0x80) break; // if  Programming mode is OFF
 8001314:	bf00      	nop
 8001316:	e004      	b.n	8001322 <interpreter+0x496>
			if((xEventGroupGetBits(EventGroup) & (1<<7)) != 0x80) break; // if  Programming mode is OFF
 8001318:	bf00      	nop
 800131a:	e002      	b.n	8001322 <interpreter+0x496>
			if((xEventGroupGetBits(EventGroup) & (1<<7)) != 0x80) break; // if  Programming mode is OFF
 800131c:	bf00      	nop
 800131e:	e000      	b.n	8001322 <interpreter+0x496>
			if((xEventGroupGetBits(EventGroup) & (1<<7)) != 0x80) break; // if  Programming mode is OFF
 8001320:	bf00      	nop
	}

	  pData = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	72fb      	strb	r3, [r7, #11]
  {
 8001326:	e5b5      	b.n	8000e94 <interpreter+0x8>
 8001328:	200007d8 	.word	0x200007d8
 800132c:	200007e0 	.word	0x200007e0
 8001330:	200007dc 	.word	0x200007dc
 8001334:	08007d88 	.word	0x08007d88
 8001338:	200008ac 	.word	0x200008ac
 800133c:	08007d8c 	.word	0x08007d8c
 8001340:	08007d90 	.word	0x08007d90
 8001344:	08007d94 	.word	0x08007d94

08001348 <uart_comunication>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uart_comunication */
void uart_comunication(void const * argument)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uart_comunication */
//	GPIOB->ODR |= GPIO_ODR_OD9; //counterclockwise
//	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
  /* Infinite loop */
  for(;;)
 8001350:	e7fe      	b.n	8001350 <uart_comunication+0x8>
	...

08001354 <execution_from_memory>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_execution_from_memory */
void execution_from_memory(void const * argument)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af02      	add	r7, sp, #8
 800135a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN execution_from_memory */
  /* Infinite loop */
  for(;;)
  {
	  xEventGroupWaitBits(EventGroup, 0x40, pdFALSE, pdTRUE, portMAX_DELAY);
 800135c:	4b7f      	ldr	r3, [pc, #508]	; (800155c <execution_from_memory+0x208>)
 800135e:	6818      	ldr	r0, [r3, #0]
 8001360:	f04f 33ff 	mov.w	r3, #4294967295
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2301      	movs	r3, #1
 8001368:	2200      	movs	r2, #0
 800136a:	2140      	movs	r1, #64	; 0x40
 800136c:	f003 fd34 	bl	8004dd8 <xEventGroupWaitBits>
	  HAL_UART_Transmit(&huart1, "Execution mode", 15, 100);
 8001370:	2364      	movs	r3, #100	; 0x64
 8001372:	220f      	movs	r2, #15
 8001374:	497a      	ldr	r1, [pc, #488]	; (8001560 <execution_from_memory+0x20c>)
 8001376:	487b      	ldr	r0, [pc, #492]	; (8001564 <execution_from_memory+0x210>)
 8001378:	f002 fce1 	bl	8003d3e <HAL_UART_Transmit>
	  read_from_exm();
 800137c:	f7ff fc26 	bl	8000bcc <read_from_exm>
	  HAL_UART_Transmit(&huart1, exm.current_instruction, sizeof(exm.current_instruction), 100);
 8001380:	2364      	movs	r3, #100	; 0x64
 8001382:	2204      	movs	r2, #4
 8001384:	4978      	ldr	r1, [pc, #480]	; (8001568 <execution_from_memory+0x214>)
 8001386:	4877      	ldr	r0, [pc, #476]	; (8001564 <execution_from_memory+0x210>)
 8001388:	f002 fcd9 	bl	8003d3e <HAL_UART_Transmit>
	  switch (exm.current_instruction[0]) {
 800138c:	4b77      	ldr	r3, [pc, #476]	; (800156c <execution_from_memory+0x218>)
 800138e:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8001392:	3b52      	subs	r3, #82	; 0x52
 8001394:	2b22      	cmp	r3, #34	; 0x22
 8001396:	f200 80db 	bhi.w	8001550 <execution_from_memory+0x1fc>
 800139a:	a201      	add	r2, pc, #4	; (adr r2, 80013a0 <execution_from_memory+0x4c>)
 800139c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013a0:	0800147d 	.word	0x0800147d
 80013a4:	0800142d 	.word	0x0800142d
 80013a8:	08001455 	.word	0x08001455
 80013ac:	08001551 	.word	0x08001551
 80013b0:	08001551 	.word	0x08001551
 80013b4:	08001551 	.word	0x08001551
 80013b8:	08001551 	.word	0x08001551
 80013bc:	08001551 	.word	0x08001551
 80013c0:	08001551 	.word	0x08001551
 80013c4:	08001551 	.word	0x08001551
 80013c8:	08001551 	.word	0x08001551
 80013cc:	08001551 	.word	0x08001551
 80013d0:	08001551 	.word	0x08001551
 80013d4:	08001551 	.word	0x08001551
 80013d8:	08001551 	.word	0x08001551
 80013dc:	08001551 	.word	0x08001551
 80013e0:	08001551 	.word	0x08001551
 80013e4:	08001551 	.word	0x08001551
 80013e8:	08001551 	.word	0x08001551
 80013ec:	08001551 	.word	0x08001551
 80013f0:	08001551 	.word	0x08001551
 80013f4:	08001551 	.word	0x08001551
 80013f8:	08001551 	.word	0x08001551
 80013fc:	08001551 	.word	0x08001551
 8001400:	08001551 	.word	0x08001551
 8001404:	08001551 	.word	0x08001551
 8001408:	08001551 	.word	0x08001551
 800140c:	08001551 	.word	0x08001551
 8001410:	08001551 	.word	0x08001551
 8001414:	08001551 	.word	0x08001551
 8001418:	08001551 	.word	0x08001551
 800141c:	08001551 	.word	0x08001551
 8001420:	080014a5 	.word	0x080014a5
 8001424:	08001551 	.word	0x08001551
 8001428:	080014fb 	.word	0x080014fb
		case 'S':
			exm.start_speed_value = 0;
 800142c:	4b4f      	ldr	r3, [pc, #316]	; (800156c <execution_from_memory+0x218>)
 800142e:	2200      	movs	r2, #0
 8001430:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			exm.start_speed_value = exm.current_instruction[1] + (exm.current_instruction[2]<<8);
 8001434:	4b4d      	ldr	r3, [pc, #308]	; (800156c <execution_from_memory+0x218>)
 8001436:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800143a:	b29a      	uxth	r2, r3
 800143c:	4b4b      	ldr	r3, [pc, #300]	; (800156c <execution_from_memory+0x218>)
 800143e:	f893 30be 	ldrb.w	r3, [r3, #190]	; 0xbe
 8001442:	b29b      	uxth	r3, r3
 8001444:	021b      	lsls	r3, r3, #8
 8001446:	b29b      	uxth	r3, r3
 8001448:	4413      	add	r3, r2
 800144a:	b29a      	uxth	r2, r3
 800144c:	4b47      	ldr	r3, [pc, #284]	; (800156c <execution_from_memory+0x218>)
 800144e:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
			break;
 8001452:	e07e      	b.n	8001552 <execution_from_memory+0x1fe>
		case 'T':
			exm.top_speed_value = 0;
 8001454:	4b45      	ldr	r3, [pc, #276]	; (800156c <execution_from_memory+0x218>)
 8001456:	2200      	movs	r2, #0
 8001458:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
			exm.top_speed_value = exm.current_instruction[1] + (exm.current_instruction[2]<<8);
 800145c:	4b43      	ldr	r3, [pc, #268]	; (800156c <execution_from_memory+0x218>)
 800145e:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8001462:	b29a      	uxth	r2, r3
 8001464:	4b41      	ldr	r3, [pc, #260]	; (800156c <execution_from_memory+0x218>)
 8001466:	f893 30be 	ldrb.w	r3, [r3, #190]	; 0xbe
 800146a:	b29b      	uxth	r3, r3
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	b29b      	uxth	r3, r3
 8001470:	4413      	add	r3, r2
 8001472:	b29a      	uxth	r2, r3
 8001474:	4b3d      	ldr	r3, [pc, #244]	; (800156c <execution_from_memory+0x218>)
 8001476:	f8a3 20c2 	strh.w	r2, [r3, #194]	; 0xc2
			break;
 800147a:	e06a      	b.n	8001552 <execution_from_memory+0x1fe>
		case 'R':
			exm.ramp_value = 0;
 800147c:	4b3b      	ldr	r3, [pc, #236]	; (800156c <execution_from_memory+0x218>)
 800147e:	2200      	movs	r2, #0
 8001480:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
			exm.ramp_value = exm.current_instruction[1] + (exm.current_instruction[2]<<8);
 8001484:	4b39      	ldr	r3, [pc, #228]	; (800156c <execution_from_memory+0x218>)
 8001486:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800148a:	b29a      	uxth	r2, r3
 800148c:	4b37      	ldr	r3, [pc, #220]	; (800156c <execution_from_memory+0x218>)
 800148e:	f893 30be 	ldrb.w	r3, [r3, #190]	; 0xbe
 8001492:	b29b      	uxth	r3, r3
 8001494:	021b      	lsls	r3, r3, #8
 8001496:	b29b      	uxth	r3, r3
 8001498:	4413      	add	r3, r2
 800149a:	b29a      	uxth	r2, r3
 800149c:	4b33      	ldr	r3, [pc, #204]	; (800156c <execution_from_memory+0x218>)
 800149e:	f8a3 20c4 	strh.w	r2, [r3, #196]	; 0xc4
			break;
 80014a2:	e056      	b.n	8001552 <execution_from_memory+0x1fe>
		case ('G'+'+'):
			exm.G_sign_value = 0;
 80014a4:	4b31      	ldr	r3, [pc, #196]	; (800156c <execution_from_memory+0x218>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
			exm.G_sign_value = exm.current_instruction[1] + (exm.current_instruction[2]<<8) + (exm.current_instruction[2]<<16);
 80014ac:	4b2f      	ldr	r3, [pc, #188]	; (800156c <execution_from_memory+0x218>)
 80014ae:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	4b2d      	ldr	r3, [pc, #180]	; (800156c <execution_from_memory+0x218>)
 80014b6:	f893 30be 	ldrb.w	r3, [r3, #190]	; 0xbe
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	021b      	lsls	r3, r3, #8
 80014be:	b29b      	uxth	r3, r3
 80014c0:	4413      	add	r3, r2
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	4b29      	ldr	r3, [pc, #164]	; (800156c <execution_from_memory+0x218>)
 80014c6:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
			GPIOB->ODR &= ~GPIO_ODR_OD9; //clockwise
 80014ca:	4b29      	ldr	r3, [pc, #164]	; (8001570 <execution_from_memory+0x21c>)
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	4a28      	ldr	r2, [pc, #160]	; (8001570 <execution_from_memory+0x21c>)
 80014d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80014d4:	6153      	str	r3, [r2, #20]
			  HAL_TIM_Base_Start_IT(&htim4);
 80014d6:	4827      	ldr	r0, [pc, #156]	; (8001574 <execution_from_memory+0x220>)
 80014d8:	f001 fb0c 	bl	8002af4 <HAL_TIM_Base_Start_IT>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80014dc:	2100      	movs	r1, #0
 80014de:	4825      	ldr	r0, [pc, #148]	; (8001574 <execution_from_memory+0x220>)
 80014e0:	f001 fbf2 	bl	8002cc8 <HAL_TIM_PWM_Start>
//			while(exm.position != exm.G_sign_value){
//				__asm__ volatile("NOP");
//			}
			xEventGroupWaitBits(EventGroup, 0x50, pdTRUE, pdTRUE, portMAX_DELAY);
 80014e4:	4b1d      	ldr	r3, [pc, #116]	; (800155c <execution_from_memory+0x208>)
 80014e6:	6818      	ldr	r0, [r3, #0]
 80014e8:	f04f 33ff 	mov.w	r3, #4294967295
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	2301      	movs	r3, #1
 80014f0:	2201      	movs	r2, #1
 80014f2:	2150      	movs	r1, #80	; 0x50
 80014f4:	f003 fc70 	bl	8004dd8 <xEventGroupWaitBits>

			break;
 80014f8:	e02b      	b.n	8001552 <execution_from_memory+0x1fe>
		case ('G'+'-'):
			exm.G_sign_value = 0;
 80014fa:	4b1c      	ldr	r3, [pc, #112]	; (800156c <execution_from_memory+0x218>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
			exm.G_sign_value = exm.current_instruction[1] + (exm.current_instruction[2]<<8) + (exm.current_instruction[2]<<16);
 8001502:	4b1a      	ldr	r3, [pc, #104]	; (800156c <execution_from_memory+0x218>)
 8001504:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 8001508:	b29a      	uxth	r2, r3
 800150a:	4b18      	ldr	r3, [pc, #96]	; (800156c <execution_from_memory+0x218>)
 800150c:	f893 30be 	ldrb.w	r3, [r3, #190]	; 0xbe
 8001510:	b29b      	uxth	r3, r3
 8001512:	021b      	lsls	r3, r3, #8
 8001514:	b29b      	uxth	r3, r3
 8001516:	4413      	add	r3, r2
 8001518:	b29a      	uxth	r2, r3
 800151a:	4b14      	ldr	r3, [pc, #80]	; (800156c <execution_from_memory+0x218>)
 800151c:	f8a3 20c6 	strh.w	r2, [r3, #198]	; 0xc6
			GPIOB->ODR |= GPIO_ODR_OD9; //counterclockwise
 8001520:	4b13      	ldr	r3, [pc, #76]	; (8001570 <execution_from_memory+0x21c>)
 8001522:	695b      	ldr	r3, [r3, #20]
 8001524:	4a12      	ldr	r2, [pc, #72]	; (8001570 <execution_from_memory+0x21c>)
 8001526:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800152a:	6153      	str	r3, [r2, #20]
			  HAL_TIM_Base_Start_IT(&htim4);
 800152c:	4811      	ldr	r0, [pc, #68]	; (8001574 <execution_from_memory+0x220>)
 800152e:	f001 fae1 	bl	8002af4 <HAL_TIM_Base_Start_IT>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001532:	2100      	movs	r1, #0
 8001534:	480f      	ldr	r0, [pc, #60]	; (8001574 <execution_from_memory+0x220>)
 8001536:	f001 fbc7 	bl	8002cc8 <HAL_TIM_PWM_Start>
//			while(exm.position != exm.G_sign_value){
//				__asm__ volatile("NOP");
//			}
			xEventGroupWaitBits(EventGroup, 0x50, pdTRUE, pdTRUE, portMAX_DELAY);
 800153a:	4b08      	ldr	r3, [pc, #32]	; (800155c <execution_from_memory+0x208>)
 800153c:	6818      	ldr	r0, [r3, #0]
 800153e:	f04f 33ff 	mov.w	r3, #4294967295
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	2301      	movs	r3, #1
 8001546:	2201      	movs	r2, #1
 8001548:	2150      	movs	r1, #80	; 0x50
 800154a:	f003 fc45 	bl	8004dd8 <xEventGroupWaitBits>
			break;
 800154e:	e000      	b.n	8001552 <execution_from_memory+0x1fe>
		default:
			break;
 8001550:	bf00      	nop
	}
	  vTaskDelay(200);
 8001552:	20c8      	movs	r0, #200	; 0xc8
 8001554:	f004 fd8e 	bl	8006074 <vTaskDelay>
	  xEventGroupWaitBits(EventGroup, 0x40, pdFALSE, pdTRUE, portMAX_DELAY);
 8001558:	e700      	b.n	800135c <execution_from_memory+0x8>
 800155a:	bf00      	nop
 800155c:	200008ac 	.word	0x200008ac
 8001560:	08007d98 	.word	0x08007d98
 8001564:	20000784 	.word	0x20000784
 8001568:	2000089c 	.word	0x2000089c
 800156c:	200007e0 	.word	0x200007e0
 8001570:	40020400 	.word	0x40020400
 8001574:	2000073c 	.word	0x2000073c

08001578 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM3) {
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a3c      	ldr	r2, [pc, #240]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d107      	bne.n	800159a <HAL_TIM_PeriodElapsedCallback+0x22>
		exm.step_counter_second_part++;
 800158a:	4b3c      	ldr	r3, [pc, #240]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x104>)
 800158c:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8001590:	3301      	adds	r3, #1
 8001592:	b29a      	uxth	r2, r3
 8001594:	4b39      	ldr	r3, [pc, #228]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001596:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
	}

	if (htim->Instance == TIM4) {
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a38      	ldr	r2, [pc, #224]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d15d      	bne.n	8001660 <HAL_TIM_PeriodElapsedCallback+0xe8>
		if((xEventGroupGetBitsFromISR(EventGroup) & (1<<7)) != 0x80) { // if  Programming mode is OFF
 80015a4:	4b37      	ldr	r3, [pc, #220]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f003 fd1b 	bl	8004fe4 <xEventGroupGetBitsFromISR>
 80015ae:	4603      	mov	r3, r0
 80015b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015b4:	2b80      	cmp	r3, #128	; 0x80
 80015b6:	d053      	beq.n	8001660 <HAL_TIM_PeriodElapsedCallback+0xe8>
			switch ((GPIOB->ODR & (GPIO_ODR_OD9))) {
 80015b8:	4b33      	ldr	r3, [pc, #204]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80015ba:	695b      	ldr	r3, [r3, #20]
 80015bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d026      	beq.n	8001612 <HAL_TIM_PeriodElapsedCallback+0x9a>
 80015c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80015c8:	d145      	bne.n	8001656 <HAL_TIM_PeriodElapsedCallback+0xde>
				case (1<<9): //counterclockwise
					exm.position--;
 80015ca:	4b2c      	ldr	r3, [pc, #176]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x104>)
 80015cc:	f9b3 30ca 	ldrsh.w	r3, [r3, #202]	; 0xca
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	3b01      	subs	r3, #1
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	b21a      	sxth	r2, r3
 80015d8:	4b28      	ldr	r3, [pc, #160]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x104>)
 80015da:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
				if(exm.position == -1*((int16_t)exm.G_sign_value)){
 80015de:	4b27      	ldr	r3, [pc, #156]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x104>)
 80015e0:	f9b3 30ca 	ldrsh.w	r3, [r3, #202]	; 0xca
 80015e4:	461a      	mov	r2, r3
 80015e6:	4b25      	ldr	r3, [pc, #148]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x104>)
 80015e8:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 80015ec:	b21b      	sxth	r3, r3
 80015ee:	425b      	negs	r3, r3
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d132      	bne.n	800165a <HAL_TIM_PeriodElapsedCallback+0xe2>
				  HAL_TIM_Base_Stop_IT(&htim4);
 80015f4:	4825      	ldr	r0, [pc, #148]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x114>)
 80015f6:	f001 fadf 	bl	8002bb8 <HAL_TIM_Base_Stop_IT>
				HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 80015fa:	2100      	movs	r1, #0
 80015fc:	4823      	ldr	r0, [pc, #140]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x114>)
 80015fe:	f001 fc13 	bl	8002e28 <HAL_TIM_PWM_Stop>
				xEventGroupSetBitsFromISR(EventGroup, 0x10, pdTRUE);
 8001602:	4b20      	ldr	r3, [pc, #128]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001604:	6819      	ldr	r1, [r3, #0]
 8001606:	2301      	movs	r3, #1
 8001608:	2210      	movs	r2, #16
 800160a:	4821      	ldr	r0, [pc, #132]	; (8001690 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800160c:	f005 feb4 	bl	8007378 <xTimerPendFunctionCallFromISR>
				}
					break;
 8001610:	e023      	b.n	800165a <HAL_TIM_PeriodElapsedCallback+0xe2>
				case (0<<9): //clockwise
					exm.position++;
 8001612:	4b1a      	ldr	r3, [pc, #104]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001614:	f9b3 30ca 	ldrsh.w	r3, [r3, #202]	; 0xca
 8001618:	b29b      	uxth	r3, r3
 800161a:	3301      	adds	r3, #1
 800161c:	b29b      	uxth	r3, r3
 800161e:	b21a      	sxth	r2, r3
 8001620:	4b16      	ldr	r3, [pc, #88]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001622:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
					if(exm.position == exm.G_sign_value){
 8001626:	4b15      	ldr	r3, [pc, #84]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001628:	f9b3 30ca 	ldrsh.w	r3, [r3, #202]	; 0xca
 800162c:	461a      	mov	r2, r3
 800162e:	4b13      	ldr	r3, [pc, #76]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001630:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	; 0xc6
 8001634:	429a      	cmp	r2, r3
 8001636:	d112      	bne.n	800165e <HAL_TIM_PeriodElapsedCallback+0xe6>
					  HAL_TIM_Base_Stop_IT(&htim4);
 8001638:	4814      	ldr	r0, [pc, #80]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x114>)
 800163a:	f001 fabd 	bl	8002bb8 <HAL_TIM_Base_Stop_IT>
					HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 800163e:	2100      	movs	r1, #0
 8001640:	4812      	ldr	r0, [pc, #72]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001642:	f001 fbf1 	bl	8002e28 <HAL_TIM_PWM_Stop>
					xEventGroupSetBitsFromISR(EventGroup, 0x10, pdTRUE);
 8001646:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001648:	6819      	ldr	r1, [r3, #0]
 800164a:	2301      	movs	r3, #1
 800164c:	2210      	movs	r2, #16
 800164e:	4810      	ldr	r0, [pc, #64]	; (8001690 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001650:	f005 fe92 	bl	8007378 <xTimerPendFunctionCallFromISR>
					}
					break;
 8001654:	e003      	b.n	800165e <HAL_TIM_PeriodElapsedCallback+0xe6>
				default:
					break;
 8001656:	bf00      	nop
 8001658:	e002      	b.n	8001660 <HAL_TIM_PeriodElapsedCallback+0xe8>
					break;
 800165a:	bf00      	nop
 800165c:	e000      	b.n	8001660 <HAL_TIM_PeriodElapsedCallback+0xe8>
					break;
 800165e:	bf00      	nop
//				xEventGroupSetBitsFromISR(EventGroup, 0x10, pdTRUE);
//			}
//		}
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001668:	d101      	bne.n	800166e <HAL_TIM_PeriodElapsedCallback+0xf6>
    HAL_IncTick();
 800166a:	f000 fa37 	bl	8001adc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40000400 	.word	0x40000400
 800167c:	200007e0 	.word	0x200007e0
 8001680:	40000800 	.word	0x40000800
 8001684:	200008ac 	.word	0x200008ac
 8001688:	40020400 	.word	0x40020400
 800168c:	2000073c 	.word	0x2000073c
 8001690:	08005143 	.word	0x08005143

08001694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001698:	b672      	cpsid	i
}
 800169a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800169c:	e7fe      	b.n	800169c <Error_Handler+0x8>
	...

080016a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <HAL_MspInit+0x54>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ae:	4a11      	ldr	r2, [pc, #68]	; (80016f4 <HAL_MspInit+0x54>)
 80016b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016b4:	6453      	str	r3, [r2, #68]	; 0x44
 80016b6:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <HAL_MspInit+0x54>)
 80016b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	603b      	str	r3, [r7, #0]
 80016c6:	4b0b      	ldr	r3, [pc, #44]	; (80016f4 <HAL_MspInit+0x54>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	4a0a      	ldr	r2, [pc, #40]	; (80016f4 <HAL_MspInit+0x54>)
 80016cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d0:	6413      	str	r3, [r2, #64]	; 0x40
 80016d2:	4b08      	ldr	r3, [pc, #32]	; (80016f4 <HAL_MspInit+0x54>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016da:	603b      	str	r3, [r7, #0]
 80016dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016de:	2200      	movs	r2, #0
 80016e0:	210f      	movs	r1, #15
 80016e2:	f06f 0001 	mvn.w	r0, #1
 80016e6:	f000 fad1 	bl	8001c8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800

080016f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a1c      	ldr	r2, [pc, #112]	; (8001778 <HAL_TIM_Base_MspInit+0x80>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d116      	bne.n	8001738 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	4b1b      	ldr	r3, [pc, #108]	; (800177c <HAL_TIM_Base_MspInit+0x84>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001712:	4a1a      	ldr	r2, [pc, #104]	; (800177c <HAL_TIM_Base_MspInit+0x84>)
 8001714:	f043 0302 	orr.w	r3, r3, #2
 8001718:	6413      	str	r3, [r2, #64]	; 0x40
 800171a:	4b18      	ldr	r3, [pc, #96]	; (800177c <HAL_TIM_Base_MspInit+0x84>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2105      	movs	r1, #5
 800172a:	201d      	movs	r0, #29
 800172c:	f000 faae 	bl	8001c8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001730:	201d      	movs	r0, #29
 8001732:	f000 fac7 	bl	8001cc4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001736:	e01a      	b.n	800176e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM4)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a10      	ldr	r2, [pc, #64]	; (8001780 <HAL_TIM_Base_MspInit+0x88>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d115      	bne.n	800176e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	4b0d      	ldr	r3, [pc, #52]	; (800177c <HAL_TIM_Base_MspInit+0x84>)
 8001748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174a:	4a0c      	ldr	r2, [pc, #48]	; (800177c <HAL_TIM_Base_MspInit+0x84>)
 800174c:	f043 0304 	orr.w	r3, r3, #4
 8001750:	6413      	str	r3, [r2, #64]	; 0x40
 8001752:	4b0a      	ldr	r3, [pc, #40]	; (800177c <HAL_TIM_Base_MspInit+0x84>)
 8001754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001756:	f003 0304 	and.w	r3, r3, #4
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 800175e:	2200      	movs	r2, #0
 8001760:	2105      	movs	r1, #5
 8001762:	201e      	movs	r0, #30
 8001764:	f000 fa92 	bl	8001c8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001768:	201e      	movs	r0, #30
 800176a:	f000 faab 	bl	8001cc4 <HAL_NVIC_EnableIRQ>
}
 800176e:	bf00      	nop
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40000400 	.word	0x40000400
 800177c:	40023800 	.word	0x40023800
 8001780:	40000800 	.word	0x40000800

08001784 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b088      	sub	sp, #32
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178c:	f107 030c 	add.w	r3, r7, #12
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
 8001798:	60da      	str	r2, [r3, #12]
 800179a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a12      	ldr	r2, [pc, #72]	; (80017ec <HAL_TIM_MspPostInit+0x68>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d11d      	bne.n	80017e2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	60bb      	str	r3, [r7, #8]
 80017aa:	4b11      	ldr	r3, [pc, #68]	; (80017f0 <HAL_TIM_MspPostInit+0x6c>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a10      	ldr	r2, [pc, #64]	; (80017f0 <HAL_TIM_MspPostInit+0x6c>)
 80017b0:	f043 0302 	orr.w	r3, r3, #2
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <HAL_TIM_MspPostInit+0x6c>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	60bb      	str	r3, [r7, #8]
 80017c0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = PUL_stepper_Pin;
 80017c2:	2340      	movs	r3, #64	; 0x40
 80017c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c6:	2302      	movs	r3, #2
 80017c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ce:	2300      	movs	r3, #0
 80017d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80017d2:	2302      	movs	r3, #2
 80017d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PUL_stepper_GPIO_Port, &GPIO_InitStruct);
 80017d6:	f107 030c 	add.w	r3, r7, #12
 80017da:	4619      	mov	r1, r3
 80017dc:	4805      	ldr	r0, [pc, #20]	; (80017f4 <HAL_TIM_MspPostInit+0x70>)
 80017de:	f000 fb11 	bl	8001e04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80017e2:	bf00      	nop
 80017e4:	3720      	adds	r7, #32
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40000800 	.word	0x40000800
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40020400 	.word	0x40020400

080017f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	; 0x28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a1d      	ldr	r2, [pc, #116]	; (800188c <HAL_UART_MspInit+0x94>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d134      	bne.n	8001884 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800181a:	2300      	movs	r3, #0
 800181c:	613b      	str	r3, [r7, #16]
 800181e:	4b1c      	ldr	r3, [pc, #112]	; (8001890 <HAL_UART_MspInit+0x98>)
 8001820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001822:	4a1b      	ldr	r2, [pc, #108]	; (8001890 <HAL_UART_MspInit+0x98>)
 8001824:	f043 0310 	orr.w	r3, r3, #16
 8001828:	6453      	str	r3, [r2, #68]	; 0x44
 800182a:	4b19      	ldr	r3, [pc, #100]	; (8001890 <HAL_UART_MspInit+0x98>)
 800182c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800182e:	f003 0310 	and.w	r3, r3, #16
 8001832:	613b      	str	r3, [r7, #16]
 8001834:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	4b15      	ldr	r3, [pc, #84]	; (8001890 <HAL_UART_MspInit+0x98>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	4a14      	ldr	r2, [pc, #80]	; (8001890 <HAL_UART_MspInit+0x98>)
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4b12      	ldr	r3, [pc, #72]	; (8001890 <HAL_UART_MspInit+0x98>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001852:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001856:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001858:	2302      	movs	r3, #2
 800185a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001860:	2303      	movs	r3, #3
 8001862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001864:	2307      	movs	r3, #7
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 0314 	add.w	r3, r7, #20
 800186c:	4619      	mov	r1, r3
 800186e:	4809      	ldr	r0, [pc, #36]	; (8001894 <HAL_UART_MspInit+0x9c>)
 8001870:	f000 fac8 	bl	8001e04 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001874:	2200      	movs	r2, #0
 8001876:	2105      	movs	r1, #5
 8001878:	2025      	movs	r0, #37	; 0x25
 800187a:	f000 fa07 	bl	8001c8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800187e:	2025      	movs	r0, #37	; 0x25
 8001880:	f000 fa20 	bl	8001cc4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001884:	bf00      	nop
 8001886:	3728      	adds	r7, #40	; 0x28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40011000 	.word	0x40011000
 8001890:	40023800 	.word	0x40023800
 8001894:	40020000 	.word	0x40020000

08001898 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08e      	sub	sp, #56	; 0x38
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80018a0:	2300      	movs	r3, #0
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	4b34      	ldr	r3, [pc, #208]	; (8001980 <HAL_InitTick+0xe8>)
 80018ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b0:	4a33      	ldr	r2, [pc, #204]	; (8001980 <HAL_InitTick+0xe8>)
 80018b2:	f043 0301 	orr.w	r3, r3, #1
 80018b6:	6413      	str	r3, [r2, #64]	; 0x40
 80018b8:	4b31      	ldr	r3, [pc, #196]	; (8001980 <HAL_InitTick+0xe8>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018bc:	f003 0301 	and.w	r3, r3, #1
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018c4:	f107 0210 	add.w	r2, r7, #16
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	4611      	mov	r1, r2
 80018ce:	4618      	mov	r0, r3
 80018d0:	f001 f88e 	bl	80029f0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80018d4:	6a3b      	ldr	r3, [r7, #32]
 80018d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80018d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d103      	bne.n	80018e6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80018de:	f001 f85f 	bl	80029a0 <HAL_RCC_GetPCLK1Freq>
 80018e2:	6378      	str	r0, [r7, #52]	; 0x34
 80018e4:	e004      	b.n	80018f0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80018e6:	f001 f85b 	bl	80029a0 <HAL_RCC_GetPCLK1Freq>
 80018ea:	4603      	mov	r3, r0
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f2:	4a24      	ldr	r2, [pc, #144]	; (8001984 <HAL_InitTick+0xec>)
 80018f4:	fba2 2303 	umull	r2, r3, r2, r3
 80018f8:	0c9b      	lsrs	r3, r3, #18
 80018fa:	3b01      	subs	r3, #1
 80018fc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80018fe:	4b22      	ldr	r3, [pc, #136]	; (8001988 <HAL_InitTick+0xf0>)
 8001900:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001904:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001906:	4b20      	ldr	r3, [pc, #128]	; (8001988 <HAL_InitTick+0xf0>)
 8001908:	f240 32e7 	movw	r2, #999	; 0x3e7
 800190c:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800190e:	4a1e      	ldr	r2, [pc, #120]	; (8001988 <HAL_InitTick+0xf0>)
 8001910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001912:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001914:	4b1c      	ldr	r3, [pc, #112]	; (8001988 <HAL_InitTick+0xf0>)
 8001916:	2200      	movs	r2, #0
 8001918:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191a:	4b1b      	ldr	r3, [pc, #108]	; (8001988 <HAL_InitTick+0xf0>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001920:	4b19      	ldr	r3, [pc, #100]	; (8001988 <HAL_InitTick+0xf0>)
 8001922:	2200      	movs	r2, #0
 8001924:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001926:	4818      	ldr	r0, [pc, #96]	; (8001988 <HAL_InitTick+0xf0>)
 8001928:	f001 f894 	bl	8002a54 <HAL_TIM_Base_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001932:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001936:	2b00      	cmp	r3, #0
 8001938:	d11b      	bne.n	8001972 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 800193a:	4813      	ldr	r0, [pc, #76]	; (8001988 <HAL_InitTick+0xf0>)
 800193c:	f001 f8da 	bl	8002af4 <HAL_TIM_Base_Start_IT>
 8001940:	4603      	mov	r3, r0
 8001942:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001946:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800194a:	2b00      	cmp	r3, #0
 800194c:	d111      	bne.n	8001972 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800194e:	201c      	movs	r0, #28
 8001950:	f000 f9b8 	bl	8001cc4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b0f      	cmp	r3, #15
 8001958:	d808      	bhi.n	800196c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 800195a:	2200      	movs	r2, #0
 800195c:	6879      	ldr	r1, [r7, #4]
 800195e:	201c      	movs	r0, #28
 8001960:	f000 f994 	bl	8001c8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001964:	4a09      	ldr	r2, [pc, #36]	; (800198c <HAL_InitTick+0xf4>)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6013      	str	r3, [r2, #0]
 800196a:	e002      	b.n	8001972 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001972:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001976:	4618      	mov	r0, r3
 8001978:	3738      	adds	r7, #56	; 0x38
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40023800 	.word	0x40023800
 8001984:	431bde83 	.word	0x431bde83
 8001988:	200008b0 	.word	0x200008b0
 800198c:	20000004 	.word	0x20000004

08001990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001994:	e7fe      	b.n	8001994 <NMI_Handler+0x4>

08001996 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800199a:	e7fe      	b.n	800199a <HardFault_Handler+0x4>

0800199c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a0:	e7fe      	b.n	80019a0 <MemManage_Handler+0x4>

080019a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019a6:	e7fe      	b.n	80019a6 <BusFault_Handler+0x4>

080019a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ac:	e7fe      	b.n	80019ac <UsageFault_Handler+0x4>

080019ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019c0:	4802      	ldr	r0, [pc, #8]	; (80019cc <TIM2_IRQHandler+0x10>)
 80019c2:	f001 fa95 	bl	8002ef0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200008b0 	.word	0x200008b0

080019d0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019d4:	4802      	ldr	r0, [pc, #8]	; (80019e0 <TIM3_IRQHandler+0x10>)
 80019d6:	f001 fa8b 	bl	8002ef0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	200006f4 	.word	0x200006f4

080019e4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80019e8:	4802      	ldr	r0, [pc, #8]	; (80019f4 <TIM4_IRQHandler+0x10>)
 80019ea:	f001 fa81 	bl	8002ef0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	2000073c 	.word	0x2000073c

080019f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	if(USART1->SR & USART_SR_RXNE){
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <USART1_IRQHandler+0x20>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0320 	and.w	r3, r3, #32
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d002      	beq.n	8001a0e <USART1_IRQHandler+0x16>
		uart1_rx_callback();
 8001a08:	f7ff f836 	bl	8000a78 <uart1_rx_callback>
		__asm__ volatile("NOP");
 8001a0c:	bf00      	nop
	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a0e:	4803      	ldr	r0, [pc, #12]	; (8001a1c <USART1_IRQHandler+0x24>)
 8001a10:	f002 fa28 	bl	8003e64 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40011000 	.word	0x40011000
 8001a1c:	20000784 	.word	0x20000784

08001a20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a24:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <SystemInit+0x20>)
 8001a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a2a:	4a05      	ldr	r2, [pc, #20]	; (8001a40 <SystemInit+0x20>)
 8001a2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	e000ed00 	.word	0xe000ed00

08001a44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a7c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a48:	480d      	ldr	r0, [pc, #52]	; (8001a80 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a4a:	490e      	ldr	r1, [pc, #56]	; (8001a84 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a4c:	4a0e      	ldr	r2, [pc, #56]	; (8001a88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a50:	e002      	b.n	8001a58 <LoopCopyDataInit>

08001a52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a56:	3304      	adds	r3, #4

08001a58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a5c:	d3f9      	bcc.n	8001a52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a5e:	4a0b      	ldr	r2, [pc, #44]	; (8001a8c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a60:	4c0b      	ldr	r4, [pc, #44]	; (8001a90 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a64:	e001      	b.n	8001a6a <LoopFillZerobss>

08001a66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a68:	3204      	adds	r2, #4

08001a6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a6c:	d3fb      	bcc.n	8001a66 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a6e:	f7ff ffd7 	bl	8001a20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a72:	f006 f8e3 	bl	8007c3c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a76:	f7fe fd65 	bl	8000544 <main>
  bx  lr    
 8001a7a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a84:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001a88:	08007de8 	.word	0x08007de8
  ldr r2, =_sbss
 8001a8c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001a90:	200047b4 	.word	0x200047b4

08001a94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a94:	e7fe      	b.n	8001a94 <ADC_IRQHandler>
	...

08001a98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <HAL_Init+0x40>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a0d      	ldr	r2, [pc, #52]	; (8001ad8 <HAL_Init+0x40>)
 8001aa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	; (8001ad8 <HAL_Init+0x40>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a0a      	ldr	r2, [pc, #40]	; (8001ad8 <HAL_Init+0x40>)
 8001aae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ab2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ab4:	4b08      	ldr	r3, [pc, #32]	; (8001ad8 <HAL_Init+0x40>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a07      	ldr	r2, [pc, #28]	; (8001ad8 <HAL_Init+0x40>)
 8001aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001abe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ac0:	2003      	movs	r0, #3
 8001ac2:	f000 f8d8 	bl	8001c76 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f7ff fee6 	bl	8001898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001acc:	f7ff fde8 	bl	80016a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ad0:	2300      	movs	r3, #0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40023c00 	.word	0x40023c00

08001adc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ae0:	4b06      	ldr	r3, [pc, #24]	; (8001afc <HAL_IncTick+0x20>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <HAL_IncTick+0x24>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4413      	add	r3, r2
 8001aec:	4a04      	ldr	r2, [pc, #16]	; (8001b00 <HAL_IncTick+0x24>)
 8001aee:	6013      	str	r3, [r2, #0]
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	20000008 	.word	0x20000008
 8001b00:	200008f8 	.word	0x200008f8

08001b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return uwTick;
 8001b08:	4b03      	ldr	r3, [pc, #12]	; (8001b18 <HAL_GetTick+0x14>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	200008f8 	.word	0x200008f8

08001b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f003 0307 	and.w	r3, r3, #7
 8001b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b2c:	4b0c      	ldr	r3, [pc, #48]	; (8001b60 <__NVIC_SetPriorityGrouping+0x44>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b32:	68ba      	ldr	r2, [r7, #8]
 8001b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b38:	4013      	ands	r3, r2
 8001b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b4e:	4a04      	ldr	r2, [pc, #16]	; (8001b60 <__NVIC_SetPriorityGrouping+0x44>)
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	60d3      	str	r3, [r2, #12]
}
 8001b54:	bf00      	nop
 8001b56:	3714      	adds	r7, #20
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000ed00 	.word	0xe000ed00

08001b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b68:	4b04      	ldr	r3, [pc, #16]	; (8001b7c <__NVIC_GetPriorityGrouping+0x18>)
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	0a1b      	lsrs	r3, r3, #8
 8001b6e:	f003 0307 	and.w	r3, r3, #7
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	e000ed00 	.word	0xe000ed00

08001b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	db0b      	blt.n	8001baa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b92:	79fb      	ldrb	r3, [r7, #7]
 8001b94:	f003 021f 	and.w	r2, r3, #31
 8001b98:	4907      	ldr	r1, [pc, #28]	; (8001bb8 <__NVIC_EnableIRQ+0x38>)
 8001b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9e:	095b      	lsrs	r3, r3, #5
 8001ba0:	2001      	movs	r0, #1
 8001ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	e000e100 	.word	0xe000e100

08001bbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	6039      	str	r1, [r7, #0]
 8001bc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	db0a      	blt.n	8001be6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	b2da      	uxtb	r2, r3
 8001bd4:	490c      	ldr	r1, [pc, #48]	; (8001c08 <__NVIC_SetPriority+0x4c>)
 8001bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bda:	0112      	lsls	r2, r2, #4
 8001bdc:	b2d2      	uxtb	r2, r2
 8001bde:	440b      	add	r3, r1
 8001be0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001be4:	e00a      	b.n	8001bfc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	b2da      	uxtb	r2, r3
 8001bea:	4908      	ldr	r1, [pc, #32]	; (8001c0c <__NVIC_SetPriority+0x50>)
 8001bec:	79fb      	ldrb	r3, [r7, #7]
 8001bee:	f003 030f 	and.w	r3, r3, #15
 8001bf2:	3b04      	subs	r3, #4
 8001bf4:	0112      	lsls	r2, r2, #4
 8001bf6:	b2d2      	uxtb	r2, r2
 8001bf8:	440b      	add	r3, r1
 8001bfa:	761a      	strb	r2, [r3, #24]
}
 8001bfc:	bf00      	nop
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr
 8001c08:	e000e100 	.word	0xe000e100
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b089      	sub	sp, #36	; 0x24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c24:	69fb      	ldr	r3, [r7, #28]
 8001c26:	f1c3 0307 	rsb	r3, r3, #7
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	bf28      	it	cs
 8001c2e:	2304      	movcs	r3, #4
 8001c30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	3304      	adds	r3, #4
 8001c36:	2b06      	cmp	r3, #6
 8001c38:	d902      	bls.n	8001c40 <NVIC_EncodePriority+0x30>
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	3b03      	subs	r3, #3
 8001c3e:	e000      	b.n	8001c42 <NVIC_EncodePriority+0x32>
 8001c40:	2300      	movs	r3, #0
 8001c42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c44:	f04f 32ff 	mov.w	r2, #4294967295
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43da      	mvns	r2, r3
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	401a      	ands	r2, r3
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c58:	f04f 31ff 	mov.w	r1, #4294967295
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c62:	43d9      	mvns	r1, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c68:	4313      	orrs	r3, r2
         );
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3724      	adds	r7, #36	; 0x24
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f7ff ff4c 	bl	8001b1c <__NVIC_SetPriorityGrouping>
}
 8001c84:	bf00      	nop
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
 8001c98:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c9e:	f7ff ff61 	bl	8001b64 <__NVIC_GetPriorityGrouping>
 8001ca2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	68b9      	ldr	r1, [r7, #8]
 8001ca8:	6978      	ldr	r0, [r7, #20]
 8001caa:	f7ff ffb1 	bl	8001c10 <NVIC_EncodePriority>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cb4:	4611      	mov	r1, r2
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff ff80 	bl	8001bbc <__NVIC_SetPriority>
}
 8001cbc:	bf00      	nop
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff ff54 	bl	8001b80 <__NVIC_EnableIRQ>
}
 8001cd8:	bf00      	nop
 8001cda:	3708      	adds	r7, #8
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cec:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001cee:	f7ff ff09 	bl	8001b04 <HAL_GetTick>
 8001cf2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d008      	beq.n	8001d12 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2280      	movs	r2, #128	; 0x80
 8001d04:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e052      	b.n	8001db8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f022 0216 	bic.w	r2, r2, #22
 8001d20:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	695a      	ldr	r2, [r3, #20]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d30:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d103      	bne.n	8001d42 <HAL_DMA_Abort+0x62>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d007      	beq.n	8001d52 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f022 0208 	bic.w	r2, r2, #8
 8001d50:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 0201 	bic.w	r2, r2, #1
 8001d60:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d62:	e013      	b.n	8001d8c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d64:	f7ff fece 	bl	8001b04 <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b05      	cmp	r3, #5
 8001d70:	d90c      	bls.n	8001d8c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2220      	movs	r2, #32
 8001d76:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2203      	movs	r2, #3
 8001d7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e015      	b.n	8001db8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1e4      	bne.n	8001d64 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d9e:	223f      	movs	r2, #63	; 0x3f
 8001da0:	409a      	lsls	r2, r3
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2201      	movs	r2, #1
 8001daa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3710      	adds	r7, #16
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d004      	beq.n	8001dde <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2280      	movs	r2, #128	; 0x80
 8001dd8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e00c      	b.n	8001df8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2205      	movs	r2, #5
 8001de2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f022 0201 	bic.w	r2, r2, #1
 8001df4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b089      	sub	sp, #36	; 0x24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e12:	2300      	movs	r3, #0
 8001e14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61fb      	str	r3, [r7, #28]
 8001e1e:	e159      	b.n	80020d4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e20:	2201      	movs	r2, #1
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	697a      	ldr	r2, [r7, #20]
 8001e30:	4013      	ands	r3, r2
 8001e32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	f040 8148 	bne.w	80020ce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f003 0303 	and.w	r3, r3, #3
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d005      	beq.n	8001e56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d130      	bne.n	8001eb8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	005b      	lsls	r3, r3, #1
 8001e60:	2203      	movs	r2, #3
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	43db      	mvns	r3, r3
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	68da      	ldr	r2, [r3, #12]
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	43db      	mvns	r3, r3
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	091b      	lsrs	r3, r3, #4
 8001ea2:	f003 0201 	and.w	r2, r3, #1
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f003 0303 	and.w	r3, r3, #3
 8001ec0:	2b03      	cmp	r3, #3
 8001ec2:	d017      	beq.n	8001ef4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	2203      	movs	r2, #3
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee8:	69ba      	ldr	r2, [r7, #24]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	f003 0303 	and.w	r3, r3, #3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d123      	bne.n	8001f48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	08da      	lsrs	r2, r3, #3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3208      	adds	r2, #8
 8001f08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	220f      	movs	r2, #15
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	4013      	ands	r3, r2
 8001f22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	691a      	ldr	r2, [r3, #16]
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	f003 0307 	and.w	r3, r3, #7
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	08da      	lsrs	r2, r3, #3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	3208      	adds	r2, #8
 8001f42:	69b9      	ldr	r1, [r7, #24]
 8001f44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	2203      	movs	r2, #3
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f003 0203 	and.w	r2, r3, #3
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 80a2 	beq.w	80020ce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	4b57      	ldr	r3, [pc, #348]	; (80020ec <HAL_GPIO_Init+0x2e8>)
 8001f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f92:	4a56      	ldr	r2, [pc, #344]	; (80020ec <HAL_GPIO_Init+0x2e8>)
 8001f94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f98:	6453      	str	r3, [r2, #68]	; 0x44
 8001f9a:	4b54      	ldr	r3, [pc, #336]	; (80020ec <HAL_GPIO_Init+0x2e8>)
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fa6:	4a52      	ldr	r2, [pc, #328]	; (80020f0 <HAL_GPIO_Init+0x2ec>)
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	089b      	lsrs	r3, r3, #2
 8001fac:	3302      	adds	r3, #2
 8001fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	220f      	movs	r2, #15
 8001fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc2:	43db      	mvns	r3, r3
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a49      	ldr	r2, [pc, #292]	; (80020f4 <HAL_GPIO_Init+0x2f0>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d019      	beq.n	8002006 <HAL_GPIO_Init+0x202>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a48      	ldr	r2, [pc, #288]	; (80020f8 <HAL_GPIO_Init+0x2f4>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d013      	beq.n	8002002 <HAL_GPIO_Init+0x1fe>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a47      	ldr	r2, [pc, #284]	; (80020fc <HAL_GPIO_Init+0x2f8>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d00d      	beq.n	8001ffe <HAL_GPIO_Init+0x1fa>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a46      	ldr	r2, [pc, #280]	; (8002100 <HAL_GPIO_Init+0x2fc>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d007      	beq.n	8001ffa <HAL_GPIO_Init+0x1f6>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a45      	ldr	r2, [pc, #276]	; (8002104 <HAL_GPIO_Init+0x300>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d101      	bne.n	8001ff6 <HAL_GPIO_Init+0x1f2>
 8001ff2:	2304      	movs	r3, #4
 8001ff4:	e008      	b.n	8002008 <HAL_GPIO_Init+0x204>
 8001ff6:	2307      	movs	r3, #7
 8001ff8:	e006      	b.n	8002008 <HAL_GPIO_Init+0x204>
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e004      	b.n	8002008 <HAL_GPIO_Init+0x204>
 8001ffe:	2302      	movs	r3, #2
 8002000:	e002      	b.n	8002008 <HAL_GPIO_Init+0x204>
 8002002:	2301      	movs	r3, #1
 8002004:	e000      	b.n	8002008 <HAL_GPIO_Init+0x204>
 8002006:	2300      	movs	r3, #0
 8002008:	69fa      	ldr	r2, [r7, #28]
 800200a:	f002 0203 	and.w	r2, r2, #3
 800200e:	0092      	lsls	r2, r2, #2
 8002010:	4093      	lsls	r3, r2
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	4313      	orrs	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002018:	4935      	ldr	r1, [pc, #212]	; (80020f0 <HAL_GPIO_Init+0x2ec>)
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	089b      	lsrs	r3, r3, #2
 800201e:	3302      	adds	r3, #2
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002026:	4b38      	ldr	r3, [pc, #224]	; (8002108 <HAL_GPIO_Init+0x304>)
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	43db      	mvns	r3, r3
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	4013      	ands	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	4313      	orrs	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800204a:	4a2f      	ldr	r2, [pc, #188]	; (8002108 <HAL_GPIO_Init+0x304>)
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002050:	4b2d      	ldr	r3, [pc, #180]	; (8002108 <HAL_GPIO_Init+0x304>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	43db      	mvns	r3, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4013      	ands	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d003      	beq.n	8002074 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002074:	4a24      	ldr	r2, [pc, #144]	; (8002108 <HAL_GPIO_Init+0x304>)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800207a:	4b23      	ldr	r3, [pc, #140]	; (8002108 <HAL_GPIO_Init+0x304>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	4313      	orrs	r3, r2
 800209c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800209e:	4a1a      	ldr	r2, [pc, #104]	; (8002108 <HAL_GPIO_Init+0x304>)
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020a4:	4b18      	ldr	r3, [pc, #96]	; (8002108 <HAL_GPIO_Init+0x304>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	43db      	mvns	r3, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4013      	ands	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d003      	beq.n	80020c8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020c8:	4a0f      	ldr	r2, [pc, #60]	; (8002108 <HAL_GPIO_Init+0x304>)
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3301      	adds	r3, #1
 80020d2:	61fb      	str	r3, [r7, #28]
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	2b0f      	cmp	r3, #15
 80020d8:	f67f aea2 	bls.w	8001e20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	3724      	adds	r7, #36	; 0x24
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40023800 	.word	0x40023800
 80020f0:	40013800 	.word	0x40013800
 80020f4:	40020000 	.word	0x40020000
 80020f8:	40020400 	.word	0x40020400
 80020fc:	40020800 	.word	0x40020800
 8002100:	40020c00 	.word	0x40020c00
 8002104:	40021000 	.word	0x40021000
 8002108:	40013c00 	.word	0x40013c00

0800210c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	460b      	mov	r3, r1
 8002116:	807b      	strh	r3, [r7, #2]
 8002118:	4613      	mov	r3, r2
 800211a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800211c:	787b      	ldrb	r3, [r7, #1]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002122:	887a      	ldrh	r2, [r7, #2]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002128:	e003      	b.n	8002132 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800212a:	887b      	ldrh	r3, [r7, #2]
 800212c:	041a      	lsls	r2, r3, #16
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	619a      	str	r2, [r3, #24]
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
	...

08002140 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e267      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	2b00      	cmp	r3, #0
 800215c:	d075      	beq.n	800224a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800215e:	4b88      	ldr	r3, [pc, #544]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f003 030c 	and.w	r3, r3, #12
 8002166:	2b04      	cmp	r3, #4
 8002168:	d00c      	beq.n	8002184 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800216a:	4b85      	ldr	r3, [pc, #532]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002172:	2b08      	cmp	r3, #8
 8002174:	d112      	bne.n	800219c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002176:	4b82      	ldr	r3, [pc, #520]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800217e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002182:	d10b      	bne.n	800219c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002184:	4b7e      	ldr	r3, [pc, #504]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d05b      	beq.n	8002248 <HAL_RCC_OscConfig+0x108>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d157      	bne.n	8002248 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e242      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021a4:	d106      	bne.n	80021b4 <HAL_RCC_OscConfig+0x74>
 80021a6:	4b76      	ldr	r3, [pc, #472]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a75      	ldr	r2, [pc, #468]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80021ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021b0:	6013      	str	r3, [r2, #0]
 80021b2:	e01d      	b.n	80021f0 <HAL_RCC_OscConfig+0xb0>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021bc:	d10c      	bne.n	80021d8 <HAL_RCC_OscConfig+0x98>
 80021be:	4b70      	ldr	r3, [pc, #448]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a6f      	ldr	r2, [pc, #444]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80021c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021c8:	6013      	str	r3, [r2, #0]
 80021ca:	4b6d      	ldr	r3, [pc, #436]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a6c      	ldr	r2, [pc, #432]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80021d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021d4:	6013      	str	r3, [r2, #0]
 80021d6:	e00b      	b.n	80021f0 <HAL_RCC_OscConfig+0xb0>
 80021d8:	4b69      	ldr	r3, [pc, #420]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a68      	ldr	r2, [pc, #416]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80021de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021e2:	6013      	str	r3, [r2, #0]
 80021e4:	4b66      	ldr	r3, [pc, #408]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a65      	ldr	r2, [pc, #404]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80021ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d013      	beq.n	8002220 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f8:	f7ff fc84 	bl	8001b04 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002200:	f7ff fc80 	bl	8001b04 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b64      	cmp	r3, #100	; 0x64
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e207      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002212:	4b5b      	ldr	r3, [pc, #364]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f0      	beq.n	8002200 <HAL_RCC_OscConfig+0xc0>
 800221e:	e014      	b.n	800224a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002220:	f7ff fc70 	bl	8001b04 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002228:	f7ff fc6c 	bl	8001b04 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b64      	cmp	r3, #100	; 0x64
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e1f3      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800223a:	4b51      	ldr	r3, [pc, #324]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1f0      	bne.n	8002228 <HAL_RCC_OscConfig+0xe8>
 8002246:	e000      	b.n	800224a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d063      	beq.n	800231e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002256:	4b4a      	ldr	r3, [pc, #296]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 030c 	and.w	r3, r3, #12
 800225e:	2b00      	cmp	r3, #0
 8002260:	d00b      	beq.n	800227a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002262:	4b47      	ldr	r3, [pc, #284]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800226a:	2b08      	cmp	r3, #8
 800226c:	d11c      	bne.n	80022a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800226e:	4b44      	ldr	r3, [pc, #272]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d116      	bne.n	80022a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800227a:	4b41      	ldr	r3, [pc, #260]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d005      	beq.n	8002292 <HAL_RCC_OscConfig+0x152>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d001      	beq.n	8002292 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e1c7      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002292:	4b3b      	ldr	r3, [pc, #236]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	4937      	ldr	r1, [pc, #220]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022a6:	e03a      	b.n	800231e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d020      	beq.n	80022f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022b0:	4b34      	ldr	r3, [pc, #208]	; (8002384 <HAL_RCC_OscConfig+0x244>)
 80022b2:	2201      	movs	r2, #1
 80022b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b6:	f7ff fc25 	bl	8001b04 <HAL_GetTick>
 80022ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022bc:	e008      	b.n	80022d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022be:	f7ff fc21 	bl	8001b04 <HAL_GetTick>
 80022c2:	4602      	mov	r2, r0
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d901      	bls.n	80022d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e1a8      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022d0:	4b2b      	ldr	r3, [pc, #172]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0302 	and.w	r3, r3, #2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d0f0      	beq.n	80022be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022dc:	4b28      	ldr	r3, [pc, #160]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	691b      	ldr	r3, [r3, #16]
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	4925      	ldr	r1, [pc, #148]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	600b      	str	r3, [r1, #0]
 80022f0:	e015      	b.n	800231e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022f2:	4b24      	ldr	r3, [pc, #144]	; (8002384 <HAL_RCC_OscConfig+0x244>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f8:	f7ff fc04 	bl	8001b04 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022fe:	e008      	b.n	8002312 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002300:	f7ff fc00 	bl	8001b04 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b02      	cmp	r3, #2
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e187      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002312:	4b1b      	ldr	r3, [pc, #108]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1f0      	bne.n	8002300 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0308 	and.w	r3, r3, #8
 8002326:	2b00      	cmp	r3, #0
 8002328:	d036      	beq.n	8002398 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	695b      	ldr	r3, [r3, #20]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d016      	beq.n	8002360 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002332:	4b15      	ldr	r3, [pc, #84]	; (8002388 <HAL_RCC_OscConfig+0x248>)
 8002334:	2201      	movs	r2, #1
 8002336:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002338:	f7ff fbe4 	bl	8001b04 <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002340:	f7ff fbe0 	bl	8001b04 <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e167      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002352:	4b0b      	ldr	r3, [pc, #44]	; (8002380 <HAL_RCC_OscConfig+0x240>)
 8002354:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d0f0      	beq.n	8002340 <HAL_RCC_OscConfig+0x200>
 800235e:	e01b      	b.n	8002398 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002360:	4b09      	ldr	r3, [pc, #36]	; (8002388 <HAL_RCC_OscConfig+0x248>)
 8002362:	2200      	movs	r2, #0
 8002364:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002366:	f7ff fbcd 	bl	8001b04 <HAL_GetTick>
 800236a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800236c:	e00e      	b.n	800238c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800236e:	f7ff fbc9 	bl	8001b04 <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	2b02      	cmp	r3, #2
 800237a:	d907      	bls.n	800238c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e150      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
 8002380:	40023800 	.word	0x40023800
 8002384:	42470000 	.word	0x42470000
 8002388:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800238c:	4b88      	ldr	r3, [pc, #544]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 800238e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1ea      	bne.n	800236e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f000 8097 	beq.w	80024d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023a6:	2300      	movs	r3, #0
 80023a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023aa:	4b81      	ldr	r3, [pc, #516]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d10f      	bne.n	80023d6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	4b7d      	ldr	r3, [pc, #500]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023be:	4a7c      	ldr	r2, [pc, #496]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 80023c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023c4:	6413      	str	r3, [r2, #64]	; 0x40
 80023c6:	4b7a      	ldr	r3, [pc, #488]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023ce:	60bb      	str	r3, [r7, #8]
 80023d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023d2:	2301      	movs	r3, #1
 80023d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d6:	4b77      	ldr	r3, [pc, #476]	; (80025b4 <HAL_RCC_OscConfig+0x474>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d118      	bne.n	8002414 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023e2:	4b74      	ldr	r3, [pc, #464]	; (80025b4 <HAL_RCC_OscConfig+0x474>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a73      	ldr	r2, [pc, #460]	; (80025b4 <HAL_RCC_OscConfig+0x474>)
 80023e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023ee:	f7ff fb89 	bl	8001b04 <HAL_GetTick>
 80023f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f4:	e008      	b.n	8002408 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023f6:	f7ff fb85 	bl	8001b04 <HAL_GetTick>
 80023fa:	4602      	mov	r2, r0
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	2b02      	cmp	r3, #2
 8002402:	d901      	bls.n	8002408 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e10c      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002408:	4b6a      	ldr	r3, [pc, #424]	; (80025b4 <HAL_RCC_OscConfig+0x474>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002410:	2b00      	cmp	r3, #0
 8002412:	d0f0      	beq.n	80023f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d106      	bne.n	800242a <HAL_RCC_OscConfig+0x2ea>
 800241c:	4b64      	ldr	r3, [pc, #400]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 800241e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002420:	4a63      	ldr	r2, [pc, #396]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 8002422:	f043 0301 	orr.w	r3, r3, #1
 8002426:	6713      	str	r3, [r2, #112]	; 0x70
 8002428:	e01c      	b.n	8002464 <HAL_RCC_OscConfig+0x324>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	2b05      	cmp	r3, #5
 8002430:	d10c      	bne.n	800244c <HAL_RCC_OscConfig+0x30c>
 8002432:	4b5f      	ldr	r3, [pc, #380]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 8002434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002436:	4a5e      	ldr	r2, [pc, #376]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 8002438:	f043 0304 	orr.w	r3, r3, #4
 800243c:	6713      	str	r3, [r2, #112]	; 0x70
 800243e:	4b5c      	ldr	r3, [pc, #368]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 8002440:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002442:	4a5b      	ldr	r2, [pc, #364]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 8002444:	f043 0301 	orr.w	r3, r3, #1
 8002448:	6713      	str	r3, [r2, #112]	; 0x70
 800244a:	e00b      	b.n	8002464 <HAL_RCC_OscConfig+0x324>
 800244c:	4b58      	ldr	r3, [pc, #352]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 800244e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002450:	4a57      	ldr	r2, [pc, #348]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 8002452:	f023 0301 	bic.w	r3, r3, #1
 8002456:	6713      	str	r3, [r2, #112]	; 0x70
 8002458:	4b55      	ldr	r3, [pc, #340]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 800245a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800245c:	4a54      	ldr	r2, [pc, #336]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 800245e:	f023 0304 	bic.w	r3, r3, #4
 8002462:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d015      	beq.n	8002498 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800246c:	f7ff fb4a 	bl	8001b04 <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002472:	e00a      	b.n	800248a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002474:	f7ff fb46 	bl	8001b04 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002482:	4293      	cmp	r3, r2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e0cb      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248a:	4b49      	ldr	r3, [pc, #292]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 800248c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d0ee      	beq.n	8002474 <HAL_RCC_OscConfig+0x334>
 8002496:	e014      	b.n	80024c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002498:	f7ff fb34 	bl	8001b04 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800249e:	e00a      	b.n	80024b6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024a0:	f7ff fb30 	bl	8001b04 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e0b5      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024b6:	4b3e      	ldr	r3, [pc, #248]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 80024b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1ee      	bne.n	80024a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024c2:	7dfb      	ldrb	r3, [r7, #23]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d105      	bne.n	80024d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024c8:	4b39      	ldr	r3, [pc, #228]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 80024ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024cc:	4a38      	ldr	r2, [pc, #224]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 80024ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024d2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f000 80a1 	beq.w	8002620 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024de:	4b34      	ldr	r3, [pc, #208]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f003 030c 	and.w	r3, r3, #12
 80024e6:	2b08      	cmp	r3, #8
 80024e8:	d05c      	beq.n	80025a4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	699b      	ldr	r3, [r3, #24]
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d141      	bne.n	8002576 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024f2:	4b31      	ldr	r3, [pc, #196]	; (80025b8 <HAL_RCC_OscConfig+0x478>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f8:	f7ff fb04 	bl	8001b04 <HAL_GetTick>
 80024fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024fe:	e008      	b.n	8002512 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002500:	f7ff fb00 	bl	8001b04 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	2b02      	cmp	r3, #2
 800250c:	d901      	bls.n	8002512 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e087      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002512:	4b27      	ldr	r3, [pc, #156]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d1f0      	bne.n	8002500 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	69da      	ldr	r2, [r3, #28]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a1b      	ldr	r3, [r3, #32]
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252c:	019b      	lsls	r3, r3, #6
 800252e:	431a      	orrs	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002534:	085b      	lsrs	r3, r3, #1
 8002536:	3b01      	subs	r3, #1
 8002538:	041b      	lsls	r3, r3, #16
 800253a:	431a      	orrs	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002540:	061b      	lsls	r3, r3, #24
 8002542:	491b      	ldr	r1, [pc, #108]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 8002544:	4313      	orrs	r3, r2
 8002546:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002548:	4b1b      	ldr	r3, [pc, #108]	; (80025b8 <HAL_RCC_OscConfig+0x478>)
 800254a:	2201      	movs	r2, #1
 800254c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800254e:	f7ff fad9 	bl	8001b04 <HAL_GetTick>
 8002552:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002554:	e008      	b.n	8002568 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002556:	f7ff fad5 	bl	8001b04 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d901      	bls.n	8002568 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e05c      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002568:	4b11      	ldr	r3, [pc, #68]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d0f0      	beq.n	8002556 <HAL_RCC_OscConfig+0x416>
 8002574:	e054      	b.n	8002620 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002576:	4b10      	ldr	r3, [pc, #64]	; (80025b8 <HAL_RCC_OscConfig+0x478>)
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257c:	f7ff fac2 	bl	8001b04 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002584:	f7ff fabe 	bl	8001b04 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e045      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002596:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <HAL_RCC_OscConfig+0x470>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1f0      	bne.n	8002584 <HAL_RCC_OscConfig+0x444>
 80025a2:	e03d      	b.n	8002620 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d107      	bne.n	80025bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e038      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
 80025b0:	40023800 	.word	0x40023800
 80025b4:	40007000 	.word	0x40007000
 80025b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025bc:	4b1b      	ldr	r3, [pc, #108]	; (800262c <HAL_RCC_OscConfig+0x4ec>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d028      	beq.n	800261c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d121      	bne.n	800261c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d11a      	bne.n	800261c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80025ec:	4013      	ands	r3, r2
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80025f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d111      	bne.n	800261c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002602:	085b      	lsrs	r3, r3, #1
 8002604:	3b01      	subs	r3, #1
 8002606:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002608:	429a      	cmp	r2, r3
 800260a:	d107      	bne.n	800261c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002616:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002618:	429a      	cmp	r2, r3
 800261a:	d001      	beq.n	8002620 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e000      	b.n	8002622 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3718      	adds	r7, #24
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	40023800 	.word	0x40023800

08002630 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d101      	bne.n	8002644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e0cc      	b.n	80027de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002644:	4b68      	ldr	r3, [pc, #416]	; (80027e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0307 	and.w	r3, r3, #7
 800264c:	683a      	ldr	r2, [r7, #0]
 800264e:	429a      	cmp	r2, r3
 8002650:	d90c      	bls.n	800266c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002652:	4b65      	ldr	r3, [pc, #404]	; (80027e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002654:	683a      	ldr	r2, [r7, #0]
 8002656:	b2d2      	uxtb	r2, r2
 8002658:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800265a:	4b63      	ldr	r3, [pc, #396]	; (80027e8 <HAL_RCC_ClockConfig+0x1b8>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0307 	and.w	r3, r3, #7
 8002662:	683a      	ldr	r2, [r7, #0]
 8002664:	429a      	cmp	r2, r3
 8002666:	d001      	beq.n	800266c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e0b8      	b.n	80027de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d020      	beq.n	80026ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	2b00      	cmp	r3, #0
 8002682:	d005      	beq.n	8002690 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002684:	4b59      	ldr	r3, [pc, #356]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	4a58      	ldr	r2, [pc, #352]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 800268a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800268e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0308 	and.w	r3, r3, #8
 8002698:	2b00      	cmp	r3, #0
 800269a:	d005      	beq.n	80026a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800269c:	4b53      	ldr	r3, [pc, #332]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	4a52      	ldr	r2, [pc, #328]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 80026a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026a8:	4b50      	ldr	r3, [pc, #320]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	494d      	ldr	r1, [pc, #308]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d044      	beq.n	8002750 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d107      	bne.n	80026de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ce:	4b47      	ldr	r3, [pc, #284]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d119      	bne.n	800270e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e07f      	b.n	80027de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d003      	beq.n	80026ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026ea:	2b03      	cmp	r3, #3
 80026ec:	d107      	bne.n	80026fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026ee:	4b3f      	ldr	r3, [pc, #252]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d109      	bne.n	800270e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e06f      	b.n	80027de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026fe:	4b3b      	ldr	r3, [pc, #236]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e067      	b.n	80027de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800270e:	4b37      	ldr	r3, [pc, #220]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f023 0203 	bic.w	r2, r3, #3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	4934      	ldr	r1, [pc, #208]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 800271c:	4313      	orrs	r3, r2
 800271e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002720:	f7ff f9f0 	bl	8001b04 <HAL_GetTick>
 8002724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002726:	e00a      	b.n	800273e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002728:	f7ff f9ec 	bl	8001b04 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	f241 3288 	movw	r2, #5000	; 0x1388
 8002736:	4293      	cmp	r3, r2
 8002738:	d901      	bls.n	800273e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e04f      	b.n	80027de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800273e:	4b2b      	ldr	r3, [pc, #172]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f003 020c 	and.w	r2, r3, #12
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	429a      	cmp	r2, r3
 800274e:	d1eb      	bne.n	8002728 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002750:	4b25      	ldr	r3, [pc, #148]	; (80027e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0307 	and.w	r3, r3, #7
 8002758:	683a      	ldr	r2, [r7, #0]
 800275a:	429a      	cmp	r2, r3
 800275c:	d20c      	bcs.n	8002778 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800275e:	4b22      	ldr	r3, [pc, #136]	; (80027e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	b2d2      	uxtb	r2, r2
 8002764:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002766:	4b20      	ldr	r3, [pc, #128]	; (80027e8 <HAL_RCC_ClockConfig+0x1b8>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	683a      	ldr	r2, [r7, #0]
 8002770:	429a      	cmp	r2, r3
 8002772:	d001      	beq.n	8002778 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e032      	b.n	80027de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	2b00      	cmp	r3, #0
 8002782:	d008      	beq.n	8002796 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002784:	4b19      	ldr	r3, [pc, #100]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	4916      	ldr	r1, [pc, #88]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 8002792:	4313      	orrs	r3, r2
 8002794:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0308 	and.w	r3, r3, #8
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d009      	beq.n	80027b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027a2:	4b12      	ldr	r3, [pc, #72]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	490e      	ldr	r1, [pc, #56]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027b6:	f000 f821 	bl	80027fc <HAL_RCC_GetSysClockFreq>
 80027ba:	4602      	mov	r2, r0
 80027bc:	4b0b      	ldr	r3, [pc, #44]	; (80027ec <HAL_RCC_ClockConfig+0x1bc>)
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	091b      	lsrs	r3, r3, #4
 80027c2:	f003 030f 	and.w	r3, r3, #15
 80027c6:	490a      	ldr	r1, [pc, #40]	; (80027f0 <HAL_RCC_ClockConfig+0x1c0>)
 80027c8:	5ccb      	ldrb	r3, [r1, r3]
 80027ca:	fa22 f303 	lsr.w	r3, r2, r3
 80027ce:	4a09      	ldr	r2, [pc, #36]	; (80027f4 <HAL_RCC_ClockConfig+0x1c4>)
 80027d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80027d2:	4b09      	ldr	r3, [pc, #36]	; (80027f8 <HAL_RCC_ClockConfig+0x1c8>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff f85e 	bl	8001898 <HAL_InitTick>

  return HAL_OK;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40023c00 	.word	0x40023c00
 80027ec:	40023800 	.word	0x40023800
 80027f0:	08007dc0 	.word	0x08007dc0
 80027f4:	20000000 	.word	0x20000000
 80027f8:	20000004 	.word	0x20000004

080027fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002800:	b090      	sub	sp, #64	; 0x40
 8002802:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002804:	2300      	movs	r3, #0
 8002806:	637b      	str	r3, [r7, #52]	; 0x34
 8002808:	2300      	movs	r3, #0
 800280a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800280c:	2300      	movs	r3, #0
 800280e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002814:	4b59      	ldr	r3, [pc, #356]	; (800297c <HAL_RCC_GetSysClockFreq+0x180>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f003 030c 	and.w	r3, r3, #12
 800281c:	2b08      	cmp	r3, #8
 800281e:	d00d      	beq.n	800283c <HAL_RCC_GetSysClockFreq+0x40>
 8002820:	2b08      	cmp	r3, #8
 8002822:	f200 80a1 	bhi.w	8002968 <HAL_RCC_GetSysClockFreq+0x16c>
 8002826:	2b00      	cmp	r3, #0
 8002828:	d002      	beq.n	8002830 <HAL_RCC_GetSysClockFreq+0x34>
 800282a:	2b04      	cmp	r3, #4
 800282c:	d003      	beq.n	8002836 <HAL_RCC_GetSysClockFreq+0x3a>
 800282e:	e09b      	b.n	8002968 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002830:	4b53      	ldr	r3, [pc, #332]	; (8002980 <HAL_RCC_GetSysClockFreq+0x184>)
 8002832:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002834:	e09b      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002836:	4b53      	ldr	r3, [pc, #332]	; (8002984 <HAL_RCC_GetSysClockFreq+0x188>)
 8002838:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800283a:	e098      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800283c:	4b4f      	ldr	r3, [pc, #316]	; (800297c <HAL_RCC_GetSysClockFreq+0x180>)
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002844:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002846:	4b4d      	ldr	r3, [pc, #308]	; (800297c <HAL_RCC_GetSysClockFreq+0x180>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d028      	beq.n	80028a4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002852:	4b4a      	ldr	r3, [pc, #296]	; (800297c <HAL_RCC_GetSysClockFreq+0x180>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	099b      	lsrs	r3, r3, #6
 8002858:	2200      	movs	r2, #0
 800285a:	623b      	str	r3, [r7, #32]
 800285c:	627a      	str	r2, [r7, #36]	; 0x24
 800285e:	6a3b      	ldr	r3, [r7, #32]
 8002860:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002864:	2100      	movs	r1, #0
 8002866:	4b47      	ldr	r3, [pc, #284]	; (8002984 <HAL_RCC_GetSysClockFreq+0x188>)
 8002868:	fb03 f201 	mul.w	r2, r3, r1
 800286c:	2300      	movs	r3, #0
 800286e:	fb00 f303 	mul.w	r3, r0, r3
 8002872:	4413      	add	r3, r2
 8002874:	4a43      	ldr	r2, [pc, #268]	; (8002984 <HAL_RCC_GetSysClockFreq+0x188>)
 8002876:	fba0 1202 	umull	r1, r2, r0, r2
 800287a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800287c:	460a      	mov	r2, r1
 800287e:	62ba      	str	r2, [r7, #40]	; 0x28
 8002880:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002882:	4413      	add	r3, r2
 8002884:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002888:	2200      	movs	r2, #0
 800288a:	61bb      	str	r3, [r7, #24]
 800288c:	61fa      	str	r2, [r7, #28]
 800288e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002892:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002896:	f7fd fca3 	bl	80001e0 <__aeabi_uldivmod>
 800289a:	4602      	mov	r2, r0
 800289c:	460b      	mov	r3, r1
 800289e:	4613      	mov	r3, r2
 80028a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028a2:	e053      	b.n	800294c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028a4:	4b35      	ldr	r3, [pc, #212]	; (800297c <HAL_RCC_GetSysClockFreq+0x180>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	099b      	lsrs	r3, r3, #6
 80028aa:	2200      	movs	r2, #0
 80028ac:	613b      	str	r3, [r7, #16]
 80028ae:	617a      	str	r2, [r7, #20]
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80028b6:	f04f 0b00 	mov.w	fp, #0
 80028ba:	4652      	mov	r2, sl
 80028bc:	465b      	mov	r3, fp
 80028be:	f04f 0000 	mov.w	r0, #0
 80028c2:	f04f 0100 	mov.w	r1, #0
 80028c6:	0159      	lsls	r1, r3, #5
 80028c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028cc:	0150      	lsls	r0, r2, #5
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	ebb2 080a 	subs.w	r8, r2, sl
 80028d6:	eb63 090b 	sbc.w	r9, r3, fp
 80028da:	f04f 0200 	mov.w	r2, #0
 80028de:	f04f 0300 	mov.w	r3, #0
 80028e2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80028e6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80028ea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80028ee:	ebb2 0408 	subs.w	r4, r2, r8
 80028f2:	eb63 0509 	sbc.w	r5, r3, r9
 80028f6:	f04f 0200 	mov.w	r2, #0
 80028fa:	f04f 0300 	mov.w	r3, #0
 80028fe:	00eb      	lsls	r3, r5, #3
 8002900:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002904:	00e2      	lsls	r2, r4, #3
 8002906:	4614      	mov	r4, r2
 8002908:	461d      	mov	r5, r3
 800290a:	eb14 030a 	adds.w	r3, r4, sl
 800290e:	603b      	str	r3, [r7, #0]
 8002910:	eb45 030b 	adc.w	r3, r5, fp
 8002914:	607b      	str	r3, [r7, #4]
 8002916:	f04f 0200 	mov.w	r2, #0
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002922:	4629      	mov	r1, r5
 8002924:	028b      	lsls	r3, r1, #10
 8002926:	4621      	mov	r1, r4
 8002928:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800292c:	4621      	mov	r1, r4
 800292e:	028a      	lsls	r2, r1, #10
 8002930:	4610      	mov	r0, r2
 8002932:	4619      	mov	r1, r3
 8002934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002936:	2200      	movs	r2, #0
 8002938:	60bb      	str	r3, [r7, #8]
 800293a:	60fa      	str	r2, [r7, #12]
 800293c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002940:	f7fd fc4e 	bl	80001e0 <__aeabi_uldivmod>
 8002944:	4602      	mov	r2, r0
 8002946:	460b      	mov	r3, r1
 8002948:	4613      	mov	r3, r2
 800294a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800294c:	4b0b      	ldr	r3, [pc, #44]	; (800297c <HAL_RCC_GetSysClockFreq+0x180>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	0c1b      	lsrs	r3, r3, #16
 8002952:	f003 0303 	and.w	r3, r3, #3
 8002956:	3301      	adds	r3, #1
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800295c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800295e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002960:	fbb2 f3f3 	udiv	r3, r2, r3
 8002964:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002966:	e002      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002968:	4b05      	ldr	r3, [pc, #20]	; (8002980 <HAL_RCC_GetSysClockFreq+0x184>)
 800296a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800296c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800296e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002970:	4618      	mov	r0, r3
 8002972:	3740      	adds	r7, #64	; 0x40
 8002974:	46bd      	mov	sp, r7
 8002976:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800297a:	bf00      	nop
 800297c:	40023800 	.word	0x40023800
 8002980:	00f42400 	.word	0x00f42400
 8002984:	017d7840 	.word	0x017d7840

08002988 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800298c:	4b03      	ldr	r3, [pc, #12]	; (800299c <HAL_RCC_GetHCLKFreq+0x14>)
 800298e:	681b      	ldr	r3, [r3, #0]
}
 8002990:	4618      	mov	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	20000000 	.word	0x20000000

080029a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80029a4:	f7ff fff0 	bl	8002988 <HAL_RCC_GetHCLKFreq>
 80029a8:	4602      	mov	r2, r0
 80029aa:	4b05      	ldr	r3, [pc, #20]	; (80029c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	0a9b      	lsrs	r3, r3, #10
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	4903      	ldr	r1, [pc, #12]	; (80029c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029b6:	5ccb      	ldrb	r3, [r1, r3]
 80029b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029bc:	4618      	mov	r0, r3
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	40023800 	.word	0x40023800
 80029c4:	08007dd0 	.word	0x08007dd0

080029c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80029cc:	f7ff ffdc 	bl	8002988 <HAL_RCC_GetHCLKFreq>
 80029d0:	4602      	mov	r2, r0
 80029d2:	4b05      	ldr	r3, [pc, #20]	; (80029e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	0b5b      	lsrs	r3, r3, #13
 80029d8:	f003 0307 	and.w	r3, r3, #7
 80029dc:	4903      	ldr	r1, [pc, #12]	; (80029ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80029de:	5ccb      	ldrb	r3, [r1, r3]
 80029e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	40023800 	.word	0x40023800
 80029ec:	08007dd0 	.word	0x08007dd0

080029f0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	220f      	movs	r2, #15
 80029fe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a00:	4b12      	ldr	r3, [pc, #72]	; (8002a4c <HAL_RCC_GetClockConfig+0x5c>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f003 0203 	and.w	r2, r3, #3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a0c:	4b0f      	ldr	r3, [pc, #60]	; (8002a4c <HAL_RCC_GetClockConfig+0x5c>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a18:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <HAL_RCC_GetClockConfig+0x5c>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002a24:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <HAL_RCC_GetClockConfig+0x5c>)
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	08db      	lsrs	r3, r3, #3
 8002a2a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a32:	4b07      	ldr	r3, [pc, #28]	; (8002a50 <HAL_RCC_GetClockConfig+0x60>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0207 	and.w	r2, r3, #7
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	601a      	str	r2, [r3, #0]
}
 8002a3e:	bf00      	nop
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	40023c00 	.word	0x40023c00

08002a54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e041      	b.n	8002aea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7fe fe3c 	bl	80016f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3304      	adds	r3, #4
 8002a90:	4619      	mov	r1, r3
 8002a92:	4610      	mov	r0, r2
 8002a94:	f000 fd28 	bl	80034e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d001      	beq.n	8002b0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e044      	b.n	8002b96 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2202      	movs	r2, #2
 8002b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f042 0201 	orr.w	r2, r2, #1
 8002b22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a1e      	ldr	r2, [pc, #120]	; (8002ba4 <HAL_TIM_Base_Start_IT+0xb0>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d018      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x6c>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b36:	d013      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x6c>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a1a      	ldr	r2, [pc, #104]	; (8002ba8 <HAL_TIM_Base_Start_IT+0xb4>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d00e      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x6c>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a19      	ldr	r2, [pc, #100]	; (8002bac <HAL_TIM_Base_Start_IT+0xb8>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d009      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x6c>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a17      	ldr	r2, [pc, #92]	; (8002bb0 <HAL_TIM_Base_Start_IT+0xbc>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d004      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x6c>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a16      	ldr	r2, [pc, #88]	; (8002bb4 <HAL_TIM_Base_Start_IT+0xc0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d111      	bne.n	8002b84 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2b06      	cmp	r3, #6
 8002b70:	d010      	beq.n	8002b94 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f042 0201 	orr.w	r2, r2, #1
 8002b80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b82:	e007      	b.n	8002b94 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0201 	orr.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	40010000 	.word	0x40010000
 8002ba8:	40000400 	.word	0x40000400
 8002bac:	40000800 	.word	0x40000800
 8002bb0:	40000c00 	.word	0x40000c00
 8002bb4:	40014000 	.word	0x40014000

08002bb8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	68da      	ldr	r2, [r3, #12]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f022 0201 	bic.w	r2, r2, #1
 8002bce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6a1a      	ldr	r2, [r3, #32]
 8002bd6:	f241 1311 	movw	r3, #4369	; 0x1111
 8002bda:	4013      	ands	r3, r2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d10f      	bne.n	8002c00 <HAL_TIM_Base_Stop_IT+0x48>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	6a1a      	ldr	r2, [r3, #32]
 8002be6:	f240 4344 	movw	r3, #1092	; 0x444
 8002bea:	4013      	ands	r3, r2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d107      	bne.n	8002c00 <HAL_TIM_Base_Stop_IT+0x48>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f022 0201 	bic.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b082      	sub	sp, #8
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e041      	b.n	8002cac <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d106      	bne.n	8002c42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c3c:	6878      	ldr	r0, [r7, #4]
 8002c3e:	f000 f839 	bl	8002cb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2202      	movs	r2, #2
 8002c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	3304      	adds	r3, #4
 8002c52:	4619      	mov	r1, r3
 8002c54:	4610      	mov	r0, r2
 8002c56:	f000 fc47 	bl	80034e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2201      	movs	r2, #1
 8002c86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2201      	movs	r2, #1
 8002c96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d109      	bne.n	8002cec <HAL_TIM_PWM_Start+0x24>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	bf14      	ite	ne
 8002ce4:	2301      	movne	r3, #1
 8002ce6:	2300      	moveq	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	e022      	b.n	8002d32 <HAL_TIM_PWM_Start+0x6a>
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d109      	bne.n	8002d06 <HAL_TIM_PWM_Start+0x3e>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	bf14      	ite	ne
 8002cfe:	2301      	movne	r3, #1
 8002d00:	2300      	moveq	r3, #0
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	e015      	b.n	8002d32 <HAL_TIM_PWM_Start+0x6a>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	2b08      	cmp	r3, #8
 8002d0a:	d109      	bne.n	8002d20 <HAL_TIM_PWM_Start+0x58>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	bf14      	ite	ne
 8002d18:	2301      	movne	r3, #1
 8002d1a:	2300      	moveq	r3, #0
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	e008      	b.n	8002d32 <HAL_TIM_PWM_Start+0x6a>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	bf14      	ite	ne
 8002d2c:	2301      	movne	r3, #1
 8002d2e:	2300      	moveq	r3, #0
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e068      	b.n	8002e0c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d104      	bne.n	8002d4a <HAL_TIM_PWM_Start+0x82>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2202      	movs	r2, #2
 8002d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d48:	e013      	b.n	8002d72 <HAL_TIM_PWM_Start+0xaa>
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	2b04      	cmp	r3, #4
 8002d4e:	d104      	bne.n	8002d5a <HAL_TIM_PWM_Start+0x92>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2202      	movs	r2, #2
 8002d54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d58:	e00b      	b.n	8002d72 <HAL_TIM_PWM_Start+0xaa>
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	d104      	bne.n	8002d6a <HAL_TIM_PWM_Start+0xa2>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2202      	movs	r2, #2
 8002d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d68:	e003      	b.n	8002d72 <HAL_TIM_PWM_Start+0xaa>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2202      	movs	r2, #2
 8002d6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2201      	movs	r2, #1
 8002d78:	6839      	ldr	r1, [r7, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 feeb 	bl	8003b56 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a23      	ldr	r2, [pc, #140]	; (8002e14 <HAL_TIM_PWM_Start+0x14c>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d107      	bne.n	8002d9a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d98:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a1d      	ldr	r2, [pc, #116]	; (8002e14 <HAL_TIM_PWM_Start+0x14c>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d018      	beq.n	8002dd6 <HAL_TIM_PWM_Start+0x10e>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dac:	d013      	beq.n	8002dd6 <HAL_TIM_PWM_Start+0x10e>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a19      	ldr	r2, [pc, #100]	; (8002e18 <HAL_TIM_PWM_Start+0x150>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d00e      	beq.n	8002dd6 <HAL_TIM_PWM_Start+0x10e>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a17      	ldr	r2, [pc, #92]	; (8002e1c <HAL_TIM_PWM_Start+0x154>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d009      	beq.n	8002dd6 <HAL_TIM_PWM_Start+0x10e>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a16      	ldr	r2, [pc, #88]	; (8002e20 <HAL_TIM_PWM_Start+0x158>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d004      	beq.n	8002dd6 <HAL_TIM_PWM_Start+0x10e>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a14      	ldr	r2, [pc, #80]	; (8002e24 <HAL_TIM_PWM_Start+0x15c>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d111      	bne.n	8002dfa <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f003 0307 	and.w	r3, r3, #7
 8002de0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2b06      	cmp	r3, #6
 8002de6:	d010      	beq.n	8002e0a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f042 0201 	orr.w	r2, r2, #1
 8002df6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002df8:	e007      	b.n	8002e0a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f042 0201 	orr.w	r2, r2, #1
 8002e08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3710      	adds	r7, #16
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	40010000 	.word	0x40010000
 8002e18:	40000400 	.word	0x40000400
 8002e1c:	40000800 	.word	0x40000800
 8002e20:	40000c00 	.word	0x40000c00
 8002e24:	40014000 	.word	0x40014000

08002e28 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2200      	movs	r2, #0
 8002e38:	6839      	ldr	r1, [r7, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f000 fe8b 	bl	8003b56 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a29      	ldr	r2, [pc, #164]	; (8002eec <HAL_TIM_PWM_Stop+0xc4>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d117      	bne.n	8002e7a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6a1a      	ldr	r2, [r3, #32]
 8002e50:	f241 1311 	movw	r3, #4369	; 0x1111
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d10f      	bne.n	8002e7a <HAL_TIM_PWM_Stop+0x52>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	6a1a      	ldr	r2, [r3, #32]
 8002e60:	f240 4344 	movw	r3, #1092	; 0x444
 8002e64:	4013      	ands	r3, r2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d107      	bne.n	8002e7a <HAL_TIM_PWM_Stop+0x52>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e78:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6a1a      	ldr	r2, [r3, #32]
 8002e80:	f241 1311 	movw	r3, #4369	; 0x1111
 8002e84:	4013      	ands	r3, r2
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d10f      	bne.n	8002eaa <HAL_TIM_PWM_Stop+0x82>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	6a1a      	ldr	r2, [r3, #32]
 8002e90:	f240 4344 	movw	r3, #1092	; 0x444
 8002e94:	4013      	ands	r3, r2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d107      	bne.n	8002eaa <HAL_TIM_PWM_Stop+0x82>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0201 	bic.w	r2, r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d104      	bne.n	8002eba <HAL_TIM_PWM_Stop+0x92>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002eb8:	e013      	b.n	8002ee2 <HAL_TIM_PWM_Stop+0xba>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	2b04      	cmp	r3, #4
 8002ebe:	d104      	bne.n	8002eca <HAL_TIM_PWM_Stop+0xa2>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ec8:	e00b      	b.n	8002ee2 <HAL_TIM_PWM_Stop+0xba>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	d104      	bne.n	8002eda <HAL_TIM_PWM_Stop+0xb2>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ed8:	e003      	b.n	8002ee2 <HAL_TIM_PWM_Stop+0xba>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2201      	movs	r2, #1
 8002ede:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	40010000 	.word	0x40010000

08002ef0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d122      	bne.n	8002f4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	f003 0302 	and.w	r3, r3, #2
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d11b      	bne.n	8002f4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f06f 0202 	mvn.w	r2, #2
 8002f1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 fab9 	bl	80034aa <HAL_TIM_IC_CaptureCallback>
 8002f38:	e005      	b.n	8002f46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 faab 	bl	8003496 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 fabc 	bl	80034be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	f003 0304 	and.w	r3, r3, #4
 8002f56:	2b04      	cmp	r3, #4
 8002f58:	d122      	bne.n	8002fa0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	f003 0304 	and.w	r3, r3, #4
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d11b      	bne.n	8002fa0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f06f 0204 	mvn.w	r2, #4
 8002f70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2202      	movs	r2, #2
 8002f76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d003      	beq.n	8002f8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 fa8f 	bl	80034aa <HAL_TIM_IC_CaptureCallback>
 8002f8c:	e005      	b.n	8002f9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 fa81 	bl	8003496 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 fa92 	bl	80034be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	691b      	ldr	r3, [r3, #16]
 8002fa6:	f003 0308 	and.w	r3, r3, #8
 8002faa:	2b08      	cmp	r3, #8
 8002fac:	d122      	bne.n	8002ff4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	f003 0308 	and.w	r3, r3, #8
 8002fb8:	2b08      	cmp	r3, #8
 8002fba:	d11b      	bne.n	8002ff4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f06f 0208 	mvn.w	r2, #8
 8002fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2204      	movs	r2, #4
 8002fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	f003 0303 	and.w	r3, r3, #3
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d003      	beq.n	8002fe2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 fa65 	bl	80034aa <HAL_TIM_IC_CaptureCallback>
 8002fe0:	e005      	b.n	8002fee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 fa57 	bl	8003496 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 fa68 	bl	80034be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	f003 0310 	and.w	r3, r3, #16
 8002ffe:	2b10      	cmp	r3, #16
 8003000:	d122      	bne.n	8003048 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68db      	ldr	r3, [r3, #12]
 8003008:	f003 0310 	and.w	r3, r3, #16
 800300c:	2b10      	cmp	r3, #16
 800300e:	d11b      	bne.n	8003048 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f06f 0210 	mvn.w	r2, #16
 8003018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2208      	movs	r2, #8
 800301e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800302a:	2b00      	cmp	r3, #0
 800302c:	d003      	beq.n	8003036 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 fa3b 	bl	80034aa <HAL_TIM_IC_CaptureCallback>
 8003034:	e005      	b.n	8003042 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 fa2d 	bl	8003496 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f000 fa3e 	bl	80034be <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	f003 0301 	and.w	r3, r3, #1
 8003052:	2b01      	cmp	r3, #1
 8003054:	d10e      	bne.n	8003074 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b01      	cmp	r3, #1
 8003062:	d107      	bne.n	8003074 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f06f 0201 	mvn.w	r2, #1
 800306c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f7fe fa82 	bl	8001578 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800307e:	2b80      	cmp	r3, #128	; 0x80
 8003080:	d10e      	bne.n	80030a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800308c:	2b80      	cmp	r3, #128	; 0x80
 800308e:	d107      	bne.n	80030a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 fdf8 	bl	8003c90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030aa:	2b40      	cmp	r3, #64	; 0x40
 80030ac:	d10e      	bne.n	80030cc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b8:	2b40      	cmp	r3, #64	; 0x40
 80030ba:	d107      	bne.n	80030cc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 fa03 	bl	80034d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	f003 0320 	and.w	r3, r3, #32
 80030d6:	2b20      	cmp	r3, #32
 80030d8:	d10e      	bne.n	80030f8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	f003 0320 	and.w	r3, r3, #32
 80030e4:	2b20      	cmp	r3, #32
 80030e6:	d107      	bne.n	80030f8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f06f 0220 	mvn.w	r2, #32
 80030f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 fdc2 	bl	8003c7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030f8:	bf00      	nop
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800310c:	2300      	movs	r3, #0
 800310e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003116:	2b01      	cmp	r3, #1
 8003118:	d101      	bne.n	800311e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800311a:	2302      	movs	r3, #2
 800311c:	e0ae      	b.n	800327c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2201      	movs	r2, #1
 8003122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2b0c      	cmp	r3, #12
 800312a:	f200 809f 	bhi.w	800326c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800312e:	a201      	add	r2, pc, #4	; (adr r2, 8003134 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003134:	08003169 	.word	0x08003169
 8003138:	0800326d 	.word	0x0800326d
 800313c:	0800326d 	.word	0x0800326d
 8003140:	0800326d 	.word	0x0800326d
 8003144:	080031a9 	.word	0x080031a9
 8003148:	0800326d 	.word	0x0800326d
 800314c:	0800326d 	.word	0x0800326d
 8003150:	0800326d 	.word	0x0800326d
 8003154:	080031eb 	.word	0x080031eb
 8003158:	0800326d 	.word	0x0800326d
 800315c:	0800326d 	.word	0x0800326d
 8003160:	0800326d 	.word	0x0800326d
 8003164:	0800322b 	.word	0x0800322b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68b9      	ldr	r1, [r7, #8]
 800316e:	4618      	mov	r0, r3
 8003170:	f000 fa3a 	bl	80035e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	699a      	ldr	r2, [r3, #24]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f042 0208 	orr.w	r2, r2, #8
 8003182:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	699a      	ldr	r2, [r3, #24]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0204 	bic.w	r2, r2, #4
 8003192:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	6999      	ldr	r1, [r3, #24]
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	691a      	ldr	r2, [r3, #16]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	619a      	str	r2, [r3, #24]
      break;
 80031a6:	e064      	b.n	8003272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	68b9      	ldr	r1, [r7, #8]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f000 fa80 	bl	80036b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	699a      	ldr	r2, [r3, #24]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	699a      	ldr	r2, [r3, #24]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	6999      	ldr	r1, [r3, #24]
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	021a      	lsls	r2, r3, #8
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	619a      	str	r2, [r3, #24]
      break;
 80031e8:	e043      	b.n	8003272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68b9      	ldr	r1, [r7, #8]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f000 facb 	bl	800378c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	69da      	ldr	r2, [r3, #28]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f042 0208 	orr.w	r2, r2, #8
 8003204:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	69da      	ldr	r2, [r3, #28]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0204 	bic.w	r2, r2, #4
 8003214:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	69d9      	ldr	r1, [r3, #28]
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	691a      	ldr	r2, [r3, #16]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	61da      	str	r2, [r3, #28]
      break;
 8003228:	e023      	b.n	8003272 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68b9      	ldr	r1, [r7, #8]
 8003230:	4618      	mov	r0, r3
 8003232:	f000 fb15 	bl	8003860 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	69da      	ldr	r2, [r3, #28]
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003244:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	69da      	ldr	r2, [r3, #28]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003254:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	69d9      	ldr	r1, [r3, #28]
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	021a      	lsls	r2, r3, #8
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	430a      	orrs	r2, r1
 8003268:	61da      	str	r2, [r3, #28]
      break;
 800326a:	e002      	b.n	8003272 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	75fb      	strb	r3, [r7, #23]
      break;
 8003270:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2200      	movs	r2, #0
 8003276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800327a:	7dfb      	ldrb	r3, [r7, #23]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800328e:	2300      	movs	r3, #0
 8003290:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003298:	2b01      	cmp	r3, #1
 800329a:	d101      	bne.n	80032a0 <HAL_TIM_ConfigClockSource+0x1c>
 800329c:	2302      	movs	r3, #2
 800329e:	e0b4      	b.n	800340a <HAL_TIM_ConfigClockSource+0x186>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2202      	movs	r2, #2
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80032be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032d8:	d03e      	beq.n	8003358 <HAL_TIM_ConfigClockSource+0xd4>
 80032da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032de:	f200 8087 	bhi.w	80033f0 <HAL_TIM_ConfigClockSource+0x16c>
 80032e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032e6:	f000 8086 	beq.w	80033f6 <HAL_TIM_ConfigClockSource+0x172>
 80032ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032ee:	d87f      	bhi.n	80033f0 <HAL_TIM_ConfigClockSource+0x16c>
 80032f0:	2b70      	cmp	r3, #112	; 0x70
 80032f2:	d01a      	beq.n	800332a <HAL_TIM_ConfigClockSource+0xa6>
 80032f4:	2b70      	cmp	r3, #112	; 0x70
 80032f6:	d87b      	bhi.n	80033f0 <HAL_TIM_ConfigClockSource+0x16c>
 80032f8:	2b60      	cmp	r3, #96	; 0x60
 80032fa:	d050      	beq.n	800339e <HAL_TIM_ConfigClockSource+0x11a>
 80032fc:	2b60      	cmp	r3, #96	; 0x60
 80032fe:	d877      	bhi.n	80033f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003300:	2b50      	cmp	r3, #80	; 0x50
 8003302:	d03c      	beq.n	800337e <HAL_TIM_ConfigClockSource+0xfa>
 8003304:	2b50      	cmp	r3, #80	; 0x50
 8003306:	d873      	bhi.n	80033f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003308:	2b40      	cmp	r3, #64	; 0x40
 800330a:	d058      	beq.n	80033be <HAL_TIM_ConfigClockSource+0x13a>
 800330c:	2b40      	cmp	r3, #64	; 0x40
 800330e:	d86f      	bhi.n	80033f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003310:	2b30      	cmp	r3, #48	; 0x30
 8003312:	d064      	beq.n	80033de <HAL_TIM_ConfigClockSource+0x15a>
 8003314:	2b30      	cmp	r3, #48	; 0x30
 8003316:	d86b      	bhi.n	80033f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003318:	2b20      	cmp	r3, #32
 800331a:	d060      	beq.n	80033de <HAL_TIM_ConfigClockSource+0x15a>
 800331c:	2b20      	cmp	r3, #32
 800331e:	d867      	bhi.n	80033f0 <HAL_TIM_ConfigClockSource+0x16c>
 8003320:	2b00      	cmp	r3, #0
 8003322:	d05c      	beq.n	80033de <HAL_TIM_ConfigClockSource+0x15a>
 8003324:	2b10      	cmp	r3, #16
 8003326:	d05a      	beq.n	80033de <HAL_TIM_ConfigClockSource+0x15a>
 8003328:	e062      	b.n	80033f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6818      	ldr	r0, [r3, #0]
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	6899      	ldr	r1, [r3, #8]
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	685a      	ldr	r2, [r3, #4]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	f000 fbec 	bl	8003b16 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800334c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68ba      	ldr	r2, [r7, #8]
 8003354:	609a      	str	r2, [r3, #8]
      break;
 8003356:	e04f      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6818      	ldr	r0, [r3, #0]
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	6899      	ldr	r1, [r3, #8]
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	f000 fbd5 	bl	8003b16 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689a      	ldr	r2, [r3, #8]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800337a:	609a      	str	r2, [r3, #8]
      break;
 800337c:	e03c      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6818      	ldr	r0, [r3, #0]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	6859      	ldr	r1, [r3, #4]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	461a      	mov	r2, r3
 800338c:	f000 fb49 	bl	8003a22 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2150      	movs	r1, #80	; 0x50
 8003396:	4618      	mov	r0, r3
 8003398:	f000 fba2 	bl	8003ae0 <TIM_ITRx_SetConfig>
      break;
 800339c:	e02c      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6818      	ldr	r0, [r3, #0]
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	6859      	ldr	r1, [r3, #4]
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	461a      	mov	r2, r3
 80033ac:	f000 fb68 	bl	8003a80 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2160      	movs	r1, #96	; 0x60
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 fb92 	bl	8003ae0 <TIM_ITRx_SetConfig>
      break;
 80033bc:	e01c      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6818      	ldr	r0, [r3, #0]
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	6859      	ldr	r1, [r3, #4]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	461a      	mov	r2, r3
 80033cc:	f000 fb29 	bl	8003a22 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2140      	movs	r1, #64	; 0x40
 80033d6:	4618      	mov	r0, r3
 80033d8:	f000 fb82 	bl	8003ae0 <TIM_ITRx_SetConfig>
      break;
 80033dc:	e00c      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4619      	mov	r1, r3
 80033e8:	4610      	mov	r0, r2
 80033ea:	f000 fb79 	bl	8003ae0 <TIM_ITRx_SetConfig>
      break;
 80033ee:	e003      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	73fb      	strb	r3, [r7, #15]
      break;
 80033f4:	e000      	b.n	80033f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80033f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003408:	7bfb      	ldrb	r3, [r7, #15]
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b082      	sub	sp, #8
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
 800341a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003422:	2b01      	cmp	r3, #1
 8003424:	d101      	bne.n	800342a <HAL_TIM_SlaveConfigSynchro+0x18>
 8003426:	2302      	movs	r3, #2
 8003428:	e031      	b.n	800348e <HAL_TIM_SlaveConfigSynchro+0x7c>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2201      	movs	r2, #1
 800342e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2202      	movs	r2, #2
 8003436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800343a:	6839      	ldr	r1, [r7, #0]
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f000 fa5f 	bl	8003900 <TIM_SlaveTimer_SetConfig>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d009      	beq.n	800345c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e018      	b.n	800348e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68da      	ldr	r2, [r3, #12]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800346a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68da      	ldr	r2, [r3, #12]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800347a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003496:	b480      	push	{r7}
 8003498:	b083      	sub	sp, #12
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr

080034aa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034aa:	b480      	push	{r7}
 80034ac:	b083      	sub	sp, #12
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034b2:	bf00      	nop
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr

080034be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034be:	b480      	push	{r7}
 80034c0:	b083      	sub	sp, #12
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr

080034d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034d2:	b480      	push	{r7}
 80034d4:	b083      	sub	sp, #12
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034da:	bf00      	nop
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
	...

080034e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	4a34      	ldr	r2, [pc, #208]	; (80035cc <TIM_Base_SetConfig+0xe4>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d00f      	beq.n	8003520 <TIM_Base_SetConfig+0x38>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003506:	d00b      	beq.n	8003520 <TIM_Base_SetConfig+0x38>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a31      	ldr	r2, [pc, #196]	; (80035d0 <TIM_Base_SetConfig+0xe8>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d007      	beq.n	8003520 <TIM_Base_SetConfig+0x38>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a30      	ldr	r2, [pc, #192]	; (80035d4 <TIM_Base_SetConfig+0xec>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d003      	beq.n	8003520 <TIM_Base_SetConfig+0x38>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a2f      	ldr	r2, [pc, #188]	; (80035d8 <TIM_Base_SetConfig+0xf0>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d108      	bne.n	8003532 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003526:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	4313      	orrs	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a25      	ldr	r2, [pc, #148]	; (80035cc <TIM_Base_SetConfig+0xe4>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d01b      	beq.n	8003572 <TIM_Base_SetConfig+0x8a>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003540:	d017      	beq.n	8003572 <TIM_Base_SetConfig+0x8a>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a22      	ldr	r2, [pc, #136]	; (80035d0 <TIM_Base_SetConfig+0xe8>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d013      	beq.n	8003572 <TIM_Base_SetConfig+0x8a>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a21      	ldr	r2, [pc, #132]	; (80035d4 <TIM_Base_SetConfig+0xec>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d00f      	beq.n	8003572 <TIM_Base_SetConfig+0x8a>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a20      	ldr	r2, [pc, #128]	; (80035d8 <TIM_Base_SetConfig+0xf0>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d00b      	beq.n	8003572 <TIM_Base_SetConfig+0x8a>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a1f      	ldr	r2, [pc, #124]	; (80035dc <TIM_Base_SetConfig+0xf4>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d007      	beq.n	8003572 <TIM_Base_SetConfig+0x8a>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a1e      	ldr	r2, [pc, #120]	; (80035e0 <TIM_Base_SetConfig+0xf8>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d003      	beq.n	8003572 <TIM_Base_SetConfig+0x8a>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a1d      	ldr	r2, [pc, #116]	; (80035e4 <TIM_Base_SetConfig+0xfc>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d108      	bne.n	8003584 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003578:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	4313      	orrs	r3, r2
 8003582:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	4313      	orrs	r3, r2
 8003590:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68fa      	ldr	r2, [r7, #12]
 8003596:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a08      	ldr	r2, [pc, #32]	; (80035cc <TIM_Base_SetConfig+0xe4>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d103      	bne.n	80035b8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	691a      	ldr	r2, [r3, #16]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	615a      	str	r2, [r3, #20]
}
 80035be:	bf00      	nop
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	40010000 	.word	0x40010000
 80035d0:	40000400 	.word	0x40000400
 80035d4:	40000800 	.word	0x40000800
 80035d8:	40000c00 	.word	0x40000c00
 80035dc:	40014000 	.word	0x40014000
 80035e0:	40014400 	.word	0x40014400
 80035e4:	40014800 	.word	0x40014800

080035e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b087      	sub	sp, #28
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	f023 0201 	bic.w	r2, r3, #1
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a1b      	ldr	r3, [r3, #32]
 8003602:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f023 0303 	bic.w	r3, r3, #3
 800361e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	4313      	orrs	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	f023 0302 	bic.w	r3, r3, #2
 8003630:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	697a      	ldr	r2, [r7, #20]
 8003638:	4313      	orrs	r3, r2
 800363a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a1c      	ldr	r2, [pc, #112]	; (80036b0 <TIM_OC1_SetConfig+0xc8>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d10c      	bne.n	800365e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	f023 0308 	bic.w	r3, r3, #8
 800364a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	697a      	ldr	r2, [r7, #20]
 8003652:	4313      	orrs	r3, r2
 8003654:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	f023 0304 	bic.w	r3, r3, #4
 800365c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a13      	ldr	r2, [pc, #76]	; (80036b0 <TIM_OC1_SetConfig+0xc8>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d111      	bne.n	800368a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800366c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003674:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	4313      	orrs	r3, r2
 800367e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	4313      	orrs	r3, r2
 8003688:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	697a      	ldr	r2, [r7, #20]
 80036a2:	621a      	str	r2, [r3, #32]
}
 80036a4:	bf00      	nop
 80036a6:	371c      	adds	r7, #28
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr
 80036b0:	40010000 	.word	0x40010000

080036b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b087      	sub	sp, #28
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	f023 0210 	bic.w	r2, r3, #16
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	021b      	lsls	r3, r3, #8
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f023 0320 	bic.w	r3, r3, #32
 80036fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	011b      	lsls	r3, r3, #4
 8003706:	697a      	ldr	r2, [r7, #20]
 8003708:	4313      	orrs	r3, r2
 800370a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4a1e      	ldr	r2, [pc, #120]	; (8003788 <TIM_OC2_SetConfig+0xd4>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d10d      	bne.n	8003730 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800371a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	011b      	lsls	r3, r3, #4
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	4313      	orrs	r3, r2
 8003726:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800372e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a15      	ldr	r2, [pc, #84]	; (8003788 <TIM_OC2_SetConfig+0xd4>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d113      	bne.n	8003760 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800373e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003746:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	695b      	ldr	r3, [r3, #20]
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	4313      	orrs	r3, r2
 8003752:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	693a      	ldr	r2, [r7, #16]
 800375c:	4313      	orrs	r3, r2
 800375e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	68fa      	ldr	r2, [r7, #12]
 800376a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685a      	ldr	r2, [r3, #4]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	621a      	str	r2, [r3, #32]
}
 800377a:	bf00      	nop
 800377c:	371c      	adds	r7, #28
 800377e:	46bd      	mov	sp, r7
 8003780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	40010000 	.word	0x40010000

0800378c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800378c:	b480      	push	{r7}
 800378e:	b087      	sub	sp, #28
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a1b      	ldr	r3, [r3, #32]
 800379a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f023 0303 	bic.w	r3, r3, #3
 80037c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80037d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	021b      	lsls	r3, r3, #8
 80037dc:	697a      	ldr	r2, [r7, #20]
 80037de:	4313      	orrs	r3, r2
 80037e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a1d      	ldr	r2, [pc, #116]	; (800385c <TIM_OC3_SetConfig+0xd0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d10d      	bne.n	8003806 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80037f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	021b      	lsls	r3, r3, #8
 80037f8:	697a      	ldr	r2, [r7, #20]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003804:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a14      	ldr	r2, [pc, #80]	; (800385c <TIM_OC3_SetConfig+0xd0>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d113      	bne.n	8003836 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003814:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800381c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	011b      	lsls	r3, r3, #4
 8003824:	693a      	ldr	r2, [r7, #16]
 8003826:	4313      	orrs	r3, r2
 8003828:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	011b      	lsls	r3, r3, #4
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	4313      	orrs	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	621a      	str	r2, [r3, #32]
}
 8003850:	bf00      	nop
 8003852:	371c      	adds	r7, #28
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr
 800385c:	40010000 	.word	0x40010000

08003860 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003860:	b480      	push	{r7}
 8003862:	b087      	sub	sp, #28
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a1b      	ldr	r3, [r3, #32]
 800387a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	69db      	ldr	r3, [r3, #28]
 8003886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800388e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003896:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	021b      	lsls	r3, r3, #8
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80038aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	031b      	lsls	r3, r3, #12
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a10      	ldr	r2, [pc, #64]	; (80038fc <TIM_OC4_SetConfig+0x9c>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d109      	bne.n	80038d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80038c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	695b      	ldr	r3, [r3, #20]
 80038cc:	019b      	lsls	r3, r3, #6
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	697a      	ldr	r2, [r7, #20]
 80038d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	621a      	str	r2, [r3, #32]
}
 80038ee:	bf00      	nop
 80038f0:	371c      	adds	r7, #28
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	40010000 	.word	0x40010000

08003900 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800390a:	2300      	movs	r3, #0
 800390c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800391c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	f023 0307 	bic.w	r3, r3, #7
 800392e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	4313      	orrs	r3, r2
 8003938:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2b70      	cmp	r3, #112	; 0x70
 8003948:	d01a      	beq.n	8003980 <TIM_SlaveTimer_SetConfig+0x80>
 800394a:	2b70      	cmp	r3, #112	; 0x70
 800394c:	d860      	bhi.n	8003a10 <TIM_SlaveTimer_SetConfig+0x110>
 800394e:	2b60      	cmp	r3, #96	; 0x60
 8003950:	d054      	beq.n	80039fc <TIM_SlaveTimer_SetConfig+0xfc>
 8003952:	2b60      	cmp	r3, #96	; 0x60
 8003954:	d85c      	bhi.n	8003a10 <TIM_SlaveTimer_SetConfig+0x110>
 8003956:	2b50      	cmp	r3, #80	; 0x50
 8003958:	d046      	beq.n	80039e8 <TIM_SlaveTimer_SetConfig+0xe8>
 800395a:	2b50      	cmp	r3, #80	; 0x50
 800395c:	d858      	bhi.n	8003a10 <TIM_SlaveTimer_SetConfig+0x110>
 800395e:	2b40      	cmp	r3, #64	; 0x40
 8003960:	d019      	beq.n	8003996 <TIM_SlaveTimer_SetConfig+0x96>
 8003962:	2b40      	cmp	r3, #64	; 0x40
 8003964:	d854      	bhi.n	8003a10 <TIM_SlaveTimer_SetConfig+0x110>
 8003966:	2b30      	cmp	r3, #48	; 0x30
 8003968:	d055      	beq.n	8003a16 <TIM_SlaveTimer_SetConfig+0x116>
 800396a:	2b30      	cmp	r3, #48	; 0x30
 800396c:	d850      	bhi.n	8003a10 <TIM_SlaveTimer_SetConfig+0x110>
 800396e:	2b20      	cmp	r3, #32
 8003970:	d051      	beq.n	8003a16 <TIM_SlaveTimer_SetConfig+0x116>
 8003972:	2b20      	cmp	r3, #32
 8003974:	d84c      	bhi.n	8003a10 <TIM_SlaveTimer_SetConfig+0x110>
 8003976:	2b00      	cmp	r3, #0
 8003978:	d04d      	beq.n	8003a16 <TIM_SlaveTimer_SetConfig+0x116>
 800397a:	2b10      	cmp	r3, #16
 800397c:	d04b      	beq.n	8003a16 <TIM_SlaveTimer_SetConfig+0x116>
 800397e:	e047      	b.n	8003a10 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6818      	ldr	r0, [r3, #0]
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	68d9      	ldr	r1, [r3, #12]
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	f000 f8c1 	bl	8003b16 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8003994:	e040      	b.n	8003a18 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2b05      	cmp	r3, #5
 800399c:	d101      	bne.n	80039a2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e03b      	b.n	8003a1a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6a1a      	ldr	r2, [r3, #32]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 0201 	bic.w	r2, r2, #1
 80039b8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039c8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	011b      	lsls	r3, r3, #4
 80039d0:	68ba      	ldr	r2, [r7, #8]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	621a      	str	r2, [r3, #32]
      break;
 80039e6:	e017      	b.n	8003a18 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6818      	ldr	r0, [r3, #0]
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	6899      	ldr	r1, [r3, #8]
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	691b      	ldr	r3, [r3, #16]
 80039f4:	461a      	mov	r2, r3
 80039f6:	f000 f814 	bl	8003a22 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80039fa:	e00d      	b.n	8003a18 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6818      	ldr	r0, [r3, #0]
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	6899      	ldr	r1, [r3, #8]
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	461a      	mov	r2, r3
 8003a0a:	f000 f839 	bl	8003a80 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8003a0e:	e003      	b.n	8003a18 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	75fb      	strb	r3, [r7, #23]
      break;
 8003a14:	e000      	b.n	8003a18 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8003a16:	bf00      	nop
  }

  return status;
 8003a18:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3718      	adds	r7, #24
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}

08003a22 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a22:	b480      	push	{r7}
 8003a24:	b087      	sub	sp, #28
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	60f8      	str	r0, [r7, #12]
 8003a2a:	60b9      	str	r1, [r7, #8]
 8003a2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	f023 0201 	bic.w	r2, r3, #1
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	011b      	lsls	r3, r3, #4
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	f023 030a 	bic.w	r3, r3, #10
 8003a5e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	621a      	str	r2, [r3, #32]
}
 8003a74:	bf00      	nop
 8003a76:	371c      	adds	r7, #28
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b087      	sub	sp, #28
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6a1b      	ldr	r3, [r3, #32]
 8003a90:	f023 0210 	bic.w	r2, r3, #16
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003aaa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	031b      	lsls	r3, r3, #12
 8003ab0:	697a      	ldr	r2, [r7, #20]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003abc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	011b      	lsls	r3, r3, #4
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	621a      	str	r2, [r3, #32]
}
 8003ad4:	bf00      	nop
 8003ad6:	371c      	adds	r7, #28
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b085      	sub	sp, #20
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003af6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	f043 0307 	orr.w	r3, r3, #7
 8003b02:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	609a      	str	r2, [r3, #8]
}
 8003b0a:	bf00      	nop
 8003b0c:	3714      	adds	r7, #20
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr

08003b16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b16:	b480      	push	{r7}
 8003b18:	b087      	sub	sp, #28
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	60f8      	str	r0, [r7, #12]
 8003b1e:	60b9      	str	r1, [r7, #8]
 8003b20:	607a      	str	r2, [r7, #4]
 8003b22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b30:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	021a      	lsls	r2, r3, #8
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	697a      	ldr	r2, [r7, #20]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	609a      	str	r2, [r3, #8]
}
 8003b4a:	bf00      	nop
 8003b4c:	371c      	adds	r7, #28
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr

08003b56 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b56:	b480      	push	{r7}
 8003b58:	b087      	sub	sp, #28
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	60f8      	str	r0, [r7, #12]
 8003b5e:	60b9      	str	r1, [r7, #8]
 8003b60:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	f003 031f 	and.w	r3, r3, #31
 8003b68:	2201      	movs	r2, #1
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6a1a      	ldr	r2, [r3, #32]
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	43db      	mvns	r3, r3
 8003b78:	401a      	ands	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6a1a      	ldr	r2, [r3, #32]
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	f003 031f 	and.w	r3, r3, #31
 8003b88:	6879      	ldr	r1, [r7, #4]
 8003b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	621a      	str	r2, [r3, #32]
}
 8003b94:	bf00      	nop
 8003b96:	371c      	adds	r7, #28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d101      	bne.n	8003bb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e050      	b.n	8003c5a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2202      	movs	r2, #2
 8003bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68fa      	ldr	r2, [r7, #12]
 8003be6:	4313      	orrs	r3, r2
 8003be8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a1c      	ldr	r2, [pc, #112]	; (8003c68 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d018      	beq.n	8003c2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c04:	d013      	beq.n	8003c2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a18      	ldr	r2, [pc, #96]	; (8003c6c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d00e      	beq.n	8003c2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a16      	ldr	r2, [pc, #88]	; (8003c70 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d009      	beq.n	8003c2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a15      	ldr	r2, [pc, #84]	; (8003c74 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d004      	beq.n	8003c2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a13      	ldr	r2, [pc, #76]	; (8003c78 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d10c      	bne.n	8003c48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	68ba      	ldr	r2, [r7, #8]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68ba      	ldr	r2, [r7, #8]
 8003c46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c58:	2300      	movs	r3, #0
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3714      	adds	r7, #20
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop
 8003c68:	40010000 	.word	0x40010000
 8003c6c:	40000400 	.word	0x40000400
 8003c70:	40000800 	.word	0x40000800
 8003c74:	40000c00 	.word	0x40000c00
 8003c78:	40014000 	.word	0x40014000

08003c7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c84:	bf00      	nop
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr

08003c90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c98:	bf00      	nop
 8003c9a:	370c      	adds	r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr

08003ca4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e03f      	b.n	8003d36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d106      	bne.n	8003cd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f7fd fd94 	bl	80017f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2224      	movs	r2, #36	; 0x24
 8003cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68da      	ldr	r2, [r3, #12]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ce6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 fd7b 	bl	80047e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	691a      	ldr	r2, [r3, #16]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003cfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	695a      	ldr	r2, [r3, #20]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68da      	ldr	r2, [r3, #12]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3708      	adds	r7, #8
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d3e:	b580      	push	{r7, lr}
 8003d40:	b08a      	sub	sp, #40	; 0x28
 8003d42:	af02      	add	r7, sp, #8
 8003d44:	60f8      	str	r0, [r7, #12]
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	603b      	str	r3, [r7, #0]
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b20      	cmp	r3, #32
 8003d5c:	d17c      	bne.n	8003e58 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d002      	beq.n	8003d6a <HAL_UART_Transmit+0x2c>
 8003d64:	88fb      	ldrh	r3, [r7, #6]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e075      	b.n	8003e5a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d101      	bne.n	8003d7c <HAL_UART_Transmit+0x3e>
 8003d78:	2302      	movs	r3, #2
 8003d7a:	e06e      	b.n	8003e5a <HAL_UART_Transmit+0x11c>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2200      	movs	r2, #0
 8003d88:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2221      	movs	r2, #33	; 0x21
 8003d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d92:	f7fd feb7 	bl	8001b04 <HAL_GetTick>
 8003d96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	88fa      	ldrh	r2, [r7, #6]
 8003d9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	88fa      	ldrh	r2, [r7, #6]
 8003da2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	689b      	ldr	r3, [r3, #8]
 8003da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dac:	d108      	bne.n	8003dc0 <HAL_UART_Transmit+0x82>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d104      	bne.n	8003dc0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003db6:	2300      	movs	r3, #0
 8003db8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	61bb      	str	r3, [r7, #24]
 8003dbe:	e003      	b.n	8003dc8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003dd0:	e02a      	b.n	8003e28 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	9300      	str	r3, [sp, #0]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	2180      	movs	r1, #128	; 0x80
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 faf9 	bl	80043d4 <UART_WaitOnFlagUntilTimeout>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d001      	beq.n	8003dec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e036      	b.n	8003e5a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10b      	bne.n	8003e0a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003df2:	69bb      	ldr	r3, [r7, #24]
 8003df4:	881b      	ldrh	r3, [r3, #0]
 8003df6:	461a      	mov	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	3302      	adds	r3, #2
 8003e06:	61bb      	str	r3, [r7, #24]
 8003e08:	e007      	b.n	8003e1a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	781a      	ldrb	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	3301      	adds	r3, #1
 8003e18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	3b01      	subs	r3, #1
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1cf      	bne.n	8003dd2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	9300      	str	r3, [sp, #0]
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	2140      	movs	r1, #64	; 0x40
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 fac9 	bl	80043d4 <UART_WaitOnFlagUntilTimeout>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e006      	b.n	8003e5a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2220      	movs	r2, #32
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003e54:	2300      	movs	r3, #0
 8003e56:	e000      	b.n	8003e5a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003e58:	2302      	movs	r3, #2
  }
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3720      	adds	r7, #32
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
	...

08003e64 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b0ba      	sub	sp, #232	; 0xe8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003ea2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d10f      	bne.n	8003eca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eae:	f003 0320 	and.w	r3, r3, #32
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d009      	beq.n	8003eca <HAL_UART_IRQHandler+0x66>
 8003eb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003eba:	f003 0320 	and.w	r3, r3, #32
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d003      	beq.n	8003eca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 fbd3 	bl	800466e <UART_Receive_IT>
      return;
 8003ec8:	e256      	b.n	8004378 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003eca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f000 80de 	beq.w	8004090 <HAL_UART_IRQHandler+0x22c>
 8003ed4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d106      	bne.n	8003eee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ee4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	f000 80d1 	beq.w	8004090 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003eee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d00b      	beq.n	8003f12 <HAL_UART_IRQHandler+0xae>
 8003efa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d005      	beq.n	8003f12 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	f043 0201 	orr.w	r2, r3, #1
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f16:	f003 0304 	and.w	r3, r3, #4
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00b      	beq.n	8003f36 <HAL_UART_IRQHandler+0xd2>
 8003f1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f22:	f003 0301 	and.w	r3, r3, #1
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d005      	beq.n	8003f36 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2e:	f043 0202 	orr.w	r2, r3, #2
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00b      	beq.n	8003f5a <HAL_UART_IRQHandler+0xf6>
 8003f42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d005      	beq.n	8003f5a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f043 0204 	orr.w	r2, r3, #4
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f5e:	f003 0308 	and.w	r3, r3, #8
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d011      	beq.n	8003f8a <HAL_UART_IRQHandler+0x126>
 8003f66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f6a:	f003 0320 	and.w	r3, r3, #32
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d105      	bne.n	8003f7e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d005      	beq.n	8003f8a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f82:	f043 0208 	orr.w	r2, r3, #8
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	f000 81ed 	beq.w	800436e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f98:	f003 0320 	and.w	r3, r3, #32
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d008      	beq.n	8003fb2 <HAL_UART_IRQHandler+0x14e>
 8003fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fa4:	f003 0320 	and.w	r3, r3, #32
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d002      	beq.n	8003fb2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f000 fb5e 	bl	800466e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fbc:	2b40      	cmp	r3, #64	; 0x40
 8003fbe:	bf0c      	ite	eq
 8003fc0:	2301      	moveq	r3, #1
 8003fc2:	2300      	movne	r3, #0
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	f003 0308 	and.w	r3, r3, #8
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d103      	bne.n	8003fde <HAL_UART_IRQHandler+0x17a>
 8003fd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d04f      	beq.n	800407e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 fa66 	bl	80044b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fee:	2b40      	cmp	r3, #64	; 0x40
 8003ff0:	d141      	bne.n	8004076 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	3314      	adds	r3, #20
 8003ff8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ffc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004000:	e853 3f00 	ldrex	r3, [r3]
 8004004:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004008:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800400c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004010:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	3314      	adds	r3, #20
 800401a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800401e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004022:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004026:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800402a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800402e:	e841 2300 	strex	r3, r2, [r1]
 8004032:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004036:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1d9      	bne.n	8003ff2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004042:	2b00      	cmp	r3, #0
 8004044:	d013      	beq.n	800406e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800404a:	4a7d      	ldr	r2, [pc, #500]	; (8004240 <HAL_UART_IRQHandler+0x3dc>)
 800404c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004052:	4618      	mov	r0, r3
 8004054:	f7fd feb4 	bl	8001dc0 <HAL_DMA_Abort_IT>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d016      	beq.n	800408c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004062:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004068:	4610      	mov	r0, r2
 800406a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800406c:	e00e      	b.n	800408c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f99a 	bl	80043a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004074:	e00a      	b.n	800408c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 f996 	bl	80043a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800407c:	e006      	b.n	800408c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f992 	bl	80043a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800408a:	e170      	b.n	800436e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800408c:	bf00      	nop
    return;
 800408e:	e16e      	b.n	800436e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004094:	2b01      	cmp	r3, #1
 8004096:	f040 814a 	bne.w	800432e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800409a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800409e:	f003 0310 	and.w	r3, r3, #16
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 8143 	beq.w	800432e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80040a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040ac:	f003 0310 	and.w	r3, r3, #16
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f000 813c 	beq.w	800432e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040b6:	2300      	movs	r3, #0
 80040b8:	60bb      	str	r3, [r7, #8]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	60bb      	str	r3, [r7, #8]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	60bb      	str	r3, [r7, #8]
 80040ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d6:	2b40      	cmp	r3, #64	; 0x40
 80040d8:	f040 80b4 	bne.w	8004244 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80040e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 8140 	beq.w	8004372 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80040f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80040fa:	429a      	cmp	r2, r3
 80040fc:	f080 8139 	bcs.w	8004372 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004106:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004112:	f000 8088 	beq.w	8004226 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	330c      	adds	r3, #12
 800411c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004120:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004124:	e853 3f00 	ldrex	r3, [r3]
 8004128:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800412c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004130:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004134:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	330c      	adds	r3, #12
 800413e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004142:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004146:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800414e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004152:	e841 2300 	strex	r3, r2, [r1]
 8004156:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800415a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800415e:	2b00      	cmp	r3, #0
 8004160:	d1d9      	bne.n	8004116 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	3314      	adds	r3, #20
 8004168:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800416a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800416c:	e853 3f00 	ldrex	r3, [r3]
 8004170:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004172:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004174:	f023 0301 	bic.w	r3, r3, #1
 8004178:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	3314      	adds	r3, #20
 8004182:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004186:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800418a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800418e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004192:	e841 2300 	strex	r3, r2, [r1]
 8004196:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004198:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1e1      	bne.n	8004162 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	3314      	adds	r3, #20
 80041a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041a8:	e853 3f00 	ldrex	r3, [r3]
 80041ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80041ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	3314      	adds	r3, #20
 80041be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80041c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80041c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80041c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80041ca:	e841 2300 	strex	r3, r2, [r1]
 80041ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80041d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1e3      	bne.n	800419e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2220      	movs	r2, #32
 80041da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	330c      	adds	r3, #12
 80041ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041ee:	e853 3f00 	ldrex	r3, [r3]
 80041f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80041f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041f6:	f023 0310 	bic.w	r3, r3, #16
 80041fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	330c      	adds	r3, #12
 8004204:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004208:	65ba      	str	r2, [r7, #88]	; 0x58
 800420a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800420c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800420e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004210:	e841 2300 	strex	r3, r2, [r1]
 8004214:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004216:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004218:	2b00      	cmp	r3, #0
 800421a:	d1e3      	bne.n	80041e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004220:	4618      	mov	r0, r3
 8004222:	f7fd fd5d 	bl	8001ce0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800422e:	b29b      	uxth	r3, r3
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	b29b      	uxth	r3, r3
 8004234:	4619      	mov	r1, r3
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f8c0 	bl	80043bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800423c:	e099      	b.n	8004372 <HAL_UART_IRQHandler+0x50e>
 800423e:	bf00      	nop
 8004240:	08004577 	.word	0x08004577
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800424c:	b29b      	uxth	r3, r3
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004258:	b29b      	uxth	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	f000 808b 	beq.w	8004376 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004260:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004264:	2b00      	cmp	r3, #0
 8004266:	f000 8086 	beq.w	8004376 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	330c      	adds	r3, #12
 8004270:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004274:	e853 3f00 	ldrex	r3, [r3]
 8004278:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800427a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800427c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004280:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	330c      	adds	r3, #12
 800428a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800428e:	647a      	str	r2, [r7, #68]	; 0x44
 8004290:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004292:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004294:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004296:	e841 2300 	strex	r3, r2, [r1]
 800429a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800429c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1e3      	bne.n	800426a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	3314      	adds	r3, #20
 80042a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ac:	e853 3f00 	ldrex	r3, [r3]
 80042b0:	623b      	str	r3, [r7, #32]
   return(result);
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	f023 0301 	bic.w	r3, r3, #1
 80042b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	3314      	adds	r3, #20
 80042c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80042c6:	633a      	str	r2, [r7, #48]	; 0x30
 80042c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80042cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042ce:	e841 2300 	strex	r3, r2, [r1]
 80042d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80042d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1e3      	bne.n	80042a2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2220      	movs	r2, #32
 80042de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	330c      	adds	r3, #12
 80042ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	e853 3f00 	ldrex	r3, [r3]
 80042f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f023 0310 	bic.w	r3, r3, #16
 80042fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	330c      	adds	r3, #12
 8004308:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800430c:	61fa      	str	r2, [r7, #28]
 800430e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004310:	69b9      	ldr	r1, [r7, #24]
 8004312:	69fa      	ldr	r2, [r7, #28]
 8004314:	e841 2300 	strex	r3, r2, [r1]
 8004318:	617b      	str	r3, [r7, #20]
   return(result);
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d1e3      	bne.n	80042e8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004320:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004324:	4619      	mov	r1, r3
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 f848 	bl	80043bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800432c:	e023      	b.n	8004376 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800432e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004336:	2b00      	cmp	r3, #0
 8004338:	d009      	beq.n	800434e <HAL_UART_IRQHandler+0x4ea>
 800433a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800433e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f929 	bl	800459e <UART_Transmit_IT>
    return;
 800434c:	e014      	b.n	8004378 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800434e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00e      	beq.n	8004378 <HAL_UART_IRQHandler+0x514>
 800435a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800435e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004362:	2b00      	cmp	r3, #0
 8004364:	d008      	beq.n	8004378 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f969 	bl	800463e <UART_EndTransmit_IT>
    return;
 800436c:	e004      	b.n	8004378 <HAL_UART_IRQHandler+0x514>
    return;
 800436e:	bf00      	nop
 8004370:	e002      	b.n	8004378 <HAL_UART_IRQHandler+0x514>
      return;
 8004372:	bf00      	nop
 8004374:	e000      	b.n	8004378 <HAL_UART_IRQHandler+0x514>
      return;
 8004376:	bf00      	nop
  }
}
 8004378:	37e8      	adds	r7, #232	; 0xe8
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop

08004380 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004388:	bf00      	nop
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800439c:	bf00      	nop
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043b0:	bf00      	nop
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	460b      	mov	r3, r1
 80043c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b090      	sub	sp, #64	; 0x40
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	603b      	str	r3, [r7, #0]
 80043e0:	4613      	mov	r3, r2
 80043e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043e4:	e050      	b.n	8004488 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ec:	d04c      	beq.n	8004488 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80043ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d007      	beq.n	8004404 <UART_WaitOnFlagUntilTimeout+0x30>
 80043f4:	f7fd fb86 	bl	8001b04 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004400:	429a      	cmp	r2, r3
 8004402:	d241      	bcs.n	8004488 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	330c      	adds	r3, #12
 800440a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800440e:	e853 3f00 	ldrex	r3, [r3]
 8004412:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004416:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800441a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	330c      	adds	r3, #12
 8004422:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004424:	637a      	str	r2, [r7, #52]	; 0x34
 8004426:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004428:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800442a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800442c:	e841 2300 	strex	r3, r2, [r1]
 8004430:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1e5      	bne.n	8004404 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	3314      	adds	r3, #20
 800443e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	e853 3f00 	ldrex	r3, [r3]
 8004446:	613b      	str	r3, [r7, #16]
   return(result);
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	f023 0301 	bic.w	r3, r3, #1
 800444e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3314      	adds	r3, #20
 8004456:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004458:	623a      	str	r2, [r7, #32]
 800445a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800445c:	69f9      	ldr	r1, [r7, #28]
 800445e:	6a3a      	ldr	r2, [r7, #32]
 8004460:	e841 2300 	strex	r3, r2, [r1]
 8004464:	61bb      	str	r3, [r7, #24]
   return(result);
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1e5      	bne.n	8004438 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2220      	movs	r2, #32
 8004470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2220      	movs	r2, #32
 8004478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2200      	movs	r2, #0
 8004480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e00f      	b.n	80044a8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	4013      	ands	r3, r2
 8004492:	68ba      	ldr	r2, [r7, #8]
 8004494:	429a      	cmp	r2, r3
 8004496:	bf0c      	ite	eq
 8004498:	2301      	moveq	r3, #1
 800449a:	2300      	movne	r3, #0
 800449c:	b2db      	uxtb	r3, r3
 800449e:	461a      	mov	r2, r3
 80044a0:	79fb      	ldrb	r3, [r7, #7]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d09f      	beq.n	80043e6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3740      	adds	r7, #64	; 0x40
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b095      	sub	sp, #84	; 0x54
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	330c      	adds	r3, #12
 80044be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044c2:	e853 3f00 	ldrex	r3, [r3]
 80044c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80044c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80044ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	330c      	adds	r3, #12
 80044d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044d8:	643a      	str	r2, [r7, #64]	; 0x40
 80044da:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80044de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80044e0:	e841 2300 	strex	r3, r2, [r1]
 80044e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80044e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1e5      	bne.n	80044b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	3314      	adds	r3, #20
 80044f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f4:	6a3b      	ldr	r3, [r7, #32]
 80044f6:	e853 3f00 	ldrex	r3, [r3]
 80044fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	f023 0301 	bic.w	r3, r3, #1
 8004502:	64bb      	str	r3, [r7, #72]	; 0x48
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	3314      	adds	r3, #20
 800450a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800450c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800450e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004510:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004512:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004514:	e841 2300 	strex	r3, r2, [r1]
 8004518:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800451a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1e5      	bne.n	80044ec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004524:	2b01      	cmp	r3, #1
 8004526:	d119      	bne.n	800455c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	330c      	adds	r3, #12
 800452e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	e853 3f00 	ldrex	r3, [r3]
 8004536:	60bb      	str	r3, [r7, #8]
   return(result);
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	f023 0310 	bic.w	r3, r3, #16
 800453e:	647b      	str	r3, [r7, #68]	; 0x44
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	330c      	adds	r3, #12
 8004546:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004548:	61ba      	str	r2, [r7, #24]
 800454a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454c:	6979      	ldr	r1, [r7, #20]
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	e841 2300 	strex	r3, r2, [r1]
 8004554:	613b      	str	r3, [r7, #16]
   return(result);
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1e5      	bne.n	8004528 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2220      	movs	r2, #32
 8004560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	631a      	str	r2, [r3, #48]	; 0x30
}
 800456a:	bf00      	nop
 800456c:	3754      	adds	r7, #84	; 0x54
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b084      	sub	sp, #16
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004582:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2200      	movs	r2, #0
 8004588:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f7ff ff09 	bl	80043a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004596:	bf00      	nop
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800459e:	b480      	push	{r7}
 80045a0:	b085      	sub	sp, #20
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b21      	cmp	r3, #33	; 0x21
 80045b0:	d13e      	bne.n	8004630 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ba:	d114      	bne.n	80045e6 <UART_Transmit_IT+0x48>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d110      	bne.n	80045e6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a1b      	ldr	r3, [r3, #32]
 80045c8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	881b      	ldrh	r3, [r3, #0]
 80045ce:	461a      	mov	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045d8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	1c9a      	adds	r2, r3, #2
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	621a      	str	r2, [r3, #32]
 80045e4:	e008      	b.n	80045f8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	1c59      	adds	r1, r3, #1
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	6211      	str	r1, [r2, #32]
 80045f0:	781a      	ldrb	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29b      	uxth	r3, r3
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	4619      	mov	r1, r3
 8004606:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004608:	2b00      	cmp	r3, #0
 800460a:	d10f      	bne.n	800462c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68da      	ldr	r2, [r3, #12]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800461a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68da      	ldr	r2, [r3, #12]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800462a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800462c:	2300      	movs	r3, #0
 800462e:	e000      	b.n	8004632 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004630:	2302      	movs	r3, #2
  }
}
 8004632:	4618      	mov	r0, r3
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800463e:	b580      	push	{r7, lr}
 8004640:	b082      	sub	sp, #8
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68da      	ldr	r2, [r3, #12]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004654:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2220      	movs	r2, #32
 800465a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f7ff fe8e 	bl	8004380 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	3708      	adds	r7, #8
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b08c      	sub	sp, #48	; 0x30
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b22      	cmp	r3, #34	; 0x22
 8004680:	f040 80ab 	bne.w	80047da <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800468c:	d117      	bne.n	80046be <UART_Receive_IT+0x50>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d113      	bne.n	80046be <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004696:	2300      	movs	r3, #0
 8004698:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800469e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ac:	b29a      	uxth	r2, r3
 80046ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b6:	1c9a      	adds	r2, r3, #2
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	629a      	str	r2, [r3, #40]	; 0x28
 80046bc:	e026      	b.n	800470c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80046c4:	2300      	movs	r3, #0
 80046c6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046d0:	d007      	beq.n	80046e2 <UART_Receive_IT+0x74>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10a      	bne.n	80046f0 <UART_Receive_IT+0x82>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d106      	bne.n	80046f0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	b2da      	uxtb	r2, r3
 80046ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ec:	701a      	strb	r2, [r3, #0]
 80046ee:	e008      	b.n	8004702 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046fc:	b2da      	uxtb	r2, r3
 80046fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004700:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004710:	b29b      	uxth	r3, r3
 8004712:	3b01      	subs	r3, #1
 8004714:	b29b      	uxth	r3, r3
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	4619      	mov	r1, r3
 800471a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800471c:	2b00      	cmp	r3, #0
 800471e:	d15a      	bne.n	80047d6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f022 0220 	bic.w	r2, r2, #32
 800472e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68da      	ldr	r2, [r3, #12]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800473e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	695a      	ldr	r2, [r3, #20]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0201 	bic.w	r2, r2, #1
 800474e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2220      	movs	r2, #32
 8004754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800475c:	2b01      	cmp	r3, #1
 800475e:	d135      	bne.n	80047cc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	330c      	adds	r3, #12
 800476c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	e853 3f00 	ldrex	r3, [r3]
 8004774:	613b      	str	r3, [r7, #16]
   return(result);
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	f023 0310 	bic.w	r3, r3, #16
 800477c:	627b      	str	r3, [r7, #36]	; 0x24
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	330c      	adds	r3, #12
 8004784:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004786:	623a      	str	r2, [r7, #32]
 8004788:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478a:	69f9      	ldr	r1, [r7, #28]
 800478c:	6a3a      	ldr	r2, [r7, #32]
 800478e:	e841 2300 	strex	r3, r2, [r1]
 8004792:	61bb      	str	r3, [r7, #24]
   return(result);
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1e5      	bne.n	8004766 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0310 	and.w	r3, r3, #16
 80047a4:	2b10      	cmp	r3, #16
 80047a6:	d10a      	bne.n	80047be <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80047a8:	2300      	movs	r3, #0
 80047aa:	60fb      	str	r3, [r7, #12]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	60fb      	str	r3, [r7, #12]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	60fb      	str	r3, [r7, #12]
 80047bc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047c2:	4619      	mov	r1, r3
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f7ff fdf9 	bl	80043bc <HAL_UARTEx_RxEventCallback>
 80047ca:	e002      	b.n	80047d2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f7ff fde1 	bl	8004394 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047d2:	2300      	movs	r3, #0
 80047d4:	e002      	b.n	80047dc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80047d6:	2300      	movs	r3, #0
 80047d8:	e000      	b.n	80047dc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80047da:	2302      	movs	r3, #2
  }
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3730      	adds	r7, #48	; 0x30
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047e8:	b0c0      	sub	sp, #256	; 0x100
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	691b      	ldr	r3, [r3, #16]
 80047f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80047fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004800:	68d9      	ldr	r1, [r3, #12]
 8004802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	ea40 0301 	orr.w	r3, r0, r1
 800480c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800480e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004812:	689a      	ldr	r2, [r3, #8]
 8004814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	431a      	orrs	r2, r3
 800481c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	431a      	orrs	r2, r3
 8004824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004828:	69db      	ldr	r3, [r3, #28]
 800482a:	4313      	orrs	r3, r2
 800482c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800483c:	f021 010c 	bic.w	r1, r1, #12
 8004840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800484a:	430b      	orrs	r3, r1
 800484c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800484e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800485a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800485e:	6999      	ldr	r1, [r3, #24]
 8004860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	ea40 0301 	orr.w	r3, r0, r1
 800486a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800486c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	4b8f      	ldr	r3, [pc, #572]	; (8004ab0 <UART_SetConfig+0x2cc>)
 8004874:	429a      	cmp	r2, r3
 8004876:	d005      	beq.n	8004884 <UART_SetConfig+0xa0>
 8004878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	4b8d      	ldr	r3, [pc, #564]	; (8004ab4 <UART_SetConfig+0x2d0>)
 8004880:	429a      	cmp	r2, r3
 8004882:	d104      	bne.n	800488e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004884:	f7fe f8a0 	bl	80029c8 <HAL_RCC_GetPCLK2Freq>
 8004888:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800488c:	e003      	b.n	8004896 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800488e:	f7fe f887 	bl	80029a0 <HAL_RCC_GetPCLK1Freq>
 8004892:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800489a:	69db      	ldr	r3, [r3, #28]
 800489c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048a0:	f040 810c 	bne.w	8004abc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048a8:	2200      	movs	r2, #0
 80048aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80048ae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80048b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80048b6:	4622      	mov	r2, r4
 80048b8:	462b      	mov	r3, r5
 80048ba:	1891      	adds	r1, r2, r2
 80048bc:	65b9      	str	r1, [r7, #88]	; 0x58
 80048be:	415b      	adcs	r3, r3
 80048c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80048c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80048c6:	4621      	mov	r1, r4
 80048c8:	eb12 0801 	adds.w	r8, r2, r1
 80048cc:	4629      	mov	r1, r5
 80048ce:	eb43 0901 	adc.w	r9, r3, r1
 80048d2:	f04f 0200 	mov.w	r2, #0
 80048d6:	f04f 0300 	mov.w	r3, #0
 80048da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048e6:	4690      	mov	r8, r2
 80048e8:	4699      	mov	r9, r3
 80048ea:	4623      	mov	r3, r4
 80048ec:	eb18 0303 	adds.w	r3, r8, r3
 80048f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80048f4:	462b      	mov	r3, r5
 80048f6:	eb49 0303 	adc.w	r3, r9, r3
 80048fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80048fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800490a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800490e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004912:	460b      	mov	r3, r1
 8004914:	18db      	adds	r3, r3, r3
 8004916:	653b      	str	r3, [r7, #80]	; 0x50
 8004918:	4613      	mov	r3, r2
 800491a:	eb42 0303 	adc.w	r3, r2, r3
 800491e:	657b      	str	r3, [r7, #84]	; 0x54
 8004920:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004924:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004928:	f7fb fc5a 	bl	80001e0 <__aeabi_uldivmod>
 800492c:	4602      	mov	r2, r0
 800492e:	460b      	mov	r3, r1
 8004930:	4b61      	ldr	r3, [pc, #388]	; (8004ab8 <UART_SetConfig+0x2d4>)
 8004932:	fba3 2302 	umull	r2, r3, r3, r2
 8004936:	095b      	lsrs	r3, r3, #5
 8004938:	011c      	lsls	r4, r3, #4
 800493a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800493e:	2200      	movs	r2, #0
 8004940:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004944:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004948:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800494c:	4642      	mov	r2, r8
 800494e:	464b      	mov	r3, r9
 8004950:	1891      	adds	r1, r2, r2
 8004952:	64b9      	str	r1, [r7, #72]	; 0x48
 8004954:	415b      	adcs	r3, r3
 8004956:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004958:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800495c:	4641      	mov	r1, r8
 800495e:	eb12 0a01 	adds.w	sl, r2, r1
 8004962:	4649      	mov	r1, r9
 8004964:	eb43 0b01 	adc.w	fp, r3, r1
 8004968:	f04f 0200 	mov.w	r2, #0
 800496c:	f04f 0300 	mov.w	r3, #0
 8004970:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004974:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004978:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800497c:	4692      	mov	sl, r2
 800497e:	469b      	mov	fp, r3
 8004980:	4643      	mov	r3, r8
 8004982:	eb1a 0303 	adds.w	r3, sl, r3
 8004986:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800498a:	464b      	mov	r3, r9
 800498c:	eb4b 0303 	adc.w	r3, fp, r3
 8004990:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049a0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80049a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80049a8:	460b      	mov	r3, r1
 80049aa:	18db      	adds	r3, r3, r3
 80049ac:	643b      	str	r3, [r7, #64]	; 0x40
 80049ae:	4613      	mov	r3, r2
 80049b0:	eb42 0303 	adc.w	r3, r2, r3
 80049b4:	647b      	str	r3, [r7, #68]	; 0x44
 80049b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80049ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80049be:	f7fb fc0f 	bl	80001e0 <__aeabi_uldivmod>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	4611      	mov	r1, r2
 80049c8:	4b3b      	ldr	r3, [pc, #236]	; (8004ab8 <UART_SetConfig+0x2d4>)
 80049ca:	fba3 2301 	umull	r2, r3, r3, r1
 80049ce:	095b      	lsrs	r3, r3, #5
 80049d0:	2264      	movs	r2, #100	; 0x64
 80049d2:	fb02 f303 	mul.w	r3, r2, r3
 80049d6:	1acb      	subs	r3, r1, r3
 80049d8:	00db      	lsls	r3, r3, #3
 80049da:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80049de:	4b36      	ldr	r3, [pc, #216]	; (8004ab8 <UART_SetConfig+0x2d4>)
 80049e0:	fba3 2302 	umull	r2, r3, r3, r2
 80049e4:	095b      	lsrs	r3, r3, #5
 80049e6:	005b      	lsls	r3, r3, #1
 80049e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80049ec:	441c      	add	r4, r3
 80049ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80049f2:	2200      	movs	r2, #0
 80049f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80049f8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80049fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004a00:	4642      	mov	r2, r8
 8004a02:	464b      	mov	r3, r9
 8004a04:	1891      	adds	r1, r2, r2
 8004a06:	63b9      	str	r1, [r7, #56]	; 0x38
 8004a08:	415b      	adcs	r3, r3
 8004a0a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a0c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004a10:	4641      	mov	r1, r8
 8004a12:	1851      	adds	r1, r2, r1
 8004a14:	6339      	str	r1, [r7, #48]	; 0x30
 8004a16:	4649      	mov	r1, r9
 8004a18:	414b      	adcs	r3, r1
 8004a1a:	637b      	str	r3, [r7, #52]	; 0x34
 8004a1c:	f04f 0200 	mov.w	r2, #0
 8004a20:	f04f 0300 	mov.w	r3, #0
 8004a24:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004a28:	4659      	mov	r1, fp
 8004a2a:	00cb      	lsls	r3, r1, #3
 8004a2c:	4651      	mov	r1, sl
 8004a2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a32:	4651      	mov	r1, sl
 8004a34:	00ca      	lsls	r2, r1, #3
 8004a36:	4610      	mov	r0, r2
 8004a38:	4619      	mov	r1, r3
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	4642      	mov	r2, r8
 8004a3e:	189b      	adds	r3, r3, r2
 8004a40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004a44:	464b      	mov	r3, r9
 8004a46:	460a      	mov	r2, r1
 8004a48:	eb42 0303 	adc.w	r3, r2, r3
 8004a4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004a5c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004a60:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004a64:	460b      	mov	r3, r1
 8004a66:	18db      	adds	r3, r3, r3
 8004a68:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a6a:	4613      	mov	r3, r2
 8004a6c:	eb42 0303 	adc.w	r3, r2, r3
 8004a70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a72:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004a76:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004a7a:	f7fb fbb1 	bl	80001e0 <__aeabi_uldivmod>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	460b      	mov	r3, r1
 8004a82:	4b0d      	ldr	r3, [pc, #52]	; (8004ab8 <UART_SetConfig+0x2d4>)
 8004a84:	fba3 1302 	umull	r1, r3, r3, r2
 8004a88:	095b      	lsrs	r3, r3, #5
 8004a8a:	2164      	movs	r1, #100	; 0x64
 8004a8c:	fb01 f303 	mul.w	r3, r1, r3
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	00db      	lsls	r3, r3, #3
 8004a94:	3332      	adds	r3, #50	; 0x32
 8004a96:	4a08      	ldr	r2, [pc, #32]	; (8004ab8 <UART_SetConfig+0x2d4>)
 8004a98:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9c:	095b      	lsrs	r3, r3, #5
 8004a9e:	f003 0207 	and.w	r2, r3, #7
 8004aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4422      	add	r2, r4
 8004aaa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004aac:	e106      	b.n	8004cbc <UART_SetConfig+0x4d8>
 8004aae:	bf00      	nop
 8004ab0:	40011000 	.word	0x40011000
 8004ab4:	40011400 	.word	0x40011400
 8004ab8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004abc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004ac6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004aca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004ace:	4642      	mov	r2, r8
 8004ad0:	464b      	mov	r3, r9
 8004ad2:	1891      	adds	r1, r2, r2
 8004ad4:	6239      	str	r1, [r7, #32]
 8004ad6:	415b      	adcs	r3, r3
 8004ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8004ada:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ade:	4641      	mov	r1, r8
 8004ae0:	1854      	adds	r4, r2, r1
 8004ae2:	4649      	mov	r1, r9
 8004ae4:	eb43 0501 	adc.w	r5, r3, r1
 8004ae8:	f04f 0200 	mov.w	r2, #0
 8004aec:	f04f 0300 	mov.w	r3, #0
 8004af0:	00eb      	lsls	r3, r5, #3
 8004af2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004af6:	00e2      	lsls	r2, r4, #3
 8004af8:	4614      	mov	r4, r2
 8004afa:	461d      	mov	r5, r3
 8004afc:	4643      	mov	r3, r8
 8004afe:	18e3      	adds	r3, r4, r3
 8004b00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004b04:	464b      	mov	r3, r9
 8004b06:	eb45 0303 	adc.w	r3, r5, r3
 8004b0a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004b1a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004b1e:	f04f 0200 	mov.w	r2, #0
 8004b22:	f04f 0300 	mov.w	r3, #0
 8004b26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004b2a:	4629      	mov	r1, r5
 8004b2c:	008b      	lsls	r3, r1, #2
 8004b2e:	4621      	mov	r1, r4
 8004b30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b34:	4621      	mov	r1, r4
 8004b36:	008a      	lsls	r2, r1, #2
 8004b38:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004b3c:	f7fb fb50 	bl	80001e0 <__aeabi_uldivmod>
 8004b40:	4602      	mov	r2, r0
 8004b42:	460b      	mov	r3, r1
 8004b44:	4b60      	ldr	r3, [pc, #384]	; (8004cc8 <UART_SetConfig+0x4e4>)
 8004b46:	fba3 2302 	umull	r2, r3, r3, r2
 8004b4a:	095b      	lsrs	r3, r3, #5
 8004b4c:	011c      	lsls	r4, r3, #4
 8004b4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b52:	2200      	movs	r2, #0
 8004b54:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004b58:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004b5c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004b60:	4642      	mov	r2, r8
 8004b62:	464b      	mov	r3, r9
 8004b64:	1891      	adds	r1, r2, r2
 8004b66:	61b9      	str	r1, [r7, #24]
 8004b68:	415b      	adcs	r3, r3
 8004b6a:	61fb      	str	r3, [r7, #28]
 8004b6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b70:	4641      	mov	r1, r8
 8004b72:	1851      	adds	r1, r2, r1
 8004b74:	6139      	str	r1, [r7, #16]
 8004b76:	4649      	mov	r1, r9
 8004b78:	414b      	adcs	r3, r1
 8004b7a:	617b      	str	r3, [r7, #20]
 8004b7c:	f04f 0200 	mov.w	r2, #0
 8004b80:	f04f 0300 	mov.w	r3, #0
 8004b84:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b88:	4659      	mov	r1, fp
 8004b8a:	00cb      	lsls	r3, r1, #3
 8004b8c:	4651      	mov	r1, sl
 8004b8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b92:	4651      	mov	r1, sl
 8004b94:	00ca      	lsls	r2, r1, #3
 8004b96:	4610      	mov	r0, r2
 8004b98:	4619      	mov	r1, r3
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	4642      	mov	r2, r8
 8004b9e:	189b      	adds	r3, r3, r2
 8004ba0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004ba4:	464b      	mov	r3, r9
 8004ba6:	460a      	mov	r2, r1
 8004ba8:	eb42 0303 	adc.w	r3, r2, r3
 8004bac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	67bb      	str	r3, [r7, #120]	; 0x78
 8004bba:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004bbc:	f04f 0200 	mov.w	r2, #0
 8004bc0:	f04f 0300 	mov.w	r3, #0
 8004bc4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004bc8:	4649      	mov	r1, r9
 8004bca:	008b      	lsls	r3, r1, #2
 8004bcc:	4641      	mov	r1, r8
 8004bce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bd2:	4641      	mov	r1, r8
 8004bd4:	008a      	lsls	r2, r1, #2
 8004bd6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004bda:	f7fb fb01 	bl	80001e0 <__aeabi_uldivmod>
 8004bde:	4602      	mov	r2, r0
 8004be0:	460b      	mov	r3, r1
 8004be2:	4611      	mov	r1, r2
 8004be4:	4b38      	ldr	r3, [pc, #224]	; (8004cc8 <UART_SetConfig+0x4e4>)
 8004be6:	fba3 2301 	umull	r2, r3, r3, r1
 8004bea:	095b      	lsrs	r3, r3, #5
 8004bec:	2264      	movs	r2, #100	; 0x64
 8004bee:	fb02 f303 	mul.w	r3, r2, r3
 8004bf2:	1acb      	subs	r3, r1, r3
 8004bf4:	011b      	lsls	r3, r3, #4
 8004bf6:	3332      	adds	r3, #50	; 0x32
 8004bf8:	4a33      	ldr	r2, [pc, #204]	; (8004cc8 <UART_SetConfig+0x4e4>)
 8004bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfe:	095b      	lsrs	r3, r3, #5
 8004c00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c04:	441c      	add	r4, r3
 8004c06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	673b      	str	r3, [r7, #112]	; 0x70
 8004c0e:	677a      	str	r2, [r7, #116]	; 0x74
 8004c10:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004c14:	4642      	mov	r2, r8
 8004c16:	464b      	mov	r3, r9
 8004c18:	1891      	adds	r1, r2, r2
 8004c1a:	60b9      	str	r1, [r7, #8]
 8004c1c:	415b      	adcs	r3, r3
 8004c1e:	60fb      	str	r3, [r7, #12]
 8004c20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004c24:	4641      	mov	r1, r8
 8004c26:	1851      	adds	r1, r2, r1
 8004c28:	6039      	str	r1, [r7, #0]
 8004c2a:	4649      	mov	r1, r9
 8004c2c:	414b      	adcs	r3, r1
 8004c2e:	607b      	str	r3, [r7, #4]
 8004c30:	f04f 0200 	mov.w	r2, #0
 8004c34:	f04f 0300 	mov.w	r3, #0
 8004c38:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004c3c:	4659      	mov	r1, fp
 8004c3e:	00cb      	lsls	r3, r1, #3
 8004c40:	4651      	mov	r1, sl
 8004c42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c46:	4651      	mov	r1, sl
 8004c48:	00ca      	lsls	r2, r1, #3
 8004c4a:	4610      	mov	r0, r2
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	4603      	mov	r3, r0
 8004c50:	4642      	mov	r2, r8
 8004c52:	189b      	adds	r3, r3, r2
 8004c54:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c56:	464b      	mov	r3, r9
 8004c58:	460a      	mov	r2, r1
 8004c5a:	eb42 0303 	adc.w	r3, r2, r3
 8004c5e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	663b      	str	r3, [r7, #96]	; 0x60
 8004c6a:	667a      	str	r2, [r7, #100]	; 0x64
 8004c6c:	f04f 0200 	mov.w	r2, #0
 8004c70:	f04f 0300 	mov.w	r3, #0
 8004c74:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004c78:	4649      	mov	r1, r9
 8004c7a:	008b      	lsls	r3, r1, #2
 8004c7c:	4641      	mov	r1, r8
 8004c7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c82:	4641      	mov	r1, r8
 8004c84:	008a      	lsls	r2, r1, #2
 8004c86:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004c8a:	f7fb faa9 	bl	80001e0 <__aeabi_uldivmod>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	460b      	mov	r3, r1
 8004c92:	4b0d      	ldr	r3, [pc, #52]	; (8004cc8 <UART_SetConfig+0x4e4>)
 8004c94:	fba3 1302 	umull	r1, r3, r3, r2
 8004c98:	095b      	lsrs	r3, r3, #5
 8004c9a:	2164      	movs	r1, #100	; 0x64
 8004c9c:	fb01 f303 	mul.w	r3, r1, r3
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	011b      	lsls	r3, r3, #4
 8004ca4:	3332      	adds	r3, #50	; 0x32
 8004ca6:	4a08      	ldr	r2, [pc, #32]	; (8004cc8 <UART_SetConfig+0x4e4>)
 8004ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cac:	095b      	lsrs	r3, r3, #5
 8004cae:	f003 020f 	and.w	r2, r3, #15
 8004cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4422      	add	r2, r4
 8004cba:	609a      	str	r2, [r3, #8]
}
 8004cbc:	bf00      	nop
 8004cbe:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cc8:	51eb851f 	.word	0x51eb851f

08004ccc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b085      	sub	sp, #20
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004cda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004cde:	2b84      	cmp	r3, #132	; 0x84
 8004ce0:	d005      	beq.n	8004cee <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004ce2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	4413      	add	r3, r2
 8004cea:	3303      	adds	r3, #3
 8004cec:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004cee:	68fb      	ldr	r3, [r7, #12]
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3714      	adds	r7, #20
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004d00:	f001 f9ec 	bl	80060dc <vTaskStartScheduler>
  
  return osOK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004d0a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d0c:	b089      	sub	sp, #36	; 0x24
 8004d0e:	af04      	add	r7, sp, #16
 8004d10:	6078      	str	r0, [r7, #4]
 8004d12:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d020      	beq.n	8004d5e <osThreadCreate+0x54>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d01c      	beq.n	8004d5e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685c      	ldr	r4, [r3, #4]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	691e      	ldr	r6, [r3, #16]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7ff ffc8 	bl	8004ccc <makeFreeRtosPriority>
 8004d3c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	695b      	ldr	r3, [r3, #20]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d46:	9202      	str	r2, [sp, #8]
 8004d48:	9301      	str	r3, [sp, #4]
 8004d4a:	9100      	str	r1, [sp, #0]
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	4632      	mov	r2, r6
 8004d50:	4629      	mov	r1, r5
 8004d52:	4620      	mov	r0, r4
 8004d54:	f000 fffa 	bl	8005d4c <xTaskCreateStatic>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	60fb      	str	r3, [r7, #12]
 8004d5c:	e01c      	b.n	8004d98 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	685c      	ldr	r4, [r3, #4]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d6a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d72:	4618      	mov	r0, r3
 8004d74:	f7ff ffaa 	bl	8004ccc <makeFreeRtosPriority>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	f107 030c 	add.w	r3, r7, #12
 8004d7e:	9301      	str	r3, [sp, #4]
 8004d80:	9200      	str	r2, [sp, #0]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	4632      	mov	r2, r6
 8004d86:	4629      	mov	r1, r5
 8004d88:	4620      	mov	r0, r4
 8004d8a:	f001 f83c 	bl	8005e06 <xTaskCreate>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d001      	beq.n	8004d98 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004d94:	2300      	movs	r3, #0
 8004d96:	e000      	b.n	8004d9a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004d98:	68fb      	ldr	r3, [r7, #12]
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3714      	adds	r7, #20
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004da2 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8004da2:	b580      	push	{r7, lr}
 8004da4:	b082      	sub	sp, #8
 8004da6:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8004da8:	201c      	movs	r0, #28
 8004daa:	f002 fd55 	bl	8007858 <pvPortMalloc>
 8004dae:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00a      	beq.n	8004dcc <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	3304      	adds	r3, #4
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	f000 f9ed 	bl	80051a0 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	761a      	strb	r2, [r3, #24]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004dcc:	687b      	ldr	r3, [r7, #4]
	}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3708      	adds	r7, #8
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
	...

08004dd8 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b090      	sub	sp, #64	; 0x40
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]
 8004de4:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8004dea:	2300      	movs	r3, #0
 8004dec:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8004dee:	2300      	movs	r3, #0
 8004df0:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10a      	bne.n	8004e0e <xEventGroupWaitBits+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dfc:	f383 8811 	msr	BASEPRI, r3
 8004e00:	f3bf 8f6f 	isb	sy
 8004e04:	f3bf 8f4f 	dsb	sy
 8004e08:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004e0a:	bf00      	nop
 8004e0c:	e7fe      	b.n	8004e0c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00a      	beq.n	8004e2e <xEventGroupWaitBits+0x56>
	__asm volatile
 8004e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1c:	f383 8811 	msr	BASEPRI, r3
 8004e20:	f3bf 8f6f 	isb	sy
 8004e24:	f3bf 8f4f 	dsb	sy
 8004e28:	61fb      	str	r3, [r7, #28]
}
 8004e2a:	bf00      	nop
 8004e2c:	e7fe      	b.n	8004e2c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d10a      	bne.n	8004e4a <xEventGroupWaitBits+0x72>
	__asm volatile
 8004e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e38:	f383 8811 	msr	BASEPRI, r3
 8004e3c:	f3bf 8f6f 	isb	sy
 8004e40:	f3bf 8f4f 	dsb	sy
 8004e44:	61bb      	str	r3, [r7, #24]
}
 8004e46:	bf00      	nop
 8004e48:	e7fe      	b.n	8004e48 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e4a:	f001 fe25 	bl	8006a98 <xTaskGetSchedulerState>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d102      	bne.n	8004e5a <xEventGroupWaitBits+0x82>
 8004e54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d101      	bne.n	8004e5e <xEventGroupWaitBits+0x86>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e000      	b.n	8004e60 <xEventGroupWaitBits+0x88>
 8004e5e:	2300      	movs	r3, #0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d10a      	bne.n	8004e7a <xEventGroupWaitBits+0xa2>
	__asm volatile
 8004e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e68:	f383 8811 	msr	BASEPRI, r3
 8004e6c:	f3bf 8f6f 	isb	sy
 8004e70:	f3bf 8f4f 	dsb	sy
 8004e74:	617b      	str	r3, [r7, #20]
}
 8004e76:	bf00      	nop
 8004e78:	e7fe      	b.n	8004e78 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8004e7a:	f001 f995 	bl	80061a8 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8004e7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	68b9      	ldr	r1, [r7, #8]
 8004e88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004e8a:	f000 f967 	bl	800515c <prvTestWaitCondition>
 8004e8e:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8004e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00e      	beq.n	8004eb4 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8004e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e98:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d028      	beq.n	8004ef6 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004ea4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	43db      	mvns	r3, r3
 8004eac:	401a      	ands	r2, r3
 8004eae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eb0:	601a      	str	r2, [r3, #0]
 8004eb2:	e020      	b.n	8004ef6 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8004eb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d104      	bne.n	8004ec4 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8004eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ebc:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	633b      	str	r3, [r7, #48]	; 0x30
 8004ec2:	e018      	b.n	8004ef6 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d003      	beq.n	8004ed2 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8004eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ecc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ed0:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d003      	beq.n	8004ee0 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8004ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eda:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ede:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8004ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ee2:	1d18      	adds	r0, r3, #4
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004eec:	4619      	mov	r1, r3
 8004eee:	f001 fb4d 	bl	800658c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8004ef6:	f001 f965 	bl	80061c4 <xTaskResumeAll>
 8004efa:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8004efc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d031      	beq.n	8004f66 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8004f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d107      	bne.n	8004f18 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8004f08:	4b19      	ldr	r3, [pc, #100]	; (8004f70 <xEventGroupWaitBits+0x198>)
 8004f0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f0e:	601a      	str	r2, [r3, #0]
 8004f10:	f3bf 8f4f 	dsb	sy
 8004f14:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8004f18:	f001 fe62 	bl	8006be0 <uxTaskResetEventItemValue>
 8004f1c:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8004f1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d11a      	bne.n	8004f5e <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8004f28:	f002 fb74 	bl	8007614 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8004f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	68b9      	ldr	r1, [r7, #8]
 8004f36:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004f38:	f000 f910 	bl	800515c <prvTestWaitCondition>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d009      	beq.n	8004f56 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d006      	beq.n	8004f56 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	43db      	mvns	r3, r3
 8004f50:	401a      	ands	r2, r3
 8004f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f54:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8004f56:	2301      	movs	r3, #1
 8004f58:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8004f5a:	f002 fb8b 	bl	8007674 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004f5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f60:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004f64:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8004f66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3740      	adds	r7, #64	; 0x40
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	e000ed04 	.word	0xe000ed04

08004f74 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b086      	sub	sp, #24
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d10a      	bne.n	8004f9e <xEventGroupClearBits+0x2a>
	__asm volatile
 8004f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f8c:	f383 8811 	msr	BASEPRI, r3
 8004f90:	f3bf 8f6f 	isb	sy
 8004f94:	f3bf 8f4f 	dsb	sy
 8004f98:	60fb      	str	r3, [r7, #12]
}
 8004f9a:	bf00      	nop
 8004f9c:	e7fe      	b.n	8004f9c <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00a      	beq.n	8004fbe <xEventGroupClearBits+0x4a>
	__asm volatile
 8004fa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fac:	f383 8811 	msr	BASEPRI, r3
 8004fb0:	f3bf 8f6f 	isb	sy
 8004fb4:	f3bf 8f4f 	dsb	sy
 8004fb8:	60bb      	str	r3, [r7, #8]
}
 8004fba:	bf00      	nop
 8004fbc:	e7fe      	b.n	8004fbc <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8004fbe:	f002 fb29 	bl	8007614 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	43db      	mvns	r3, r3
 8004fd0:	401a      	ands	r2, r3
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8004fd6:	f002 fb4d 	bl	8007674 <vPortExitCritical>

	return uxReturn;
 8004fda:	693b      	ldr	r3, [r7, #16]
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3718      	adds	r7, #24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b089      	sub	sp, #36	; 0x24
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004ff0:	f3ef 8211 	mrs	r2, BASEPRI
 8004ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff8:	f383 8811 	msr	BASEPRI, r3
 8004ffc:	f3bf 8f6f 	isb	sy
 8005000:	f3bf 8f4f 	dsb	sy
 8005004:	60fa      	str	r2, [r7, #12]
 8005006:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005008:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800500a:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	617b      	str	r3, [r7, #20]
 8005012:	69bb      	ldr	r3, [r7, #24]
 8005014:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800501c:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 800501e:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8005020:	4618      	mov	r0, r3
 8005022:	3724      	adds	r7, #36	; 0x24
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b08e      	sub	sp, #56	; 0x38
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8005036:	2300      	movs	r3, #0
 8005038:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800503e:	2300      	movs	r3, #0
 8005040:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d10a      	bne.n	800505e <xEventGroupSetBits+0x32>
	__asm volatile
 8005048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800504c:	f383 8811 	msr	BASEPRI, r3
 8005050:	f3bf 8f6f 	isb	sy
 8005054:	f3bf 8f4f 	dsb	sy
 8005058:	613b      	str	r3, [r7, #16]
}
 800505a:	bf00      	nop
 800505c:	e7fe      	b.n	800505c <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00a      	beq.n	800507e <xEventGroupSetBits+0x52>
	__asm volatile
 8005068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800506c:	f383 8811 	msr	BASEPRI, r3
 8005070:	f3bf 8f6f 	isb	sy
 8005074:	f3bf 8f4f 	dsb	sy
 8005078:	60fb      	str	r3, [r7, #12]
}
 800507a:	bf00      	nop
 800507c:	e7fe      	b.n	800507c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800507e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005080:	3304      	adds	r3, #4
 8005082:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005086:	3308      	adds	r3, #8
 8005088:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800508a:	f001 f88d 	bl	80061a8 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800508e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8005094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	431a      	orrs	r2, r3
 800509c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800509e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80050a0:	e03c      	b.n	800511c <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 80050a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80050a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80050ae:	2300      	movs	r3, #0
 80050b0:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80050b8:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80050ba:	69bb      	ldr	r3, [r7, #24]
 80050bc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80050c0:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d108      	bne.n	80050de <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80050cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	4013      	ands	r3, r2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00b      	beq.n	80050f0 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80050d8:	2301      	movs	r3, #1
 80050da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050dc:	e008      	b.n	80050f0 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80050de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	4013      	ands	r3, r2
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d101      	bne.n	80050f0 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80050ec:	2301      	movs	r3, #1
 80050ee:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80050f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d010      	beq.n	8005118 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8005100:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	4313      	orrs	r3, r2
 8005106:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8005108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005110:	4619      	mov	r1, r3
 8005112:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005114:	f001 fb04 	bl	8006720 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800511c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800511e:	6a3b      	ldr	r3, [r7, #32]
 8005120:	429a      	cmp	r2, r3
 8005122:	d1be      	bne.n	80050a2 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8005124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800512a:	43db      	mvns	r3, r3
 800512c:	401a      	ands	r2, r3
 800512e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005130:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8005132:	f001 f847 	bl	80061c4 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8005136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005138:	681b      	ldr	r3, [r3, #0]
}
 800513a:	4618      	mov	r0, r3
 800513c:	3738      	adds	r7, #56	; 0x38
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}

08005142 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8005142:	b580      	push	{r7, lr}
 8005144:	b082      	sub	sp, #8
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
 800514a:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800514c:	6839      	ldr	r1, [r7, #0]
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f7ff ff6c 	bl	800502c <xEventGroupSetBits>
}
 8005154:	bf00      	nop
 8005156:	3708      	adds	r7, #8
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}

0800515c <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800515c:	b480      	push	{r7}
 800515e:	b087      	sub	sp, #28
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8005168:	2300      	movs	r3, #0
 800516a:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d107      	bne.n	8005182 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8005172:	68fa      	ldr	r2, [r7, #12]
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	4013      	ands	r3, r2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00a      	beq.n	8005192 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800517c:	2301      	movs	r3, #1
 800517e:	617b      	str	r3, [r7, #20]
 8005180:	e007      	b.n	8005192 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8005182:	68fa      	ldr	r2, [r7, #12]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	4013      	ands	r3, r2
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	429a      	cmp	r2, r3
 800518c:	d101      	bne.n	8005192 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800518e:	2301      	movs	r3, #1
 8005190:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8005192:	697b      	ldr	r3, [r7, #20]
}
 8005194:	4618      	mov	r0, r3
 8005196:	371c      	adds	r7, #28
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f103 0208 	add.w	r2, r3, #8
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f04f 32ff 	mov.w	r2, #4294967295
 80051b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f103 0208 	add.w	r2, r3, #8
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f103 0208 	add.w	r2, r3, #8
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80051d4:	bf00      	nop
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80051ee:	bf00      	nop
 80051f0:	370c      	adds	r7, #12
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr

080051fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80051fa:	b480      	push	{r7}
 80051fc:	b085      	sub	sp, #20
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
 8005202:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	683a      	ldr	r2, [r7, #0]
 800521e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	683a      	ldr	r2, [r7, #0]
 8005224:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	687a      	ldr	r2, [r7, #4]
 800522a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	1c5a      	adds	r2, r3, #1
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	601a      	str	r2, [r3, #0]
}
 8005236:	bf00      	nop
 8005238:	3714      	adds	r7, #20
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr

08005242 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005242:	b480      	push	{r7}
 8005244:	b085      	sub	sp, #20
 8005246:	af00      	add	r7, sp, #0
 8005248:	6078      	str	r0, [r7, #4]
 800524a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005258:	d103      	bne.n	8005262 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	60fb      	str	r3, [r7, #12]
 8005260:	e00c      	b.n	800527c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	3308      	adds	r3, #8
 8005266:	60fb      	str	r3, [r7, #12]
 8005268:	e002      	b.n	8005270 <vListInsert+0x2e>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	60fb      	str	r3, [r7, #12]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	429a      	cmp	r2, r3
 800527a:	d2f6      	bcs.n	800526a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	683a      	ldr	r2, [r7, #0]
 800528a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	683a      	ldr	r2, [r7, #0]
 8005296:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	1c5a      	adds	r2, r3, #1
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	601a      	str	r2, [r3, #0]
}
 80052a8:	bf00      	nop
 80052aa:	3714      	adds	r7, #20
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	6892      	ldr	r2, [r2, #8]
 80052ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	6852      	ldr	r2, [r2, #4]
 80052d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d103      	bne.n	80052e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689a      	ldr	r2, [r3, #8]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	1e5a      	subs	r2, r3, #1
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3714      	adds	r7, #20
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr

08005308 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d10a      	bne.n	8005332 <xQueueGenericReset+0x2a>
	__asm volatile
 800531c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005320:	f383 8811 	msr	BASEPRI, r3
 8005324:	f3bf 8f6f 	isb	sy
 8005328:	f3bf 8f4f 	dsb	sy
 800532c:	60bb      	str	r3, [r7, #8]
}
 800532e:	bf00      	nop
 8005330:	e7fe      	b.n	8005330 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005332:	f002 f96f 	bl	8007614 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800533e:	68f9      	ldr	r1, [r7, #12]
 8005340:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005342:	fb01 f303 	mul.w	r3, r1, r3
 8005346:	441a      	add	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005362:	3b01      	subs	r3, #1
 8005364:	68f9      	ldr	r1, [r7, #12]
 8005366:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005368:	fb01 f303 	mul.w	r3, r1, r3
 800536c:	441a      	add	r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	22ff      	movs	r2, #255	; 0xff
 8005376:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	22ff      	movs	r2, #255	; 0xff
 800537e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d114      	bne.n	80053b2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	691b      	ldr	r3, [r3, #16]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d01a      	beq.n	80053c6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	3310      	adds	r3, #16
 8005394:	4618      	mov	r0, r3
 8005396:	f001 f961 	bl	800665c <xTaskRemoveFromEventList>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d012      	beq.n	80053c6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80053a0:	4b0c      	ldr	r3, [pc, #48]	; (80053d4 <xQueueGenericReset+0xcc>)
 80053a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053a6:	601a      	str	r2, [r3, #0]
 80053a8:	f3bf 8f4f 	dsb	sy
 80053ac:	f3bf 8f6f 	isb	sy
 80053b0:	e009      	b.n	80053c6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	3310      	adds	r3, #16
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7ff fef2 	bl	80051a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	3324      	adds	r3, #36	; 0x24
 80053c0:	4618      	mov	r0, r3
 80053c2:	f7ff feed 	bl	80051a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80053c6:	f002 f955 	bl	8007674 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80053ca:	2301      	movs	r3, #1
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	e000ed04 	.word	0xe000ed04

080053d8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b08e      	sub	sp, #56	; 0x38
 80053dc:	af02      	add	r7, sp, #8
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	607a      	str	r2, [r7, #4]
 80053e4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10a      	bne.n	8005402 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80053ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053f0:	f383 8811 	msr	BASEPRI, r3
 80053f4:	f3bf 8f6f 	isb	sy
 80053f8:	f3bf 8f4f 	dsb	sy
 80053fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80053fe:	bf00      	nop
 8005400:	e7fe      	b.n	8005400 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d10a      	bne.n	800541e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800540c:	f383 8811 	msr	BASEPRI, r3
 8005410:	f3bf 8f6f 	isb	sy
 8005414:	f3bf 8f4f 	dsb	sy
 8005418:	627b      	str	r3, [r7, #36]	; 0x24
}
 800541a:	bf00      	nop
 800541c:	e7fe      	b.n	800541c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d002      	beq.n	800542a <xQueueGenericCreateStatic+0x52>
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <xQueueGenericCreateStatic+0x56>
 800542a:	2301      	movs	r3, #1
 800542c:	e000      	b.n	8005430 <xQueueGenericCreateStatic+0x58>
 800542e:	2300      	movs	r3, #0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10a      	bne.n	800544a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005438:	f383 8811 	msr	BASEPRI, r3
 800543c:	f3bf 8f6f 	isb	sy
 8005440:	f3bf 8f4f 	dsb	sy
 8005444:	623b      	str	r3, [r7, #32]
}
 8005446:	bf00      	nop
 8005448:	e7fe      	b.n	8005448 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d102      	bne.n	8005456 <xQueueGenericCreateStatic+0x7e>
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <xQueueGenericCreateStatic+0x82>
 8005456:	2301      	movs	r3, #1
 8005458:	e000      	b.n	800545c <xQueueGenericCreateStatic+0x84>
 800545a:	2300      	movs	r3, #0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d10a      	bne.n	8005476 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005464:	f383 8811 	msr	BASEPRI, r3
 8005468:	f3bf 8f6f 	isb	sy
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	61fb      	str	r3, [r7, #28]
}
 8005472:	bf00      	nop
 8005474:	e7fe      	b.n	8005474 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005476:	2348      	movs	r3, #72	; 0x48
 8005478:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	2b48      	cmp	r3, #72	; 0x48
 800547e:	d00a      	beq.n	8005496 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005484:	f383 8811 	msr	BASEPRI, r3
 8005488:	f3bf 8f6f 	isb	sy
 800548c:	f3bf 8f4f 	dsb	sy
 8005490:	61bb      	str	r3, [r7, #24]
}
 8005492:	bf00      	nop
 8005494:	e7fe      	b.n	8005494 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005496:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800549c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00d      	beq.n	80054be <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80054a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80054aa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80054ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054b0:	9300      	str	r3, [sp, #0]
 80054b2:	4613      	mov	r3, r2
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 f83f 	bl	800553c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80054be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3730      	adds	r7, #48	; 0x30
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b08a      	sub	sp, #40	; 0x28
 80054cc:	af02      	add	r7, sp, #8
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	4613      	mov	r3, r2
 80054d4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d10a      	bne.n	80054f2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80054dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e0:	f383 8811 	msr	BASEPRI, r3
 80054e4:	f3bf 8f6f 	isb	sy
 80054e8:	f3bf 8f4f 	dsb	sy
 80054ec:	613b      	str	r3, [r7, #16]
}
 80054ee:	bf00      	nop
 80054f0:	e7fe      	b.n	80054f0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	68ba      	ldr	r2, [r7, #8]
 80054f6:	fb02 f303 	mul.w	r3, r2, r3
 80054fa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	3348      	adds	r3, #72	; 0x48
 8005500:	4618      	mov	r0, r3
 8005502:	f002 f9a9 	bl	8007858 <pvPortMalloc>
 8005506:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d011      	beq.n	8005532 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	3348      	adds	r3, #72	; 0x48
 8005516:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005520:	79fa      	ldrb	r2, [r7, #7]
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	4613      	mov	r3, r2
 8005528:	697a      	ldr	r2, [r7, #20]
 800552a:	68b9      	ldr	r1, [r7, #8]
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f000 f805 	bl	800553c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005532:	69bb      	ldr	r3, [r7, #24]
	}
 8005534:	4618      	mov	r0, r3
 8005536:	3720      	adds	r7, #32
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b084      	sub	sp, #16
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
 8005548:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d103      	bne.n	8005558 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	69ba      	ldr	r2, [r7, #24]
 8005554:	601a      	str	r2, [r3, #0]
 8005556:	e002      	b.n	800555e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005564:	69bb      	ldr	r3, [r7, #24]
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800556a:	2101      	movs	r1, #1
 800556c:	69b8      	ldr	r0, [r7, #24]
 800556e:	f7ff fecb 	bl	8005308 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005572:	bf00      	nop
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
	...

0800557c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b08e      	sub	sp, #56	; 0x38
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	607a      	str	r2, [r7, #4]
 8005588:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800558a:	2300      	movs	r3, #0
 800558c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10a      	bne.n	80055ae <xQueueGenericSend+0x32>
	__asm volatile
 8005598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800559c:	f383 8811 	msr	BASEPRI, r3
 80055a0:	f3bf 8f6f 	isb	sy
 80055a4:	f3bf 8f4f 	dsb	sy
 80055a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80055aa:	bf00      	nop
 80055ac:	e7fe      	b.n	80055ac <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d103      	bne.n	80055bc <xQueueGenericSend+0x40>
 80055b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <xQueueGenericSend+0x44>
 80055bc:	2301      	movs	r3, #1
 80055be:	e000      	b.n	80055c2 <xQueueGenericSend+0x46>
 80055c0:	2300      	movs	r3, #0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d10a      	bne.n	80055dc <xQueueGenericSend+0x60>
	__asm volatile
 80055c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ca:	f383 8811 	msr	BASEPRI, r3
 80055ce:	f3bf 8f6f 	isb	sy
 80055d2:	f3bf 8f4f 	dsb	sy
 80055d6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80055d8:	bf00      	nop
 80055da:	e7fe      	b.n	80055da <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	2b02      	cmp	r3, #2
 80055e0:	d103      	bne.n	80055ea <xQueueGenericSend+0x6e>
 80055e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d101      	bne.n	80055ee <xQueueGenericSend+0x72>
 80055ea:	2301      	movs	r3, #1
 80055ec:	e000      	b.n	80055f0 <xQueueGenericSend+0x74>
 80055ee:	2300      	movs	r3, #0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d10a      	bne.n	800560a <xQueueGenericSend+0x8e>
	__asm volatile
 80055f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f8:	f383 8811 	msr	BASEPRI, r3
 80055fc:	f3bf 8f6f 	isb	sy
 8005600:	f3bf 8f4f 	dsb	sy
 8005604:	623b      	str	r3, [r7, #32]
}
 8005606:	bf00      	nop
 8005608:	e7fe      	b.n	8005608 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800560a:	f001 fa45 	bl	8006a98 <xTaskGetSchedulerState>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d102      	bne.n	800561a <xQueueGenericSend+0x9e>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <xQueueGenericSend+0xa2>
 800561a:	2301      	movs	r3, #1
 800561c:	e000      	b.n	8005620 <xQueueGenericSend+0xa4>
 800561e:	2300      	movs	r3, #0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d10a      	bne.n	800563a <xQueueGenericSend+0xbe>
	__asm volatile
 8005624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005628:	f383 8811 	msr	BASEPRI, r3
 800562c:	f3bf 8f6f 	isb	sy
 8005630:	f3bf 8f4f 	dsb	sy
 8005634:	61fb      	str	r3, [r7, #28]
}
 8005636:	bf00      	nop
 8005638:	e7fe      	b.n	8005638 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800563a:	f001 ffeb 	bl	8007614 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800563e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005640:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005646:	429a      	cmp	r2, r3
 8005648:	d302      	bcc.n	8005650 <xQueueGenericSend+0xd4>
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	2b02      	cmp	r3, #2
 800564e:	d129      	bne.n	80056a4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005650:	683a      	ldr	r2, [r7, #0]
 8005652:	68b9      	ldr	r1, [r7, #8]
 8005654:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005656:	f000 fa0b 	bl	8005a70 <prvCopyDataToQueue>
 800565a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800565c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800565e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005660:	2b00      	cmp	r3, #0
 8005662:	d010      	beq.n	8005686 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005666:	3324      	adds	r3, #36	; 0x24
 8005668:	4618      	mov	r0, r3
 800566a:	f000 fff7 	bl	800665c <xTaskRemoveFromEventList>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d013      	beq.n	800569c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005674:	4b3f      	ldr	r3, [pc, #252]	; (8005774 <xQueueGenericSend+0x1f8>)
 8005676:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800567a:	601a      	str	r2, [r3, #0]
 800567c:	f3bf 8f4f 	dsb	sy
 8005680:	f3bf 8f6f 	isb	sy
 8005684:	e00a      	b.n	800569c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005688:	2b00      	cmp	r3, #0
 800568a:	d007      	beq.n	800569c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800568c:	4b39      	ldr	r3, [pc, #228]	; (8005774 <xQueueGenericSend+0x1f8>)
 800568e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005692:	601a      	str	r2, [r3, #0]
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800569c:	f001 ffea 	bl	8007674 <vPortExitCritical>
				return pdPASS;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e063      	b.n	800576c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d103      	bne.n	80056b2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80056aa:	f001 ffe3 	bl	8007674 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80056ae:	2300      	movs	r3, #0
 80056b0:	e05c      	b.n	800576c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80056b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d106      	bne.n	80056c6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80056b8:	f107 0314 	add.w	r3, r7, #20
 80056bc:	4618      	mov	r0, r3
 80056be:	f001 f891 	bl	80067e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056c2:	2301      	movs	r3, #1
 80056c4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056c6:	f001 ffd5 	bl	8007674 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056ca:	f000 fd6d 	bl	80061a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056ce:	f001 ffa1 	bl	8007614 <vPortEnterCritical>
 80056d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80056d8:	b25b      	sxtb	r3, r3
 80056da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056de:	d103      	bne.n	80056e8 <xQueueGenericSend+0x16c>
 80056e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80056ee:	b25b      	sxtb	r3, r3
 80056f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f4:	d103      	bne.n	80056fe <xQueueGenericSend+0x182>
 80056f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80056fe:	f001 ffb9 	bl	8007674 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005702:	1d3a      	adds	r2, r7, #4
 8005704:	f107 0314 	add.w	r3, r7, #20
 8005708:	4611      	mov	r1, r2
 800570a:	4618      	mov	r0, r3
 800570c:	f001 f880 	bl	8006810 <xTaskCheckForTimeOut>
 8005710:	4603      	mov	r3, r0
 8005712:	2b00      	cmp	r3, #0
 8005714:	d124      	bne.n	8005760 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005716:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005718:	f000 faa2 	bl	8005c60 <prvIsQueueFull>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d018      	beq.n	8005754 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005724:	3310      	adds	r3, #16
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	4611      	mov	r1, r2
 800572a:	4618      	mov	r0, r3
 800572c:	f000 ff0a 	bl	8006544 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005730:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005732:	f000 fa2d 	bl	8005b90 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005736:	f000 fd45 	bl	80061c4 <xTaskResumeAll>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	f47f af7c 	bne.w	800563a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005742:	4b0c      	ldr	r3, [pc, #48]	; (8005774 <xQueueGenericSend+0x1f8>)
 8005744:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005748:	601a      	str	r2, [r3, #0]
 800574a:	f3bf 8f4f 	dsb	sy
 800574e:	f3bf 8f6f 	isb	sy
 8005752:	e772      	b.n	800563a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005754:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005756:	f000 fa1b 	bl	8005b90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800575a:	f000 fd33 	bl	80061c4 <xTaskResumeAll>
 800575e:	e76c      	b.n	800563a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005760:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005762:	f000 fa15 	bl	8005b90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005766:	f000 fd2d 	bl	80061c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800576a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800576c:	4618      	mov	r0, r3
 800576e:	3738      	adds	r7, #56	; 0x38
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	e000ed04 	.word	0xe000ed04

08005778 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b090      	sub	sp, #64	; 0x40
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
 8005784:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800578a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10a      	bne.n	80057a6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005794:	f383 8811 	msr	BASEPRI, r3
 8005798:	f3bf 8f6f 	isb	sy
 800579c:	f3bf 8f4f 	dsb	sy
 80057a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80057a2:	bf00      	nop
 80057a4:	e7fe      	b.n	80057a4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d103      	bne.n	80057b4 <xQueueGenericSendFromISR+0x3c>
 80057ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d101      	bne.n	80057b8 <xQueueGenericSendFromISR+0x40>
 80057b4:	2301      	movs	r3, #1
 80057b6:	e000      	b.n	80057ba <xQueueGenericSendFromISR+0x42>
 80057b8:	2300      	movs	r3, #0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d10a      	bne.n	80057d4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80057be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c2:	f383 8811 	msr	BASEPRI, r3
 80057c6:	f3bf 8f6f 	isb	sy
 80057ca:	f3bf 8f4f 	dsb	sy
 80057ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 80057d0:	bf00      	nop
 80057d2:	e7fe      	b.n	80057d2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	2b02      	cmp	r3, #2
 80057d8:	d103      	bne.n	80057e2 <xQueueGenericSendFromISR+0x6a>
 80057da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d101      	bne.n	80057e6 <xQueueGenericSendFromISR+0x6e>
 80057e2:	2301      	movs	r3, #1
 80057e4:	e000      	b.n	80057e8 <xQueueGenericSendFromISR+0x70>
 80057e6:	2300      	movs	r3, #0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d10a      	bne.n	8005802 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80057ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057f0:	f383 8811 	msr	BASEPRI, r3
 80057f4:	f3bf 8f6f 	isb	sy
 80057f8:	f3bf 8f4f 	dsb	sy
 80057fc:	623b      	str	r3, [r7, #32]
}
 80057fe:	bf00      	nop
 8005800:	e7fe      	b.n	8005800 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005802:	f001 ffe9 	bl	80077d8 <vPortValidateInterruptPriority>
	__asm volatile
 8005806:	f3ef 8211 	mrs	r2, BASEPRI
 800580a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800580e:	f383 8811 	msr	BASEPRI, r3
 8005812:	f3bf 8f6f 	isb	sy
 8005816:	f3bf 8f4f 	dsb	sy
 800581a:	61fa      	str	r2, [r7, #28]
 800581c:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800581e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005820:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005824:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800582a:	429a      	cmp	r2, r3
 800582c:	d302      	bcc.n	8005834 <xQueueGenericSendFromISR+0xbc>
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2b02      	cmp	r3, #2
 8005832:	d12f      	bne.n	8005894 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005836:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800583a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800583e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005842:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005844:	683a      	ldr	r2, [r7, #0]
 8005846:	68b9      	ldr	r1, [r7, #8]
 8005848:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800584a:	f000 f911 	bl	8005a70 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800584e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005856:	d112      	bne.n	800587e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800585a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585c:	2b00      	cmp	r3, #0
 800585e:	d016      	beq.n	800588e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005862:	3324      	adds	r3, #36	; 0x24
 8005864:	4618      	mov	r0, r3
 8005866:	f000 fef9 	bl	800665c <xTaskRemoveFromEventList>
 800586a:	4603      	mov	r3, r0
 800586c:	2b00      	cmp	r3, #0
 800586e:	d00e      	beq.n	800588e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00b      	beq.n	800588e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	601a      	str	r2, [r3, #0]
 800587c:	e007      	b.n	800588e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800587e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005882:	3301      	adds	r3, #1
 8005884:	b2db      	uxtb	r3, r3
 8005886:	b25a      	sxtb	r2, r3
 8005888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800588a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800588e:	2301      	movs	r3, #1
 8005890:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005892:	e001      	b.n	8005898 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005894:	2300      	movs	r3, #0
 8005896:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005898:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800589a:	617b      	str	r3, [r7, #20]
	__asm volatile
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	f383 8811 	msr	BASEPRI, r3
}
 80058a2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80058a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3740      	adds	r7, #64	; 0x40
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
	...

080058b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b08c      	sub	sp, #48	; 0x30
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80058bc:	2300      	movs	r3, #0
 80058be:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80058c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10a      	bne.n	80058e0 <xQueueReceive+0x30>
	__asm volatile
 80058ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	623b      	str	r3, [r7, #32]
}
 80058dc:	bf00      	nop
 80058de:	e7fe      	b.n	80058de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d103      	bne.n	80058ee <xQueueReceive+0x3e>
 80058e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d101      	bne.n	80058f2 <xQueueReceive+0x42>
 80058ee:	2301      	movs	r3, #1
 80058f0:	e000      	b.n	80058f4 <xQueueReceive+0x44>
 80058f2:	2300      	movs	r3, #0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d10a      	bne.n	800590e <xQueueReceive+0x5e>
	__asm volatile
 80058f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058fc:	f383 8811 	msr	BASEPRI, r3
 8005900:	f3bf 8f6f 	isb	sy
 8005904:	f3bf 8f4f 	dsb	sy
 8005908:	61fb      	str	r3, [r7, #28]
}
 800590a:	bf00      	nop
 800590c:	e7fe      	b.n	800590c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800590e:	f001 f8c3 	bl	8006a98 <xTaskGetSchedulerState>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d102      	bne.n	800591e <xQueueReceive+0x6e>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <xQueueReceive+0x72>
 800591e:	2301      	movs	r3, #1
 8005920:	e000      	b.n	8005924 <xQueueReceive+0x74>
 8005922:	2300      	movs	r3, #0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d10a      	bne.n	800593e <xQueueReceive+0x8e>
	__asm volatile
 8005928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800592c:	f383 8811 	msr	BASEPRI, r3
 8005930:	f3bf 8f6f 	isb	sy
 8005934:	f3bf 8f4f 	dsb	sy
 8005938:	61bb      	str	r3, [r7, #24]
}
 800593a:	bf00      	nop
 800593c:	e7fe      	b.n	800593c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800593e:	f001 fe69 	bl	8007614 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005946:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594a:	2b00      	cmp	r3, #0
 800594c:	d01f      	beq.n	800598e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800594e:	68b9      	ldr	r1, [r7, #8]
 8005950:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005952:	f000 f8f7 	bl	8005b44 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005958:	1e5a      	subs	r2, r3, #1
 800595a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800595e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00f      	beq.n	8005986 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005968:	3310      	adds	r3, #16
 800596a:	4618      	mov	r0, r3
 800596c:	f000 fe76 	bl	800665c <xTaskRemoveFromEventList>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d007      	beq.n	8005986 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005976:	4b3d      	ldr	r3, [pc, #244]	; (8005a6c <xQueueReceive+0x1bc>)
 8005978:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800597c:	601a      	str	r2, [r3, #0]
 800597e:	f3bf 8f4f 	dsb	sy
 8005982:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005986:	f001 fe75 	bl	8007674 <vPortExitCritical>
				return pdPASS;
 800598a:	2301      	movs	r3, #1
 800598c:	e069      	b.n	8005a62 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d103      	bne.n	800599c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005994:	f001 fe6e 	bl	8007674 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005998:	2300      	movs	r3, #0
 800599a:	e062      	b.n	8005a62 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800599c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d106      	bne.n	80059b0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80059a2:	f107 0310 	add.w	r3, r7, #16
 80059a6:	4618      	mov	r0, r3
 80059a8:	f000 ff1c 	bl	80067e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80059ac:	2301      	movs	r3, #1
 80059ae:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80059b0:	f001 fe60 	bl	8007674 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80059b4:	f000 fbf8 	bl	80061a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80059b8:	f001 fe2c 	bl	8007614 <vPortEnterCritical>
 80059bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80059c2:	b25b      	sxtb	r3, r3
 80059c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059c8:	d103      	bne.n	80059d2 <xQueueReceive+0x122>
 80059ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80059d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80059d8:	b25b      	sxtb	r3, r3
 80059da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059de:	d103      	bne.n	80059e8 <xQueueReceive+0x138>
 80059e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e2:	2200      	movs	r2, #0
 80059e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80059e8:	f001 fe44 	bl	8007674 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80059ec:	1d3a      	adds	r2, r7, #4
 80059ee:	f107 0310 	add.w	r3, r7, #16
 80059f2:	4611      	mov	r1, r2
 80059f4:	4618      	mov	r0, r3
 80059f6:	f000 ff0b 	bl	8006810 <xTaskCheckForTimeOut>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d123      	bne.n	8005a48 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a02:	f000 f917 	bl	8005c34 <prvIsQueueEmpty>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d017      	beq.n	8005a3c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a0e:	3324      	adds	r3, #36	; 0x24
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	4611      	mov	r1, r2
 8005a14:	4618      	mov	r0, r3
 8005a16:	f000 fd95 	bl	8006544 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005a1a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a1c:	f000 f8b8 	bl	8005b90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005a20:	f000 fbd0 	bl	80061c4 <xTaskResumeAll>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d189      	bne.n	800593e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005a2a:	4b10      	ldr	r3, [pc, #64]	; (8005a6c <xQueueReceive+0x1bc>)
 8005a2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a30:	601a      	str	r2, [r3, #0]
 8005a32:	f3bf 8f4f 	dsb	sy
 8005a36:	f3bf 8f6f 	isb	sy
 8005a3a:	e780      	b.n	800593e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005a3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a3e:	f000 f8a7 	bl	8005b90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a42:	f000 fbbf 	bl	80061c4 <xTaskResumeAll>
 8005a46:	e77a      	b.n	800593e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005a48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a4a:	f000 f8a1 	bl	8005b90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a4e:	f000 fbb9 	bl	80061c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a52:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a54:	f000 f8ee 	bl	8005c34 <prvIsQueueEmpty>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f43f af6f 	beq.w	800593e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005a60:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3730      	adds	r7, #48	; 0x30
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	e000ed04 	.word	0xe000ed04

08005a70 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a84:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d10d      	bne.n	8005aaa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d14d      	bne.n	8005b32 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f001 f81a 	bl	8006ad4 <xTaskPriorityDisinherit>
 8005aa0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	609a      	str	r2, [r3, #8]
 8005aa8:	e043      	b.n	8005b32 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d119      	bne.n	8005ae4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	6858      	ldr	r0, [r3, #4]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab8:	461a      	mov	r2, r3
 8005aba:	68b9      	ldr	r1, [r7, #8]
 8005abc:	f002 f8e2 	bl	8007c84 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	685a      	ldr	r2, [r3, #4]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac8:	441a      	add	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d32b      	bcc.n	8005b32 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	605a      	str	r2, [r3, #4]
 8005ae2:	e026      	b.n	8005b32 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	68d8      	ldr	r0, [r3, #12]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aec:	461a      	mov	r2, r3
 8005aee:	68b9      	ldr	r1, [r7, #8]
 8005af0:	f002 f8c8 	bl	8007c84 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	68da      	ldr	r2, [r3, #12]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afc:	425b      	negs	r3, r3
 8005afe:	441a      	add	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	68da      	ldr	r2, [r3, #12]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d207      	bcs.n	8005b20 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	689a      	ldr	r2, [r3, #8]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b18:	425b      	negs	r3, r3
 8005b1a:	441a      	add	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d105      	bne.n	8005b32 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d002      	beq.n	8005b32 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005b2c:	693b      	ldr	r3, [r7, #16]
 8005b2e:	3b01      	subs	r3, #1
 8005b30:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	1c5a      	adds	r2, r3, #1
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005b3a:	697b      	ldr	r3, [r7, #20]
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3718      	adds	r7, #24
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d018      	beq.n	8005b88 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68da      	ldr	r2, [r3, #12]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5e:	441a      	add	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	68da      	ldr	r2, [r3, #12]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d303      	bcc.n	8005b78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	68d9      	ldr	r1, [r3, #12]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b80:	461a      	mov	r2, r3
 8005b82:	6838      	ldr	r0, [r7, #0]
 8005b84:	f002 f87e 	bl	8007c84 <memcpy>
	}
}
 8005b88:	bf00      	nop
 8005b8a:	3708      	adds	r7, #8
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005b98:	f001 fd3c 	bl	8007614 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005ba2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ba4:	e011      	b.n	8005bca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d012      	beq.n	8005bd4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	3324      	adds	r3, #36	; 0x24
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f000 fd52 	bl	800665c <xTaskRemoveFromEventList>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d001      	beq.n	8005bc2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005bbe:	f000 fe89 	bl	80068d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005bc2:	7bfb      	ldrb	r3, [r7, #15]
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	dce9      	bgt.n	8005ba6 <prvUnlockQueue+0x16>
 8005bd2:	e000      	b.n	8005bd6 <prvUnlockQueue+0x46>
					break;
 8005bd4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	22ff      	movs	r2, #255	; 0xff
 8005bda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005bde:	f001 fd49 	bl	8007674 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005be2:	f001 fd17 	bl	8007614 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005bec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005bee:	e011      	b.n	8005c14 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d012      	beq.n	8005c1e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	3310      	adds	r3, #16
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f000 fd2d 	bl	800665c <xTaskRemoveFromEventList>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d001      	beq.n	8005c0c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c08:	f000 fe64 	bl	80068d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c0c:	7bbb      	ldrb	r3, [r7, #14]
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	dce9      	bgt.n	8005bf0 <prvUnlockQueue+0x60>
 8005c1c:	e000      	b.n	8005c20 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005c1e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	22ff      	movs	r2, #255	; 0xff
 8005c24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005c28:	f001 fd24 	bl	8007674 <vPortExitCritical>
}
 8005c2c:	bf00      	nop
 8005c2e:	3710      	adds	r7, #16
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c3c:	f001 fcea 	bl	8007614 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d102      	bne.n	8005c4e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	60fb      	str	r3, [r7, #12]
 8005c4c:	e001      	b.n	8005c52 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c52:	f001 fd0f 	bl	8007674 <vPortExitCritical>

	return xReturn;
 8005c56:	68fb      	ldr	r3, [r7, #12]
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3710      	adds	r7, #16
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c68:	f001 fcd4 	bl	8007614 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d102      	bne.n	8005c7e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	60fb      	str	r3, [r7, #12]
 8005c7c:	e001      	b.n	8005c82 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c82:	f001 fcf7 	bl	8007674 <vPortExitCritical>

	return xReturn;
 8005c86:	68fb      	ldr	r3, [r7, #12]
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3710      	adds	r7, #16
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	60fb      	str	r3, [r7, #12]
 8005c9e:	e014      	b.n	8005cca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005ca0:	4a0f      	ldr	r2, [pc, #60]	; (8005ce0 <vQueueAddToRegistry+0x50>)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d10b      	bne.n	8005cc4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005cac:	490c      	ldr	r1, [pc, #48]	; (8005ce0 <vQueueAddToRegistry+0x50>)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	683a      	ldr	r2, [r7, #0]
 8005cb2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005cb6:	4a0a      	ldr	r2, [pc, #40]	; (8005ce0 <vQueueAddToRegistry+0x50>)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	00db      	lsls	r3, r3, #3
 8005cbc:	4413      	add	r3, r2
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005cc2:	e006      	b.n	8005cd2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	60fb      	str	r3, [r7, #12]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2b07      	cmp	r3, #7
 8005cce:	d9e7      	bls.n	8005ca0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005cd0:	bf00      	nop
 8005cd2:	bf00      	nop
 8005cd4:	3714      	adds	r7, #20
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
 8005cde:	bf00      	nop
 8005ce0:	200008fc 	.word	0x200008fc

08005ce4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b086      	sub	sp, #24
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005cf4:	f001 fc8e 	bl	8007614 <vPortEnterCritical>
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005cfe:	b25b      	sxtb	r3, r3
 8005d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d04:	d103      	bne.n	8005d0e <vQueueWaitForMessageRestricted+0x2a>
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d14:	b25b      	sxtb	r3, r3
 8005d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1a:	d103      	bne.n	8005d24 <vQueueWaitForMessageRestricted+0x40>
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d24:	f001 fca6 	bl	8007674 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d106      	bne.n	8005d3e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	3324      	adds	r3, #36	; 0x24
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	68b9      	ldr	r1, [r7, #8]
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f000 fc63 	bl	8006604 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005d3e:	6978      	ldr	r0, [r7, #20]
 8005d40:	f7ff ff26 	bl	8005b90 <prvUnlockQueue>
	}
 8005d44:	bf00      	nop
 8005d46:	3718      	adds	r7, #24
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b08e      	sub	sp, #56	; 0x38
 8005d50:	af04      	add	r7, sp, #16
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	607a      	str	r2, [r7, #4]
 8005d58:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005d5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d10a      	bne.n	8005d76 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d64:	f383 8811 	msr	BASEPRI, r3
 8005d68:	f3bf 8f6f 	isb	sy
 8005d6c:	f3bf 8f4f 	dsb	sy
 8005d70:	623b      	str	r3, [r7, #32]
}
 8005d72:	bf00      	nop
 8005d74:	e7fe      	b.n	8005d74 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d10a      	bne.n	8005d92 <xTaskCreateStatic+0x46>
	__asm volatile
 8005d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d80:	f383 8811 	msr	BASEPRI, r3
 8005d84:	f3bf 8f6f 	isb	sy
 8005d88:	f3bf 8f4f 	dsb	sy
 8005d8c:	61fb      	str	r3, [r7, #28]
}
 8005d8e:	bf00      	nop
 8005d90:	e7fe      	b.n	8005d90 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005d92:	2364      	movs	r3, #100	; 0x64
 8005d94:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	2b64      	cmp	r3, #100	; 0x64
 8005d9a:	d00a      	beq.n	8005db2 <xTaskCreateStatic+0x66>
	__asm volatile
 8005d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da0:	f383 8811 	msr	BASEPRI, r3
 8005da4:	f3bf 8f6f 	isb	sy
 8005da8:	f3bf 8f4f 	dsb	sy
 8005dac:	61bb      	str	r3, [r7, #24]
}
 8005dae:	bf00      	nop
 8005db0:	e7fe      	b.n	8005db0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005db2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d01e      	beq.n	8005df8 <xTaskCreateStatic+0xac>
 8005dba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d01b      	beq.n	8005df8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005dc8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dcc:	2202      	movs	r2, #2
 8005dce:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	9303      	str	r3, [sp, #12]
 8005dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd8:	9302      	str	r3, [sp, #8]
 8005dda:	f107 0314 	add.w	r3, r7, #20
 8005dde:	9301      	str	r3, [sp, #4]
 8005de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de2:	9300      	str	r3, [sp, #0]
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	68b9      	ldr	r1, [r7, #8]
 8005dea:	68f8      	ldr	r0, [r7, #12]
 8005dec:	f000 f850 	bl	8005e90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005df0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005df2:	f000 f8d5 	bl	8005fa0 <prvAddNewTaskToReadyList>
 8005df6:	e001      	b.n	8005dfc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005dfc:	697b      	ldr	r3, [r7, #20]
	}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3728      	adds	r7, #40	; 0x28
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}

08005e06 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e06:	b580      	push	{r7, lr}
 8005e08:	b08c      	sub	sp, #48	; 0x30
 8005e0a:	af04      	add	r7, sp, #16
 8005e0c:	60f8      	str	r0, [r7, #12]
 8005e0e:	60b9      	str	r1, [r7, #8]
 8005e10:	603b      	str	r3, [r7, #0]
 8005e12:	4613      	mov	r3, r2
 8005e14:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005e16:	88fb      	ldrh	r3, [r7, #6]
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f001 fd1c 	bl	8007858 <pvPortMalloc>
 8005e20:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d00e      	beq.n	8005e46 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005e28:	2064      	movs	r0, #100	; 0x64
 8005e2a:	f001 fd15 	bl	8007858 <pvPortMalloc>
 8005e2e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d003      	beq.n	8005e3e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	631a      	str	r2, [r3, #48]	; 0x30
 8005e3c:	e005      	b.n	8005e4a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005e3e:	6978      	ldr	r0, [r7, #20]
 8005e40:	f001 fdd6 	bl	80079f0 <vPortFree>
 8005e44:	e001      	b.n	8005e4a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005e46:	2300      	movs	r3, #0
 8005e48:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d017      	beq.n	8005e80 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005e58:	88fa      	ldrh	r2, [r7, #6]
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	9303      	str	r3, [sp, #12]
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	9302      	str	r3, [sp, #8]
 8005e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e64:	9301      	str	r3, [sp, #4]
 8005e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	68b9      	ldr	r1, [r7, #8]
 8005e6e:	68f8      	ldr	r0, [r7, #12]
 8005e70:	f000 f80e 	bl	8005e90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e74:	69f8      	ldr	r0, [r7, #28]
 8005e76:	f000 f893 	bl	8005fa0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	61bb      	str	r3, [r7, #24]
 8005e7e:	e002      	b.n	8005e86 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e80:	f04f 33ff 	mov.w	r3, #4294967295
 8005e84:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005e86:	69bb      	ldr	r3, [r7, #24]
	}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3720      	adds	r7, #32
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b088      	sub	sp, #32
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	607a      	str	r2, [r7, #4]
 8005e9c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ea0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	009b      	lsls	r3, r3, #2
 8005eac:	4413      	add	r3, r2
 8005eae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	f023 0307 	bic.w	r3, r3, #7
 8005eb6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	f003 0307 	and.w	r3, r3, #7
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00a      	beq.n	8005ed8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ec6:	f383 8811 	msr	BASEPRI, r3
 8005eca:	f3bf 8f6f 	isb	sy
 8005ece:	f3bf 8f4f 	dsb	sy
 8005ed2:	617b      	str	r3, [r7, #20]
}
 8005ed4:	bf00      	nop
 8005ed6:	e7fe      	b.n	8005ed6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d01f      	beq.n	8005f1e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ede:	2300      	movs	r3, #0
 8005ee0:	61fb      	str	r3, [r7, #28]
 8005ee2:	e012      	b.n	8005f0a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	4413      	add	r3, r2
 8005eea:	7819      	ldrb	r1, [r3, #0]
 8005eec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	4413      	add	r3, r2
 8005ef2:	3334      	adds	r3, #52	; 0x34
 8005ef4:	460a      	mov	r2, r1
 8005ef6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005ef8:	68ba      	ldr	r2, [r7, #8]
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	4413      	add	r3, r2
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d006      	beq.n	8005f12 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	3301      	adds	r3, #1
 8005f08:	61fb      	str	r3, [r7, #28]
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	2b1f      	cmp	r3, #31
 8005f0e:	d9e9      	bls.n	8005ee4 <prvInitialiseNewTask+0x54>
 8005f10:	e000      	b.n	8005f14 <prvInitialiseNewTask+0x84>
			{
				break;
 8005f12:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f16:	2200      	movs	r2, #0
 8005f18:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8005f1c:	e003      	b.n	8005f26 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f28:	2b06      	cmp	r3, #6
 8005f2a:	d901      	bls.n	8005f30 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f2c:	2306      	movs	r3, #6
 8005f2e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f34:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f3a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8005f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f3e:	2200      	movs	r2, #0
 8005f40:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f44:	3304      	adds	r3, #4
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7ff f94a 	bl	80051e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f4e:	3318      	adds	r3, #24
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7ff f945 	bl	80051e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f5a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f5e:	f1c3 0207 	rsb	r2, r3, #7
 8005f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f64:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f6a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f6e:	2200      	movs	r2, #0
 8005f70:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f7a:	683a      	ldr	r2, [r7, #0]
 8005f7c:	68f9      	ldr	r1, [r7, #12]
 8005f7e:	69b8      	ldr	r0, [r7, #24]
 8005f80:	f001 fa1a 	bl	80073b8 <pxPortInitialiseStack>
 8005f84:	4602      	mov	r2, r0
 8005f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f88:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d002      	beq.n	8005f96 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f96:	bf00      	nop
 8005f98:	3720      	adds	r7, #32
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
	...

08005fa0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005fa8:	f001 fb34 	bl	8007614 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005fac:	4b2a      	ldr	r3, [pc, #168]	; (8006058 <prvAddNewTaskToReadyList+0xb8>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	4a29      	ldr	r2, [pc, #164]	; (8006058 <prvAddNewTaskToReadyList+0xb8>)
 8005fb4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005fb6:	4b29      	ldr	r3, [pc, #164]	; (800605c <prvAddNewTaskToReadyList+0xbc>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d109      	bne.n	8005fd2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005fbe:	4a27      	ldr	r2, [pc, #156]	; (800605c <prvAddNewTaskToReadyList+0xbc>)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005fc4:	4b24      	ldr	r3, [pc, #144]	; (8006058 <prvAddNewTaskToReadyList+0xb8>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d110      	bne.n	8005fee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005fcc:	f000 fca6 	bl	800691c <prvInitialiseTaskLists>
 8005fd0:	e00d      	b.n	8005fee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005fd2:	4b23      	ldr	r3, [pc, #140]	; (8006060 <prvAddNewTaskToReadyList+0xc0>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d109      	bne.n	8005fee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005fda:	4b20      	ldr	r3, [pc, #128]	; (800605c <prvAddNewTaskToReadyList+0xbc>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	d802      	bhi.n	8005fee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005fe8:	4a1c      	ldr	r2, [pc, #112]	; (800605c <prvAddNewTaskToReadyList+0xbc>)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005fee:	4b1d      	ldr	r3, [pc, #116]	; (8006064 <prvAddNewTaskToReadyList+0xc4>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	4a1b      	ldr	r2, [pc, #108]	; (8006064 <prvAddNewTaskToReadyList+0xc4>)
 8005ff6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	409a      	lsls	r2, r3
 8006000:	4b19      	ldr	r3, [pc, #100]	; (8006068 <prvAddNewTaskToReadyList+0xc8>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4313      	orrs	r3, r2
 8006006:	4a18      	ldr	r2, [pc, #96]	; (8006068 <prvAddNewTaskToReadyList+0xc8>)
 8006008:	6013      	str	r3, [r2, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800600e:	4613      	mov	r3, r2
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4413      	add	r3, r2
 8006014:	009b      	lsls	r3, r3, #2
 8006016:	4a15      	ldr	r2, [pc, #84]	; (800606c <prvAddNewTaskToReadyList+0xcc>)
 8006018:	441a      	add	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	3304      	adds	r3, #4
 800601e:	4619      	mov	r1, r3
 8006020:	4610      	mov	r0, r2
 8006022:	f7ff f8ea 	bl	80051fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006026:	f001 fb25 	bl	8007674 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800602a:	4b0d      	ldr	r3, [pc, #52]	; (8006060 <prvAddNewTaskToReadyList+0xc0>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00e      	beq.n	8006050 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006032:	4b0a      	ldr	r3, [pc, #40]	; (800605c <prvAddNewTaskToReadyList+0xbc>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800603c:	429a      	cmp	r2, r3
 800603e:	d207      	bcs.n	8006050 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006040:	4b0b      	ldr	r3, [pc, #44]	; (8006070 <prvAddNewTaskToReadyList+0xd0>)
 8006042:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006046:	601a      	str	r2, [r3, #0]
 8006048:	f3bf 8f4f 	dsb	sy
 800604c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006050:	bf00      	nop
 8006052:	3708      	adds	r7, #8
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	20000a3c 	.word	0x20000a3c
 800605c:	2000093c 	.word	0x2000093c
 8006060:	20000a48 	.word	0x20000a48
 8006064:	20000a58 	.word	0x20000a58
 8006068:	20000a44 	.word	0x20000a44
 800606c:	20000940 	.word	0x20000940
 8006070:	e000ed04 	.word	0xe000ed04

08006074 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800607c:	2300      	movs	r3, #0
 800607e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d017      	beq.n	80060b6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006086:	4b13      	ldr	r3, [pc, #76]	; (80060d4 <vTaskDelay+0x60>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d00a      	beq.n	80060a4 <vTaskDelay+0x30>
	__asm volatile
 800608e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006092:	f383 8811 	msr	BASEPRI, r3
 8006096:	f3bf 8f6f 	isb	sy
 800609a:	f3bf 8f4f 	dsb	sy
 800609e:	60bb      	str	r3, [r7, #8]
}
 80060a0:	bf00      	nop
 80060a2:	e7fe      	b.n	80060a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80060a4:	f000 f880 	bl	80061a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80060a8:	2100      	movs	r1, #0
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 fdb0 	bl	8006c10 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80060b0:	f000 f888 	bl	80061c4 <xTaskResumeAll>
 80060b4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d107      	bne.n	80060cc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80060bc:	4b06      	ldr	r3, [pc, #24]	; (80060d8 <vTaskDelay+0x64>)
 80060be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060c2:	601a      	str	r2, [r3, #0]
 80060c4:	f3bf 8f4f 	dsb	sy
 80060c8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80060cc:	bf00      	nop
 80060ce:	3710      	adds	r7, #16
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}
 80060d4:	20000a64 	.word	0x20000a64
 80060d8:	e000ed04 	.word	0xe000ed04

080060dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b08a      	sub	sp, #40	; 0x28
 80060e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80060e2:	2300      	movs	r3, #0
 80060e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80060e6:	2300      	movs	r3, #0
 80060e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80060ea:	463a      	mov	r2, r7
 80060ec:	1d39      	adds	r1, r7, #4
 80060ee:	f107 0308 	add.w	r3, r7, #8
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7fa f9f2 	bl	80004dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80060f8:	6839      	ldr	r1, [r7, #0]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	68ba      	ldr	r2, [r7, #8]
 80060fe:	9202      	str	r2, [sp, #8]
 8006100:	9301      	str	r3, [sp, #4]
 8006102:	2300      	movs	r3, #0
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	2300      	movs	r3, #0
 8006108:	460a      	mov	r2, r1
 800610a:	4921      	ldr	r1, [pc, #132]	; (8006190 <vTaskStartScheduler+0xb4>)
 800610c:	4821      	ldr	r0, [pc, #132]	; (8006194 <vTaskStartScheduler+0xb8>)
 800610e:	f7ff fe1d 	bl	8005d4c <xTaskCreateStatic>
 8006112:	4603      	mov	r3, r0
 8006114:	4a20      	ldr	r2, [pc, #128]	; (8006198 <vTaskStartScheduler+0xbc>)
 8006116:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006118:	4b1f      	ldr	r3, [pc, #124]	; (8006198 <vTaskStartScheduler+0xbc>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d002      	beq.n	8006126 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006120:	2301      	movs	r3, #1
 8006122:	617b      	str	r3, [r7, #20]
 8006124:	e001      	b.n	800612a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006126:	2300      	movs	r3, #0
 8006128:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	2b01      	cmp	r3, #1
 800612e:	d102      	bne.n	8006136 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006130:	f000 fdd4 	bl	8006cdc <xTimerCreateTimerTask>
 8006134:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	2b01      	cmp	r3, #1
 800613a:	d116      	bne.n	800616a <vTaskStartScheduler+0x8e>
	__asm volatile
 800613c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006140:	f383 8811 	msr	BASEPRI, r3
 8006144:	f3bf 8f6f 	isb	sy
 8006148:	f3bf 8f4f 	dsb	sy
 800614c:	613b      	str	r3, [r7, #16]
}
 800614e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006150:	4b12      	ldr	r3, [pc, #72]	; (800619c <vTaskStartScheduler+0xc0>)
 8006152:	f04f 32ff 	mov.w	r2, #4294967295
 8006156:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006158:	4b11      	ldr	r3, [pc, #68]	; (80061a0 <vTaskStartScheduler+0xc4>)
 800615a:	2201      	movs	r2, #1
 800615c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800615e:	4b11      	ldr	r3, [pc, #68]	; (80061a4 <vTaskStartScheduler+0xc8>)
 8006160:	2200      	movs	r2, #0
 8006162:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006164:	f001 f9b4 	bl	80074d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006168:	e00e      	b.n	8006188 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006170:	d10a      	bne.n	8006188 <vTaskStartScheduler+0xac>
	__asm volatile
 8006172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006176:	f383 8811 	msr	BASEPRI, r3
 800617a:	f3bf 8f6f 	isb	sy
 800617e:	f3bf 8f4f 	dsb	sy
 8006182:	60fb      	str	r3, [r7, #12]
}
 8006184:	bf00      	nop
 8006186:	e7fe      	b.n	8006186 <vTaskStartScheduler+0xaa>
}
 8006188:	bf00      	nop
 800618a:	3718      	adds	r7, #24
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}
 8006190:	08007da8 	.word	0x08007da8
 8006194:	080068ed 	.word	0x080068ed
 8006198:	20000a60 	.word	0x20000a60
 800619c:	20000a5c 	.word	0x20000a5c
 80061a0:	20000a48 	.word	0x20000a48
 80061a4:	20000a40 	.word	0x20000a40

080061a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80061a8:	b480      	push	{r7}
 80061aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80061ac:	4b04      	ldr	r3, [pc, #16]	; (80061c0 <vTaskSuspendAll+0x18>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	3301      	adds	r3, #1
 80061b2:	4a03      	ldr	r2, [pc, #12]	; (80061c0 <vTaskSuspendAll+0x18>)
 80061b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80061b6:	bf00      	nop
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr
 80061c0:	20000a64 	.word	0x20000a64

080061c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b084      	sub	sp, #16
 80061c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80061ca:	2300      	movs	r3, #0
 80061cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80061ce:	2300      	movs	r3, #0
 80061d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80061d2:	4b41      	ldr	r3, [pc, #260]	; (80062d8 <xTaskResumeAll+0x114>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10a      	bne.n	80061f0 <xTaskResumeAll+0x2c>
	__asm volatile
 80061da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061de:	f383 8811 	msr	BASEPRI, r3
 80061e2:	f3bf 8f6f 	isb	sy
 80061e6:	f3bf 8f4f 	dsb	sy
 80061ea:	603b      	str	r3, [r7, #0]
}
 80061ec:	bf00      	nop
 80061ee:	e7fe      	b.n	80061ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80061f0:	f001 fa10 	bl	8007614 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80061f4:	4b38      	ldr	r3, [pc, #224]	; (80062d8 <xTaskResumeAll+0x114>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	3b01      	subs	r3, #1
 80061fa:	4a37      	ldr	r2, [pc, #220]	; (80062d8 <xTaskResumeAll+0x114>)
 80061fc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061fe:	4b36      	ldr	r3, [pc, #216]	; (80062d8 <xTaskResumeAll+0x114>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d161      	bne.n	80062ca <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006206:	4b35      	ldr	r3, [pc, #212]	; (80062dc <xTaskResumeAll+0x118>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d05d      	beq.n	80062ca <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800620e:	e02e      	b.n	800626e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006210:	4b33      	ldr	r3, [pc, #204]	; (80062e0 <xTaskResumeAll+0x11c>)
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	3318      	adds	r3, #24
 800621c:	4618      	mov	r0, r3
 800621e:	f7ff f849 	bl	80052b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	3304      	adds	r3, #4
 8006226:	4618      	mov	r0, r3
 8006228:	f7ff f844 	bl	80052b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006230:	2201      	movs	r2, #1
 8006232:	409a      	lsls	r2, r3
 8006234:	4b2b      	ldr	r3, [pc, #172]	; (80062e4 <xTaskResumeAll+0x120>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4313      	orrs	r3, r2
 800623a:	4a2a      	ldr	r2, [pc, #168]	; (80062e4 <xTaskResumeAll+0x120>)
 800623c:	6013      	str	r3, [r2, #0]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006242:	4613      	mov	r3, r2
 8006244:	009b      	lsls	r3, r3, #2
 8006246:	4413      	add	r3, r2
 8006248:	009b      	lsls	r3, r3, #2
 800624a:	4a27      	ldr	r2, [pc, #156]	; (80062e8 <xTaskResumeAll+0x124>)
 800624c:	441a      	add	r2, r3
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	3304      	adds	r3, #4
 8006252:	4619      	mov	r1, r3
 8006254:	4610      	mov	r0, r2
 8006256:	f7fe ffd0 	bl	80051fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800625e:	4b23      	ldr	r3, [pc, #140]	; (80062ec <xTaskResumeAll+0x128>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006264:	429a      	cmp	r2, r3
 8006266:	d302      	bcc.n	800626e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006268:	4b21      	ldr	r3, [pc, #132]	; (80062f0 <xTaskResumeAll+0x12c>)
 800626a:	2201      	movs	r2, #1
 800626c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800626e:	4b1c      	ldr	r3, [pc, #112]	; (80062e0 <xTaskResumeAll+0x11c>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1cc      	bne.n	8006210 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d001      	beq.n	8006280 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800627c:	f000 fbec 	bl	8006a58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006280:	4b1c      	ldr	r3, [pc, #112]	; (80062f4 <xTaskResumeAll+0x130>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d010      	beq.n	80062ae <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800628c:	f000 f846 	bl	800631c <xTaskIncrementTick>
 8006290:	4603      	mov	r3, r0
 8006292:	2b00      	cmp	r3, #0
 8006294:	d002      	beq.n	800629c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006296:	4b16      	ldr	r3, [pc, #88]	; (80062f0 <xTaskResumeAll+0x12c>)
 8006298:	2201      	movs	r2, #1
 800629a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	3b01      	subs	r3, #1
 80062a0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d1f1      	bne.n	800628c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80062a8:	4b12      	ldr	r3, [pc, #72]	; (80062f4 <xTaskResumeAll+0x130>)
 80062aa:	2200      	movs	r2, #0
 80062ac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80062ae:	4b10      	ldr	r3, [pc, #64]	; (80062f0 <xTaskResumeAll+0x12c>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d009      	beq.n	80062ca <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80062b6:	2301      	movs	r3, #1
 80062b8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80062ba:	4b0f      	ldr	r3, [pc, #60]	; (80062f8 <xTaskResumeAll+0x134>)
 80062bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062c0:	601a      	str	r2, [r3, #0]
 80062c2:	f3bf 8f4f 	dsb	sy
 80062c6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80062ca:	f001 f9d3 	bl	8007674 <vPortExitCritical>

	return xAlreadyYielded;
 80062ce:	68bb      	ldr	r3, [r7, #8]
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3710      	adds	r7, #16
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	20000a64 	.word	0x20000a64
 80062dc:	20000a3c 	.word	0x20000a3c
 80062e0:	200009fc 	.word	0x200009fc
 80062e4:	20000a44 	.word	0x20000a44
 80062e8:	20000940 	.word	0x20000940
 80062ec:	2000093c 	.word	0x2000093c
 80062f0:	20000a50 	.word	0x20000a50
 80062f4:	20000a4c 	.word	0x20000a4c
 80062f8:	e000ed04 	.word	0xe000ed04

080062fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80062fc:	b480      	push	{r7}
 80062fe:	b083      	sub	sp, #12
 8006300:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006302:	4b05      	ldr	r3, [pc, #20]	; (8006318 <xTaskGetTickCount+0x1c>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006308:	687b      	ldr	r3, [r7, #4]
}
 800630a:	4618      	mov	r0, r3
 800630c:	370c      	adds	r7, #12
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop
 8006318:	20000a40 	.word	0x20000a40

0800631c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b086      	sub	sp, #24
 8006320:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006322:	2300      	movs	r3, #0
 8006324:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006326:	4b4e      	ldr	r3, [pc, #312]	; (8006460 <xTaskIncrementTick+0x144>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	f040 808e 	bne.w	800644c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006330:	4b4c      	ldr	r3, [pc, #304]	; (8006464 <xTaskIncrementTick+0x148>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	3301      	adds	r3, #1
 8006336:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006338:	4a4a      	ldr	r2, [pc, #296]	; (8006464 <xTaskIncrementTick+0x148>)
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d120      	bne.n	8006386 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006344:	4b48      	ldr	r3, [pc, #288]	; (8006468 <xTaskIncrementTick+0x14c>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d00a      	beq.n	8006364 <xTaskIncrementTick+0x48>
	__asm volatile
 800634e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006352:	f383 8811 	msr	BASEPRI, r3
 8006356:	f3bf 8f6f 	isb	sy
 800635a:	f3bf 8f4f 	dsb	sy
 800635e:	603b      	str	r3, [r7, #0]
}
 8006360:	bf00      	nop
 8006362:	e7fe      	b.n	8006362 <xTaskIncrementTick+0x46>
 8006364:	4b40      	ldr	r3, [pc, #256]	; (8006468 <xTaskIncrementTick+0x14c>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	60fb      	str	r3, [r7, #12]
 800636a:	4b40      	ldr	r3, [pc, #256]	; (800646c <xTaskIncrementTick+0x150>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a3e      	ldr	r2, [pc, #248]	; (8006468 <xTaskIncrementTick+0x14c>)
 8006370:	6013      	str	r3, [r2, #0]
 8006372:	4a3e      	ldr	r2, [pc, #248]	; (800646c <xTaskIncrementTick+0x150>)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6013      	str	r3, [r2, #0]
 8006378:	4b3d      	ldr	r3, [pc, #244]	; (8006470 <xTaskIncrementTick+0x154>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	3301      	adds	r3, #1
 800637e:	4a3c      	ldr	r2, [pc, #240]	; (8006470 <xTaskIncrementTick+0x154>)
 8006380:	6013      	str	r3, [r2, #0]
 8006382:	f000 fb69 	bl	8006a58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006386:	4b3b      	ldr	r3, [pc, #236]	; (8006474 <xTaskIncrementTick+0x158>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	693a      	ldr	r2, [r7, #16]
 800638c:	429a      	cmp	r2, r3
 800638e:	d348      	bcc.n	8006422 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006390:	4b35      	ldr	r3, [pc, #212]	; (8006468 <xTaskIncrementTick+0x14c>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d104      	bne.n	80063a4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800639a:	4b36      	ldr	r3, [pc, #216]	; (8006474 <xTaskIncrementTick+0x158>)
 800639c:	f04f 32ff 	mov.w	r2, #4294967295
 80063a0:	601a      	str	r2, [r3, #0]
					break;
 80063a2:	e03e      	b.n	8006422 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063a4:	4b30      	ldr	r3, [pc, #192]	; (8006468 <xTaskIncrementTick+0x14c>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d203      	bcs.n	80063c4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80063bc:	4a2d      	ldr	r2, [pc, #180]	; (8006474 <xTaskIncrementTick+0x158>)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80063c2:	e02e      	b.n	8006422 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	3304      	adds	r3, #4
 80063c8:	4618      	mov	r0, r3
 80063ca:	f7fe ff73 	bl	80052b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d004      	beq.n	80063e0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	3318      	adds	r3, #24
 80063da:	4618      	mov	r0, r3
 80063dc:	f7fe ff6a 	bl	80052b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063e4:	2201      	movs	r2, #1
 80063e6:	409a      	lsls	r2, r3
 80063e8:	4b23      	ldr	r3, [pc, #140]	; (8006478 <xTaskIncrementTick+0x15c>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	4a22      	ldr	r2, [pc, #136]	; (8006478 <xTaskIncrementTick+0x15c>)
 80063f0:	6013      	str	r3, [r2, #0]
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063f6:	4613      	mov	r3, r2
 80063f8:	009b      	lsls	r3, r3, #2
 80063fa:	4413      	add	r3, r2
 80063fc:	009b      	lsls	r3, r3, #2
 80063fe:	4a1f      	ldr	r2, [pc, #124]	; (800647c <xTaskIncrementTick+0x160>)
 8006400:	441a      	add	r2, r3
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	3304      	adds	r3, #4
 8006406:	4619      	mov	r1, r3
 8006408:	4610      	mov	r0, r2
 800640a:	f7fe fef6 	bl	80051fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006412:	4b1b      	ldr	r3, [pc, #108]	; (8006480 <xTaskIncrementTick+0x164>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006418:	429a      	cmp	r2, r3
 800641a:	d3b9      	bcc.n	8006390 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800641c:	2301      	movs	r3, #1
 800641e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006420:	e7b6      	b.n	8006390 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006422:	4b17      	ldr	r3, [pc, #92]	; (8006480 <xTaskIncrementTick+0x164>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006428:	4914      	ldr	r1, [pc, #80]	; (800647c <xTaskIncrementTick+0x160>)
 800642a:	4613      	mov	r3, r2
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	4413      	add	r3, r2
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	440b      	add	r3, r1
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	2b01      	cmp	r3, #1
 8006438:	d901      	bls.n	800643e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800643a:	2301      	movs	r3, #1
 800643c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800643e:	4b11      	ldr	r3, [pc, #68]	; (8006484 <xTaskIncrementTick+0x168>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d007      	beq.n	8006456 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006446:	2301      	movs	r3, #1
 8006448:	617b      	str	r3, [r7, #20]
 800644a:	e004      	b.n	8006456 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800644c:	4b0e      	ldr	r3, [pc, #56]	; (8006488 <xTaskIncrementTick+0x16c>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	3301      	adds	r3, #1
 8006452:	4a0d      	ldr	r2, [pc, #52]	; (8006488 <xTaskIncrementTick+0x16c>)
 8006454:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006456:	697b      	ldr	r3, [r7, #20]
}
 8006458:	4618      	mov	r0, r3
 800645a:	3718      	adds	r7, #24
 800645c:	46bd      	mov	sp, r7
 800645e:	bd80      	pop	{r7, pc}
 8006460:	20000a64 	.word	0x20000a64
 8006464:	20000a40 	.word	0x20000a40
 8006468:	200009f4 	.word	0x200009f4
 800646c:	200009f8 	.word	0x200009f8
 8006470:	20000a54 	.word	0x20000a54
 8006474:	20000a5c 	.word	0x20000a5c
 8006478:	20000a44 	.word	0x20000a44
 800647c:	20000940 	.word	0x20000940
 8006480:	2000093c 	.word	0x2000093c
 8006484:	20000a50 	.word	0x20000a50
 8006488:	20000a4c 	.word	0x20000a4c

0800648c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800648c:	b480      	push	{r7}
 800648e:	b087      	sub	sp, #28
 8006490:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006492:	4b27      	ldr	r3, [pc, #156]	; (8006530 <vTaskSwitchContext+0xa4>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d003      	beq.n	80064a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800649a:	4b26      	ldr	r3, [pc, #152]	; (8006534 <vTaskSwitchContext+0xa8>)
 800649c:	2201      	movs	r2, #1
 800649e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80064a0:	e03f      	b.n	8006522 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80064a2:	4b24      	ldr	r3, [pc, #144]	; (8006534 <vTaskSwitchContext+0xa8>)
 80064a4:	2200      	movs	r2, #0
 80064a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064a8:	4b23      	ldr	r3, [pc, #140]	; (8006538 <vTaskSwitchContext+0xac>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	fab3 f383 	clz	r3, r3
 80064b4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80064b6:	7afb      	ldrb	r3, [r7, #11]
 80064b8:	f1c3 031f 	rsb	r3, r3, #31
 80064bc:	617b      	str	r3, [r7, #20]
 80064be:	491f      	ldr	r1, [pc, #124]	; (800653c <vTaskSwitchContext+0xb0>)
 80064c0:	697a      	ldr	r2, [r7, #20]
 80064c2:	4613      	mov	r3, r2
 80064c4:	009b      	lsls	r3, r3, #2
 80064c6:	4413      	add	r3, r2
 80064c8:	009b      	lsls	r3, r3, #2
 80064ca:	440b      	add	r3, r1
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d10a      	bne.n	80064e8 <vTaskSwitchContext+0x5c>
	__asm volatile
 80064d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064d6:	f383 8811 	msr	BASEPRI, r3
 80064da:	f3bf 8f6f 	isb	sy
 80064de:	f3bf 8f4f 	dsb	sy
 80064e2:	607b      	str	r3, [r7, #4]
}
 80064e4:	bf00      	nop
 80064e6:	e7fe      	b.n	80064e6 <vTaskSwitchContext+0x5a>
 80064e8:	697a      	ldr	r2, [r7, #20]
 80064ea:	4613      	mov	r3, r2
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	4413      	add	r3, r2
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	4a12      	ldr	r2, [pc, #72]	; (800653c <vTaskSwitchContext+0xb0>)
 80064f4:	4413      	add	r3, r2
 80064f6:	613b      	str	r3, [r7, #16]
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	685a      	ldr	r2, [r3, #4]
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	605a      	str	r2, [r3, #4]
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	685a      	ldr	r2, [r3, #4]
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	3308      	adds	r3, #8
 800650a:	429a      	cmp	r2, r3
 800650c:	d104      	bne.n	8006518 <vTaskSwitchContext+0x8c>
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	685a      	ldr	r2, [r3, #4]
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	605a      	str	r2, [r3, #4]
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	4a08      	ldr	r2, [pc, #32]	; (8006540 <vTaskSwitchContext+0xb4>)
 8006520:	6013      	str	r3, [r2, #0]
}
 8006522:	bf00      	nop
 8006524:	371c      	adds	r7, #28
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr
 800652e:	bf00      	nop
 8006530:	20000a64 	.word	0x20000a64
 8006534:	20000a50 	.word	0x20000a50
 8006538:	20000a44 	.word	0x20000a44
 800653c:	20000940 	.word	0x20000940
 8006540:	2000093c 	.word	0x2000093c

08006544 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d10a      	bne.n	800656a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006558:	f383 8811 	msr	BASEPRI, r3
 800655c:	f3bf 8f6f 	isb	sy
 8006560:	f3bf 8f4f 	dsb	sy
 8006564:	60fb      	str	r3, [r7, #12]
}
 8006566:	bf00      	nop
 8006568:	e7fe      	b.n	8006568 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800656a:	4b07      	ldr	r3, [pc, #28]	; (8006588 <vTaskPlaceOnEventList+0x44>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	3318      	adds	r3, #24
 8006570:	4619      	mov	r1, r3
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f7fe fe65 	bl	8005242 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006578:	2101      	movs	r1, #1
 800657a:	6838      	ldr	r0, [r7, #0]
 800657c:	f000 fb48 	bl	8006c10 <prvAddCurrentTaskToDelayedList>
}
 8006580:	bf00      	nop
 8006582:	3710      	adds	r7, #16
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	2000093c 	.word	0x2000093c

0800658c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b086      	sub	sp, #24
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d10a      	bne.n	80065b4 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800659e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065a2:	f383 8811 	msr	BASEPRI, r3
 80065a6:	f3bf 8f6f 	isb	sy
 80065aa:	f3bf 8f4f 	dsb	sy
 80065ae:	617b      	str	r3, [r7, #20]
}
 80065b0:	bf00      	nop
 80065b2:	e7fe      	b.n	80065b2 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80065b4:	4b11      	ldr	r3, [pc, #68]	; (80065fc <vTaskPlaceOnUnorderedEventList+0x70>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d10a      	bne.n	80065d2 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80065bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c0:	f383 8811 	msr	BASEPRI, r3
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	f3bf 8f4f 	dsb	sy
 80065cc:	613b      	str	r3, [r7, #16]
}
 80065ce:	bf00      	nop
 80065d0:	e7fe      	b.n	80065d0 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80065d2:	4b0b      	ldr	r3, [pc, #44]	; (8006600 <vTaskPlaceOnUnorderedEventList+0x74>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	68ba      	ldr	r2, [r7, #8]
 80065d8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80065dc:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80065de:	4b08      	ldr	r3, [pc, #32]	; (8006600 <vTaskPlaceOnUnorderedEventList+0x74>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3318      	adds	r3, #24
 80065e4:	4619      	mov	r1, r3
 80065e6:	68f8      	ldr	r0, [r7, #12]
 80065e8:	f7fe fe07 	bl	80051fa <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80065ec:	2101      	movs	r1, #1
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f000 fb0e 	bl	8006c10 <prvAddCurrentTaskToDelayedList>
}
 80065f4:	bf00      	nop
 80065f6:	3718      	adds	r7, #24
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	20000a64 	.word	0x20000a64
 8006600:	2000093c 	.word	0x2000093c

08006604 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d10a      	bne.n	800662c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661a:	f383 8811 	msr	BASEPRI, r3
 800661e:	f3bf 8f6f 	isb	sy
 8006622:	f3bf 8f4f 	dsb	sy
 8006626:	617b      	str	r3, [r7, #20]
}
 8006628:	bf00      	nop
 800662a:	e7fe      	b.n	800662a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800662c:	4b0a      	ldr	r3, [pc, #40]	; (8006658 <vTaskPlaceOnEventListRestricted+0x54>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	3318      	adds	r3, #24
 8006632:	4619      	mov	r1, r3
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f7fe fde0 	bl	80051fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d002      	beq.n	8006646 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006640:	f04f 33ff 	mov.w	r3, #4294967295
 8006644:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006646:	6879      	ldr	r1, [r7, #4]
 8006648:	68b8      	ldr	r0, [r7, #8]
 800664a:	f000 fae1 	bl	8006c10 <prvAddCurrentTaskToDelayedList>
	}
 800664e:	bf00      	nop
 8006650:	3718      	adds	r7, #24
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop
 8006658:	2000093c 	.word	0x2000093c

0800665c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b086      	sub	sp, #24
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10a      	bne.n	8006688 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	60fb      	str	r3, [r7, #12]
}
 8006684:	bf00      	nop
 8006686:	e7fe      	b.n	8006686 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	3318      	adds	r3, #24
 800668c:	4618      	mov	r0, r3
 800668e:	f7fe fe11 	bl	80052b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006692:	4b1d      	ldr	r3, [pc, #116]	; (8006708 <xTaskRemoveFromEventList+0xac>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d11c      	bne.n	80066d4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	3304      	adds	r3, #4
 800669e:	4618      	mov	r0, r3
 80066a0:	f7fe fe08 	bl	80052b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a8:	2201      	movs	r2, #1
 80066aa:	409a      	lsls	r2, r3
 80066ac:	4b17      	ldr	r3, [pc, #92]	; (800670c <xTaskRemoveFromEventList+0xb0>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4313      	orrs	r3, r2
 80066b2:	4a16      	ldr	r2, [pc, #88]	; (800670c <xTaskRemoveFromEventList+0xb0>)
 80066b4:	6013      	str	r3, [r2, #0]
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066ba:	4613      	mov	r3, r2
 80066bc:	009b      	lsls	r3, r3, #2
 80066be:	4413      	add	r3, r2
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	4a13      	ldr	r2, [pc, #76]	; (8006710 <xTaskRemoveFromEventList+0xb4>)
 80066c4:	441a      	add	r2, r3
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	3304      	adds	r3, #4
 80066ca:	4619      	mov	r1, r3
 80066cc:	4610      	mov	r0, r2
 80066ce:	f7fe fd94 	bl	80051fa <vListInsertEnd>
 80066d2:	e005      	b.n	80066e0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	3318      	adds	r3, #24
 80066d8:	4619      	mov	r1, r3
 80066da:	480e      	ldr	r0, [pc, #56]	; (8006714 <xTaskRemoveFromEventList+0xb8>)
 80066dc:	f7fe fd8d 	bl	80051fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066e4:	4b0c      	ldr	r3, [pc, #48]	; (8006718 <xTaskRemoveFromEventList+0xbc>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d905      	bls.n	80066fa <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80066ee:	2301      	movs	r3, #1
 80066f0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80066f2:	4b0a      	ldr	r3, [pc, #40]	; (800671c <xTaskRemoveFromEventList+0xc0>)
 80066f4:	2201      	movs	r2, #1
 80066f6:	601a      	str	r2, [r3, #0]
 80066f8:	e001      	b.n	80066fe <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80066fa:	2300      	movs	r3, #0
 80066fc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80066fe:	697b      	ldr	r3, [r7, #20]
}
 8006700:	4618      	mov	r0, r3
 8006702:	3718      	adds	r7, #24
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}
 8006708:	20000a64 	.word	0x20000a64
 800670c:	20000a44 	.word	0x20000a44
 8006710:	20000940 	.word	0x20000940
 8006714:	200009fc 	.word	0x200009fc
 8006718:	2000093c 	.word	0x2000093c
 800671c:	20000a50 	.word	0x20000a50

08006720 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800672a:	4b29      	ldr	r3, [pc, #164]	; (80067d0 <vTaskRemoveFromUnorderedEventList+0xb0>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d10a      	bne.n	8006748 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8006732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	613b      	str	r3, [r7, #16]
}
 8006744:	bf00      	nop
 8006746:	e7fe      	b.n	8006746 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d10a      	bne.n	8006774 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800675e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006762:	f383 8811 	msr	BASEPRI, r3
 8006766:	f3bf 8f6f 	isb	sy
 800676a:	f3bf 8f4f 	dsb	sy
 800676e:	60fb      	str	r3, [r7, #12]
}
 8006770:	bf00      	nop
 8006772:	e7fe      	b.n	8006772 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f7fe fd9d 	bl	80052b4 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	3304      	adds	r3, #4
 800677e:	4618      	mov	r0, r3
 8006780:	f7fe fd98 	bl	80052b4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006788:	2201      	movs	r2, #1
 800678a:	409a      	lsls	r2, r3
 800678c:	4b11      	ldr	r3, [pc, #68]	; (80067d4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4313      	orrs	r3, r2
 8006792:	4a10      	ldr	r2, [pc, #64]	; (80067d4 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006794:	6013      	str	r3, [r2, #0]
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800679a:	4613      	mov	r3, r2
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	4413      	add	r3, r2
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	4a0d      	ldr	r2, [pc, #52]	; (80067d8 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80067a4:	441a      	add	r2, r3
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	3304      	adds	r3, #4
 80067aa:	4619      	mov	r1, r3
 80067ac:	4610      	mov	r0, r2
 80067ae:	f7fe fd24 	bl	80051fa <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067b6:	4b09      	ldr	r3, [pc, #36]	; (80067dc <vTaskRemoveFromUnorderedEventList+0xbc>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067bc:	429a      	cmp	r2, r3
 80067be:	d902      	bls.n	80067c6 <vTaskRemoveFromUnorderedEventList+0xa6>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80067c0:	4b07      	ldr	r3, [pc, #28]	; (80067e0 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80067c2:	2201      	movs	r2, #1
 80067c4:	601a      	str	r2, [r3, #0]
	}
}
 80067c6:	bf00      	nop
 80067c8:	3718      	adds	r7, #24
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}
 80067ce:	bf00      	nop
 80067d0:	20000a64 	.word	0x20000a64
 80067d4:	20000a44 	.word	0x20000a44
 80067d8:	20000940 	.word	0x20000940
 80067dc:	2000093c 	.word	0x2000093c
 80067e0:	20000a50 	.word	0x20000a50

080067e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80067ec:	4b06      	ldr	r3, [pc, #24]	; (8006808 <vTaskInternalSetTimeOutState+0x24>)
 80067ee:	681a      	ldr	r2, [r3, #0]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80067f4:	4b05      	ldr	r3, [pc, #20]	; (800680c <vTaskInternalSetTimeOutState+0x28>)
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	605a      	str	r2, [r3, #4]
}
 80067fc:	bf00      	nop
 80067fe:	370c      	adds	r7, #12
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr
 8006808:	20000a54 	.word	0x20000a54
 800680c:	20000a40 	.word	0x20000a40

08006810 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b088      	sub	sp, #32
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d10a      	bne.n	8006836 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	613b      	str	r3, [r7, #16]
}
 8006832:	bf00      	nop
 8006834:	e7fe      	b.n	8006834 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d10a      	bne.n	8006852 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800683c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006840:	f383 8811 	msr	BASEPRI, r3
 8006844:	f3bf 8f6f 	isb	sy
 8006848:	f3bf 8f4f 	dsb	sy
 800684c:	60fb      	str	r3, [r7, #12]
}
 800684e:	bf00      	nop
 8006850:	e7fe      	b.n	8006850 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006852:	f000 fedf 	bl	8007614 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006856:	4b1d      	ldr	r3, [pc, #116]	; (80068cc <xTaskCheckForTimeOut+0xbc>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	69ba      	ldr	r2, [r7, #24]
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800686e:	d102      	bne.n	8006876 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006870:	2300      	movs	r3, #0
 8006872:	61fb      	str	r3, [r7, #28]
 8006874:	e023      	b.n	80068be <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	4b15      	ldr	r3, [pc, #84]	; (80068d0 <xTaskCheckForTimeOut+0xc0>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	429a      	cmp	r2, r3
 8006880:	d007      	beq.n	8006892 <xTaskCheckForTimeOut+0x82>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	69ba      	ldr	r2, [r7, #24]
 8006888:	429a      	cmp	r2, r3
 800688a:	d302      	bcc.n	8006892 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800688c:	2301      	movs	r3, #1
 800688e:	61fb      	str	r3, [r7, #28]
 8006890:	e015      	b.n	80068be <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	697a      	ldr	r2, [r7, #20]
 8006898:	429a      	cmp	r2, r3
 800689a:	d20b      	bcs.n	80068b4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	1ad2      	subs	r2, r2, r3
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f7ff ff9b 	bl	80067e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80068ae:	2300      	movs	r3, #0
 80068b0:	61fb      	str	r3, [r7, #28]
 80068b2:	e004      	b.n	80068be <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	2200      	movs	r2, #0
 80068b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80068ba:	2301      	movs	r3, #1
 80068bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80068be:	f000 fed9 	bl	8007674 <vPortExitCritical>

	return xReturn;
 80068c2:	69fb      	ldr	r3, [r7, #28]
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3720      	adds	r7, #32
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	20000a40 	.word	0x20000a40
 80068d0:	20000a54 	.word	0x20000a54

080068d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80068d4:	b480      	push	{r7}
 80068d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80068d8:	4b03      	ldr	r3, [pc, #12]	; (80068e8 <vTaskMissedYield+0x14>)
 80068da:	2201      	movs	r2, #1
 80068dc:	601a      	str	r2, [r3, #0]
}
 80068de:	bf00      	nop
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr
 80068e8:	20000a50 	.word	0x20000a50

080068ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80068f4:	f000 f852 	bl	800699c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80068f8:	4b06      	ldr	r3, [pc, #24]	; (8006914 <prvIdleTask+0x28>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d9f9      	bls.n	80068f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006900:	4b05      	ldr	r3, [pc, #20]	; (8006918 <prvIdleTask+0x2c>)
 8006902:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006906:	601a      	str	r2, [r3, #0]
 8006908:	f3bf 8f4f 	dsb	sy
 800690c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006910:	e7f0      	b.n	80068f4 <prvIdleTask+0x8>
 8006912:	bf00      	nop
 8006914:	20000940 	.word	0x20000940
 8006918:	e000ed04 	.word	0xe000ed04

0800691c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b082      	sub	sp, #8
 8006920:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006922:	2300      	movs	r3, #0
 8006924:	607b      	str	r3, [r7, #4]
 8006926:	e00c      	b.n	8006942 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	4613      	mov	r3, r2
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	4413      	add	r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4a12      	ldr	r2, [pc, #72]	; (800697c <prvInitialiseTaskLists+0x60>)
 8006934:	4413      	add	r3, r2
 8006936:	4618      	mov	r0, r3
 8006938:	f7fe fc32 	bl	80051a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	3301      	adds	r3, #1
 8006940:	607b      	str	r3, [r7, #4]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2b06      	cmp	r3, #6
 8006946:	d9ef      	bls.n	8006928 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006948:	480d      	ldr	r0, [pc, #52]	; (8006980 <prvInitialiseTaskLists+0x64>)
 800694a:	f7fe fc29 	bl	80051a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800694e:	480d      	ldr	r0, [pc, #52]	; (8006984 <prvInitialiseTaskLists+0x68>)
 8006950:	f7fe fc26 	bl	80051a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006954:	480c      	ldr	r0, [pc, #48]	; (8006988 <prvInitialiseTaskLists+0x6c>)
 8006956:	f7fe fc23 	bl	80051a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800695a:	480c      	ldr	r0, [pc, #48]	; (800698c <prvInitialiseTaskLists+0x70>)
 800695c:	f7fe fc20 	bl	80051a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006960:	480b      	ldr	r0, [pc, #44]	; (8006990 <prvInitialiseTaskLists+0x74>)
 8006962:	f7fe fc1d 	bl	80051a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006966:	4b0b      	ldr	r3, [pc, #44]	; (8006994 <prvInitialiseTaskLists+0x78>)
 8006968:	4a05      	ldr	r2, [pc, #20]	; (8006980 <prvInitialiseTaskLists+0x64>)
 800696a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800696c:	4b0a      	ldr	r3, [pc, #40]	; (8006998 <prvInitialiseTaskLists+0x7c>)
 800696e:	4a05      	ldr	r2, [pc, #20]	; (8006984 <prvInitialiseTaskLists+0x68>)
 8006970:	601a      	str	r2, [r3, #0]
}
 8006972:	bf00      	nop
 8006974:	3708      	adds	r7, #8
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop
 800697c:	20000940 	.word	0x20000940
 8006980:	200009cc 	.word	0x200009cc
 8006984:	200009e0 	.word	0x200009e0
 8006988:	200009fc 	.word	0x200009fc
 800698c:	20000a10 	.word	0x20000a10
 8006990:	20000a28 	.word	0x20000a28
 8006994:	200009f4 	.word	0x200009f4
 8006998:	200009f8 	.word	0x200009f8

0800699c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b082      	sub	sp, #8
 80069a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80069a2:	e019      	b.n	80069d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80069a4:	f000 fe36 	bl	8007614 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069a8:	4b10      	ldr	r3, [pc, #64]	; (80069ec <prvCheckTasksWaitingTermination+0x50>)
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	3304      	adds	r3, #4
 80069b4:	4618      	mov	r0, r3
 80069b6:	f7fe fc7d 	bl	80052b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80069ba:	4b0d      	ldr	r3, [pc, #52]	; (80069f0 <prvCheckTasksWaitingTermination+0x54>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	3b01      	subs	r3, #1
 80069c0:	4a0b      	ldr	r2, [pc, #44]	; (80069f0 <prvCheckTasksWaitingTermination+0x54>)
 80069c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80069c4:	4b0b      	ldr	r3, [pc, #44]	; (80069f4 <prvCheckTasksWaitingTermination+0x58>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	3b01      	subs	r3, #1
 80069ca:	4a0a      	ldr	r2, [pc, #40]	; (80069f4 <prvCheckTasksWaitingTermination+0x58>)
 80069cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80069ce:	f000 fe51 	bl	8007674 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 f810 	bl	80069f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80069d8:	4b06      	ldr	r3, [pc, #24]	; (80069f4 <prvCheckTasksWaitingTermination+0x58>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1e1      	bne.n	80069a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80069e0:	bf00      	nop
 80069e2:	bf00      	nop
 80069e4:	3708      	adds	r7, #8
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	20000a10 	.word	0x20000a10
 80069f0:	20000a3c 	.word	0x20000a3c
 80069f4:	20000a24 	.word	0x20000a24

080069f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d108      	bne.n	8006a1c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f000 ffee 	bl	80079f0 <vPortFree>
				vPortFree( pxTCB );
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 ffeb 	bl	80079f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006a1a:	e018      	b.n	8006a4e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d103      	bne.n	8006a2e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f000 ffe2 	bl	80079f0 <vPortFree>
	}
 8006a2c:	e00f      	b.n	8006a4e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	d00a      	beq.n	8006a4e <prvDeleteTCB+0x56>
	__asm volatile
 8006a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a3c:	f383 8811 	msr	BASEPRI, r3
 8006a40:	f3bf 8f6f 	isb	sy
 8006a44:	f3bf 8f4f 	dsb	sy
 8006a48:	60fb      	str	r3, [r7, #12]
}
 8006a4a:	bf00      	nop
 8006a4c:	e7fe      	b.n	8006a4c <prvDeleteTCB+0x54>
	}
 8006a4e:	bf00      	nop
 8006a50:	3710      	adds	r7, #16
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
	...

08006a58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a5e:	4b0c      	ldr	r3, [pc, #48]	; (8006a90 <prvResetNextTaskUnblockTime+0x38>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d104      	bne.n	8006a72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006a68:	4b0a      	ldr	r3, [pc, #40]	; (8006a94 <prvResetNextTaskUnblockTime+0x3c>)
 8006a6a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006a70:	e008      	b.n	8006a84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a72:	4b07      	ldr	r3, [pc, #28]	; (8006a90 <prvResetNextTaskUnblockTime+0x38>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	68db      	ldr	r3, [r3, #12]
 8006a7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	4a04      	ldr	r2, [pc, #16]	; (8006a94 <prvResetNextTaskUnblockTime+0x3c>)
 8006a82:	6013      	str	r3, [r2, #0]
}
 8006a84:	bf00      	nop
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr
 8006a90:	200009f4 	.word	0x200009f4
 8006a94:	20000a5c 	.word	0x20000a5c

08006a98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006a9e:	4b0b      	ldr	r3, [pc, #44]	; (8006acc <xTaskGetSchedulerState+0x34>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d102      	bne.n	8006aac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	607b      	str	r3, [r7, #4]
 8006aaa:	e008      	b.n	8006abe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006aac:	4b08      	ldr	r3, [pc, #32]	; (8006ad0 <xTaskGetSchedulerState+0x38>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d102      	bne.n	8006aba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006ab4:	2302      	movs	r3, #2
 8006ab6:	607b      	str	r3, [r7, #4]
 8006ab8:	e001      	b.n	8006abe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006aba:	2300      	movs	r3, #0
 8006abc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006abe:	687b      	ldr	r3, [r7, #4]
	}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	370c      	adds	r7, #12
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr
 8006acc:	20000a48 	.word	0x20000a48
 8006ad0:	20000a64 	.word	0x20000a64

08006ad4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b086      	sub	sp, #24
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d06e      	beq.n	8006bc8 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006aea:	4b3a      	ldr	r3, [pc, #232]	; (8006bd4 <xTaskPriorityDisinherit+0x100>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	693a      	ldr	r2, [r7, #16]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d00a      	beq.n	8006b0a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af8:	f383 8811 	msr	BASEPRI, r3
 8006afc:	f3bf 8f6f 	isb	sy
 8006b00:	f3bf 8f4f 	dsb	sy
 8006b04:	60fb      	str	r3, [r7, #12]
}
 8006b06:	bf00      	nop
 8006b08:	e7fe      	b.n	8006b08 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10a      	bne.n	8006b28 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b16:	f383 8811 	msr	BASEPRI, r3
 8006b1a:	f3bf 8f6f 	isb	sy
 8006b1e:	f3bf 8f4f 	dsb	sy
 8006b22:	60bb      	str	r3, [r7, #8]
}
 8006b24:	bf00      	nop
 8006b26:	e7fe      	b.n	8006b26 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b2c:	1e5a      	subs	r2, r3, #1
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	659a      	str	r2, [r3, #88]	; 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d044      	beq.n	8006bc8 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d140      	bne.n	8006bc8 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	3304      	adds	r3, #4
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f7fe fbb2 	bl	80052b4 <uxListRemove>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d115      	bne.n	8006b82 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b5a:	491f      	ldr	r1, [pc, #124]	; (8006bd8 <xTaskPriorityDisinherit+0x104>)
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	4413      	add	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	440b      	add	r3, r1
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d10a      	bne.n	8006b82 <xTaskPriorityDisinherit+0xae>
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b70:	2201      	movs	r2, #1
 8006b72:	fa02 f303 	lsl.w	r3, r2, r3
 8006b76:	43da      	mvns	r2, r3
 8006b78:	4b18      	ldr	r3, [pc, #96]	; (8006bdc <xTaskPriorityDisinherit+0x108>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	4a17      	ldr	r2, [pc, #92]	; (8006bdc <xTaskPriorityDisinherit+0x108>)
 8006b80:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b8e:	f1c3 0207 	rsb	r2, r3, #7
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	409a      	lsls	r2, r3
 8006b9e:	4b0f      	ldr	r3, [pc, #60]	; (8006bdc <xTaskPriorityDisinherit+0x108>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	4a0d      	ldr	r2, [pc, #52]	; (8006bdc <xTaskPriorityDisinherit+0x108>)
 8006ba6:	6013      	str	r3, [r2, #0]
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bac:	4613      	mov	r3, r2
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	4413      	add	r3, r2
 8006bb2:	009b      	lsls	r3, r3, #2
 8006bb4:	4a08      	ldr	r2, [pc, #32]	; (8006bd8 <xTaskPriorityDisinherit+0x104>)
 8006bb6:	441a      	add	r2, r3
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	3304      	adds	r3, #4
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	4610      	mov	r0, r2
 8006bc0:	f7fe fb1b 	bl	80051fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006bc8:	697b      	ldr	r3, [r7, #20]
	}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3718      	adds	r7, #24
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	2000093c 	.word	0x2000093c
 8006bd8:	20000940 	.word	0x20000940
 8006bdc:	20000a44 	.word	0x20000a44

08006be0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8006be6:	4b09      	ldr	r3, [pc, #36]	; (8006c0c <uxTaskResetEventItemValue+0x2c>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bee:	4b07      	ldr	r3, [pc, #28]	; (8006c0c <uxTaskResetEventItemValue+0x2c>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bf4:	4b05      	ldr	r3, [pc, #20]	; (8006c0c <uxTaskResetEventItemValue+0x2c>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f1c2 0207 	rsb	r2, r2, #7
 8006bfc:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8006bfe:	687b      	ldr	r3, [r7, #4]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr
 8006c0c:	2000093c 	.word	0x2000093c

08006c10 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b084      	sub	sp, #16
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006c1a:	4b29      	ldr	r3, [pc, #164]	; (8006cc0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c20:	4b28      	ldr	r3, [pc, #160]	; (8006cc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	3304      	adds	r3, #4
 8006c26:	4618      	mov	r0, r3
 8006c28:	f7fe fb44 	bl	80052b4 <uxListRemove>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d10b      	bne.n	8006c4a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006c32:	4b24      	ldr	r3, [pc, #144]	; (8006cc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c38:	2201      	movs	r2, #1
 8006c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c3e:	43da      	mvns	r2, r3
 8006c40:	4b21      	ldr	r3, [pc, #132]	; (8006cc8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4013      	ands	r3, r2
 8006c46:	4a20      	ldr	r2, [pc, #128]	; (8006cc8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006c48:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c50:	d10a      	bne.n	8006c68 <prvAddCurrentTaskToDelayedList+0x58>
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d007      	beq.n	8006c68 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c58:	4b1a      	ldr	r3, [pc, #104]	; (8006cc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	3304      	adds	r3, #4
 8006c5e:	4619      	mov	r1, r3
 8006c60:	481a      	ldr	r0, [pc, #104]	; (8006ccc <prvAddCurrentTaskToDelayedList+0xbc>)
 8006c62:	f7fe faca 	bl	80051fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006c66:	e026      	b.n	8006cb6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006c70:	4b14      	ldr	r3, [pc, #80]	; (8006cc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	68ba      	ldr	r2, [r7, #8]
 8006c76:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006c78:	68ba      	ldr	r2, [r7, #8]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d209      	bcs.n	8006c94 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c80:	4b13      	ldr	r3, [pc, #76]	; (8006cd0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	4b0f      	ldr	r3, [pc, #60]	; (8006cc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	3304      	adds	r3, #4
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	4610      	mov	r0, r2
 8006c8e:	f7fe fad8 	bl	8005242 <vListInsert>
}
 8006c92:	e010      	b.n	8006cb6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c94:	4b0f      	ldr	r3, [pc, #60]	; (8006cd4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	4b0a      	ldr	r3, [pc, #40]	; (8006cc4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	3304      	adds	r3, #4
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	4610      	mov	r0, r2
 8006ca2:	f7fe face 	bl	8005242 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006ca6:	4b0c      	ldr	r3, [pc, #48]	; (8006cd8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	68ba      	ldr	r2, [r7, #8]
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d202      	bcs.n	8006cb6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006cb0:	4a09      	ldr	r2, [pc, #36]	; (8006cd8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	6013      	str	r3, [r2, #0]
}
 8006cb6:	bf00      	nop
 8006cb8:	3710      	adds	r7, #16
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20000a40 	.word	0x20000a40
 8006cc4:	2000093c 	.word	0x2000093c
 8006cc8:	20000a44 	.word	0x20000a44
 8006ccc:	20000a28 	.word	0x20000a28
 8006cd0:	200009f8 	.word	0x200009f8
 8006cd4:	200009f4 	.word	0x200009f4
 8006cd8:	20000a5c 	.word	0x20000a5c

08006cdc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b08a      	sub	sp, #40	; 0x28
 8006ce0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006ce6:	f000 fb07 	bl	80072f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006cea:	4b1c      	ldr	r3, [pc, #112]	; (8006d5c <xTimerCreateTimerTask+0x80>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d021      	beq.n	8006d36 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006cfa:	1d3a      	adds	r2, r7, #4
 8006cfc:	f107 0108 	add.w	r1, r7, #8
 8006d00:	f107 030c 	add.w	r3, r7, #12
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7f9 fc03 	bl	8000510 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006d0a:	6879      	ldr	r1, [r7, #4]
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	9202      	str	r2, [sp, #8]
 8006d12:	9301      	str	r3, [sp, #4]
 8006d14:	2302      	movs	r3, #2
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	2300      	movs	r3, #0
 8006d1a:	460a      	mov	r2, r1
 8006d1c:	4910      	ldr	r1, [pc, #64]	; (8006d60 <xTimerCreateTimerTask+0x84>)
 8006d1e:	4811      	ldr	r0, [pc, #68]	; (8006d64 <xTimerCreateTimerTask+0x88>)
 8006d20:	f7ff f814 	bl	8005d4c <xTaskCreateStatic>
 8006d24:	4603      	mov	r3, r0
 8006d26:	4a10      	ldr	r2, [pc, #64]	; (8006d68 <xTimerCreateTimerTask+0x8c>)
 8006d28:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006d2a:	4b0f      	ldr	r3, [pc, #60]	; (8006d68 <xTimerCreateTimerTask+0x8c>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d001      	beq.n	8006d36 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006d32:	2301      	movs	r3, #1
 8006d34:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10a      	bne.n	8006d52 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d40:	f383 8811 	msr	BASEPRI, r3
 8006d44:	f3bf 8f6f 	isb	sy
 8006d48:	f3bf 8f4f 	dsb	sy
 8006d4c:	613b      	str	r3, [r7, #16]
}
 8006d4e:	bf00      	nop
 8006d50:	e7fe      	b.n	8006d50 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006d52:	697b      	ldr	r3, [r7, #20]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3718      	adds	r7, #24
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	20000a98 	.word	0x20000a98
 8006d60:	08007db0 	.word	0x08007db0
 8006d64:	08006ea1 	.word	0x08006ea1
 8006d68:	20000a9c 	.word	0x20000a9c

08006d6c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b08a      	sub	sp, #40	; 0x28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
 8006d78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d10a      	bne.n	8006d9a <xTimerGenericCommand+0x2e>
	__asm volatile
 8006d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d88:	f383 8811 	msr	BASEPRI, r3
 8006d8c:	f3bf 8f6f 	isb	sy
 8006d90:	f3bf 8f4f 	dsb	sy
 8006d94:	623b      	str	r3, [r7, #32]
}
 8006d96:	bf00      	nop
 8006d98:	e7fe      	b.n	8006d98 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006d9a:	4b1a      	ldr	r3, [pc, #104]	; (8006e04 <xTimerGenericCommand+0x98>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d02a      	beq.n	8006df8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	2b05      	cmp	r3, #5
 8006db2:	dc18      	bgt.n	8006de6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006db4:	f7ff fe70 	bl	8006a98 <xTaskGetSchedulerState>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d109      	bne.n	8006dd2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006dbe:	4b11      	ldr	r3, [pc, #68]	; (8006e04 <xTimerGenericCommand+0x98>)
 8006dc0:	6818      	ldr	r0, [r3, #0]
 8006dc2:	f107 0110 	add.w	r1, r7, #16
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dca:	f7fe fbd7 	bl	800557c <xQueueGenericSend>
 8006dce:	6278      	str	r0, [r7, #36]	; 0x24
 8006dd0:	e012      	b.n	8006df8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006dd2:	4b0c      	ldr	r3, [pc, #48]	; (8006e04 <xTimerGenericCommand+0x98>)
 8006dd4:	6818      	ldr	r0, [r3, #0]
 8006dd6:	f107 0110 	add.w	r1, r7, #16
 8006dda:	2300      	movs	r3, #0
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f7fe fbcd 	bl	800557c <xQueueGenericSend>
 8006de2:	6278      	str	r0, [r7, #36]	; 0x24
 8006de4:	e008      	b.n	8006df8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006de6:	4b07      	ldr	r3, [pc, #28]	; (8006e04 <xTimerGenericCommand+0x98>)
 8006de8:	6818      	ldr	r0, [r3, #0]
 8006dea:	f107 0110 	add.w	r1, r7, #16
 8006dee:	2300      	movs	r3, #0
 8006df0:	683a      	ldr	r2, [r7, #0]
 8006df2:	f7fe fcc1 	bl	8005778 <xQueueGenericSendFromISR>
 8006df6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3728      	adds	r7, #40	; 0x28
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	20000a98 	.word	0x20000a98

08006e08 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b088      	sub	sp, #32
 8006e0c:	af02      	add	r7, sp, #8
 8006e0e:	6078      	str	r0, [r7, #4]
 8006e10:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e12:	4b22      	ldr	r3, [pc, #136]	; (8006e9c <prvProcessExpiredTimer+0x94>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	3304      	adds	r3, #4
 8006e20:	4618      	mov	r0, r3
 8006e22:	f7fe fa47 	bl	80052b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e26:	697b      	ldr	r3, [r7, #20]
 8006e28:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006e2c:	f003 0304 	and.w	r3, r3, #4
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d022      	beq.n	8006e7a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	699a      	ldr	r2, [r3, #24]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	18d1      	adds	r1, r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	6978      	ldr	r0, [r7, #20]
 8006e42:	f000 f8d1 	bl	8006fe8 <prvInsertTimerInActiveList>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d01f      	beq.n	8006e8c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	2300      	movs	r3, #0
 8006e52:	687a      	ldr	r2, [r7, #4]
 8006e54:	2100      	movs	r1, #0
 8006e56:	6978      	ldr	r0, [r7, #20]
 8006e58:	f7ff ff88 	bl	8006d6c <xTimerGenericCommand>
 8006e5c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d113      	bne.n	8006e8c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	60fb      	str	r3, [r7, #12]
}
 8006e76:	bf00      	nop
 8006e78:	e7fe      	b.n	8006e78 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006e80:	f023 0301 	bic.w	r3, r3, #1
 8006e84:	b2da      	uxtb	r2, r3
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	6a1b      	ldr	r3, [r3, #32]
 8006e90:	6978      	ldr	r0, [r7, #20]
 8006e92:	4798      	blx	r3
}
 8006e94:	bf00      	nop
 8006e96:	3718      	adds	r7, #24
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	20000a90 	.word	0x20000a90

08006ea0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006ea8:	f107 0308 	add.w	r3, r7, #8
 8006eac:	4618      	mov	r0, r3
 8006eae:	f000 f857 	bl	8006f60 <prvGetNextExpireTime>
 8006eb2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	68f8      	ldr	r0, [r7, #12]
 8006eba:	f000 f803 	bl	8006ec4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006ebe:	f000 f8d5 	bl	800706c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006ec2:	e7f1      	b.n	8006ea8 <prvTimerTask+0x8>

08006ec4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
 8006ecc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006ece:	f7ff f96b 	bl	80061a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006ed2:	f107 0308 	add.w	r3, r7, #8
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 f866 	bl	8006fa8 <prvSampleTimeNow>
 8006edc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d130      	bne.n	8006f46 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10a      	bne.n	8006f00 <prvProcessTimerOrBlockTask+0x3c>
 8006eea:	687a      	ldr	r2, [r7, #4]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d806      	bhi.n	8006f00 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006ef2:	f7ff f967 	bl	80061c4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006ef6:	68f9      	ldr	r1, [r7, #12]
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f7ff ff85 	bl	8006e08 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006efe:	e024      	b.n	8006f4a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d008      	beq.n	8006f18 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006f06:	4b13      	ldr	r3, [pc, #76]	; (8006f54 <prvProcessTimerOrBlockTask+0x90>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d101      	bne.n	8006f14 <prvProcessTimerOrBlockTask+0x50>
 8006f10:	2301      	movs	r3, #1
 8006f12:	e000      	b.n	8006f16 <prvProcessTimerOrBlockTask+0x52>
 8006f14:	2300      	movs	r3, #0
 8006f16:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006f18:	4b0f      	ldr	r3, [pc, #60]	; (8006f58 <prvProcessTimerOrBlockTask+0x94>)
 8006f1a:	6818      	ldr	r0, [r3, #0]
 8006f1c:	687a      	ldr	r2, [r7, #4]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	1ad3      	subs	r3, r2, r3
 8006f22:	683a      	ldr	r2, [r7, #0]
 8006f24:	4619      	mov	r1, r3
 8006f26:	f7fe fedd 	bl	8005ce4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006f2a:	f7ff f94b 	bl	80061c4 <xTaskResumeAll>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d10a      	bne.n	8006f4a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006f34:	4b09      	ldr	r3, [pc, #36]	; (8006f5c <prvProcessTimerOrBlockTask+0x98>)
 8006f36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f3a:	601a      	str	r2, [r3, #0]
 8006f3c:	f3bf 8f4f 	dsb	sy
 8006f40:	f3bf 8f6f 	isb	sy
}
 8006f44:	e001      	b.n	8006f4a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006f46:	f7ff f93d 	bl	80061c4 <xTaskResumeAll>
}
 8006f4a:	bf00      	nop
 8006f4c:	3710      	adds	r7, #16
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	20000a94 	.word	0x20000a94
 8006f58:	20000a98 	.word	0x20000a98
 8006f5c:	e000ed04 	.word	0xe000ed04

08006f60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006f60:	b480      	push	{r7}
 8006f62:	b085      	sub	sp, #20
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006f68:	4b0e      	ldr	r3, [pc, #56]	; (8006fa4 <prvGetNextExpireTime+0x44>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d101      	bne.n	8006f76 <prvGetNextExpireTime+0x16>
 8006f72:	2201      	movs	r2, #1
 8006f74:	e000      	b.n	8006f78 <prvGetNextExpireTime+0x18>
 8006f76:	2200      	movs	r2, #0
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d105      	bne.n	8006f90 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f84:	4b07      	ldr	r3, [pc, #28]	; (8006fa4 <prvGetNextExpireTime+0x44>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	60fb      	str	r3, [r7, #12]
 8006f8e:	e001      	b.n	8006f94 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006f90:	2300      	movs	r3, #0
 8006f92:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006f94:	68fb      	ldr	r3, [r7, #12]
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3714      	adds	r7, #20
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	20000a90 	.word	0x20000a90

08006fa8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006fb0:	f7ff f9a4 	bl	80062fc <xTaskGetTickCount>
 8006fb4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006fb6:	4b0b      	ldr	r3, [pc, #44]	; (8006fe4 <prvSampleTimeNow+0x3c>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	68fa      	ldr	r2, [r7, #12]
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d205      	bcs.n	8006fcc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006fc0:	f000 f936 	bl	8007230 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	601a      	str	r2, [r3, #0]
 8006fca:	e002      	b.n	8006fd2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006fd2:	4a04      	ldr	r2, [pc, #16]	; (8006fe4 <prvSampleTimeNow+0x3c>)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	bf00      	nop
 8006fe4:	20000aa0 	.word	0x20000aa0

08006fe8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]
 8006ff4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	68ba      	ldr	r2, [r7, #8]
 8006ffe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	68fa      	ldr	r2, [r7, #12]
 8007004:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	429a      	cmp	r2, r3
 800700c:	d812      	bhi.n	8007034 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	1ad2      	subs	r2, r2, r3
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	699b      	ldr	r3, [r3, #24]
 8007018:	429a      	cmp	r2, r3
 800701a:	d302      	bcc.n	8007022 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800701c:	2301      	movs	r3, #1
 800701e:	617b      	str	r3, [r7, #20]
 8007020:	e01b      	b.n	800705a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007022:	4b10      	ldr	r3, [pc, #64]	; (8007064 <prvInsertTimerInActiveList+0x7c>)
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	3304      	adds	r3, #4
 800702a:	4619      	mov	r1, r3
 800702c:	4610      	mov	r0, r2
 800702e:	f7fe f908 	bl	8005242 <vListInsert>
 8007032:	e012      	b.n	800705a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007034:	687a      	ldr	r2, [r7, #4]
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	429a      	cmp	r2, r3
 800703a:	d206      	bcs.n	800704a <prvInsertTimerInActiveList+0x62>
 800703c:	68ba      	ldr	r2, [r7, #8]
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	429a      	cmp	r2, r3
 8007042:	d302      	bcc.n	800704a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007044:	2301      	movs	r3, #1
 8007046:	617b      	str	r3, [r7, #20]
 8007048:	e007      	b.n	800705a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800704a:	4b07      	ldr	r3, [pc, #28]	; (8007068 <prvInsertTimerInActiveList+0x80>)
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	3304      	adds	r3, #4
 8007052:	4619      	mov	r1, r3
 8007054:	4610      	mov	r0, r2
 8007056:	f7fe f8f4 	bl	8005242 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800705a:	697b      	ldr	r3, [r7, #20]
}
 800705c:	4618      	mov	r0, r3
 800705e:	3718      	adds	r7, #24
 8007060:	46bd      	mov	sp, r7
 8007062:	bd80      	pop	{r7, pc}
 8007064:	20000a94 	.word	0x20000a94
 8007068:	20000a90 	.word	0x20000a90

0800706c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b08e      	sub	sp, #56	; 0x38
 8007070:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007072:	e0ca      	b.n	800720a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2b00      	cmp	r3, #0
 8007078:	da18      	bge.n	80070ac <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800707a:	1d3b      	adds	r3, r7, #4
 800707c:	3304      	adds	r3, #4
 800707e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10a      	bne.n	800709c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	61fb      	str	r3, [r7, #28]
}
 8007098:	bf00      	nop
 800709a:	e7fe      	b.n	800709a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800709c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070a2:	6850      	ldr	r0, [r2, #4]
 80070a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80070a6:	6892      	ldr	r2, [r2, #8]
 80070a8:	4611      	mov	r1, r2
 80070aa:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f2c0 80ab 	blt.w	800720a <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80070b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ba:	695b      	ldr	r3, [r3, #20]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d004      	beq.n	80070ca <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80070c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c2:	3304      	adds	r3, #4
 80070c4:	4618      	mov	r0, r3
 80070c6:	f7fe f8f5 	bl	80052b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80070ca:	463b      	mov	r3, r7
 80070cc:	4618      	mov	r0, r3
 80070ce:	f7ff ff6b 	bl	8006fa8 <prvSampleTimeNow>
 80070d2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2b09      	cmp	r3, #9
 80070d8:	f200 8096 	bhi.w	8007208 <prvProcessReceivedCommands+0x19c>
 80070dc:	a201      	add	r2, pc, #4	; (adr r2, 80070e4 <prvProcessReceivedCommands+0x78>)
 80070de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070e2:	bf00      	nop
 80070e4:	0800710d 	.word	0x0800710d
 80070e8:	0800710d 	.word	0x0800710d
 80070ec:	0800710d 	.word	0x0800710d
 80070f0:	08007181 	.word	0x08007181
 80070f4:	08007195 	.word	0x08007195
 80070f8:	080071df 	.word	0x080071df
 80070fc:	0800710d 	.word	0x0800710d
 8007100:	0800710d 	.word	0x0800710d
 8007104:	08007181 	.word	0x08007181
 8007108:	08007195 	.word	0x08007195
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800710c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800710e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007112:	f043 0301 	orr.w	r3, r3, #1
 8007116:	b2da      	uxtb	r2, r3
 8007118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800711a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800711e:	68ba      	ldr	r2, [r7, #8]
 8007120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007122:	699b      	ldr	r3, [r3, #24]
 8007124:	18d1      	adds	r1, r2, r3
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800712a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800712c:	f7ff ff5c 	bl	8006fe8 <prvInsertTimerInActiveList>
 8007130:	4603      	mov	r3, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d069      	beq.n	800720a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007138:	6a1b      	ldr	r3, [r3, #32]
 800713a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800713c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800713e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007140:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007144:	f003 0304 	and.w	r3, r3, #4
 8007148:	2b00      	cmp	r3, #0
 800714a:	d05e      	beq.n	800720a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007150:	699b      	ldr	r3, [r3, #24]
 8007152:	441a      	add	r2, r3
 8007154:	2300      	movs	r3, #0
 8007156:	9300      	str	r3, [sp, #0]
 8007158:	2300      	movs	r3, #0
 800715a:	2100      	movs	r1, #0
 800715c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800715e:	f7ff fe05 	bl	8006d6c <xTimerGenericCommand>
 8007162:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007164:	6a3b      	ldr	r3, [r7, #32]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d14f      	bne.n	800720a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800716a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800716e:	f383 8811 	msr	BASEPRI, r3
 8007172:	f3bf 8f6f 	isb	sy
 8007176:	f3bf 8f4f 	dsb	sy
 800717a:	61bb      	str	r3, [r7, #24]
}
 800717c:	bf00      	nop
 800717e:	e7fe      	b.n	800717e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007182:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007186:	f023 0301 	bic.w	r3, r3, #1
 800718a:	b2da      	uxtb	r2, r3
 800718c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800718e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 8007192:	e03a      	b.n	800720a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007196:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800719a:	f043 0301 	orr.w	r3, r3, #1
 800719e:	b2da      	uxtb	r2, r3
 80071a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80071a6:	68ba      	ldr	r2, [r7, #8]
 80071a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071aa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80071ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ae:	699b      	ldr	r3, [r3, #24]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10a      	bne.n	80071ca <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80071b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b8:	f383 8811 	msr	BASEPRI, r3
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	617b      	str	r3, [r7, #20]
}
 80071c6:	bf00      	nop
 80071c8:	e7fe      	b.n	80071c8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80071ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071cc:	699a      	ldr	r2, [r3, #24]
 80071ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d0:	18d1      	adds	r1, r2, r3
 80071d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071d8:	f7ff ff06 	bl	8006fe8 <prvInsertTimerInActiveList>
					break;
 80071dc:	e015      	b.n	800720a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80071de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80071e4:	f003 0302 	and.w	r3, r3, #2
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d103      	bne.n	80071f4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80071ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071ee:	f000 fbff 	bl	80079f0 <vPortFree>
 80071f2:	e00a      	b.n	800720a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80071f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80071fa:	f023 0301 	bic.w	r3, r3, #1
 80071fe:	b2da      	uxtb	r2, r3
 8007200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007202:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007206:	e000      	b.n	800720a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8007208:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800720a:	4b08      	ldr	r3, [pc, #32]	; (800722c <prvProcessReceivedCommands+0x1c0>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	1d39      	adds	r1, r7, #4
 8007210:	2200      	movs	r2, #0
 8007212:	4618      	mov	r0, r3
 8007214:	f7fe fb4c 	bl	80058b0 <xQueueReceive>
 8007218:	4603      	mov	r3, r0
 800721a:	2b00      	cmp	r3, #0
 800721c:	f47f af2a 	bne.w	8007074 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007220:	bf00      	nop
 8007222:	bf00      	nop
 8007224:	3730      	adds	r7, #48	; 0x30
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}
 800722a:	bf00      	nop
 800722c:	20000a98 	.word	0x20000a98

08007230 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b088      	sub	sp, #32
 8007234:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007236:	e048      	b.n	80072ca <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007238:	4b2d      	ldr	r3, [pc, #180]	; (80072f0 <prvSwitchTimerLists+0xc0>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007242:	4b2b      	ldr	r3, [pc, #172]	; (80072f0 <prvSwitchTimerLists+0xc0>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	68db      	ldr	r3, [r3, #12]
 800724a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	3304      	adds	r3, #4
 8007250:	4618      	mov	r0, r3
 8007252:	f7fe f82f 	bl	80052b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	68f8      	ldr	r0, [r7, #12]
 800725c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007264:	f003 0304 	and.w	r3, r3, #4
 8007268:	2b00      	cmp	r3, #0
 800726a:	d02e      	beq.n	80072ca <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	693a      	ldr	r2, [r7, #16]
 8007272:	4413      	add	r3, r2
 8007274:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007276:	68ba      	ldr	r2, [r7, #8]
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	429a      	cmp	r2, r3
 800727c:	d90e      	bls.n	800729c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	68ba      	ldr	r2, [r7, #8]
 8007282:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	68fa      	ldr	r2, [r7, #12]
 8007288:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800728a:	4b19      	ldr	r3, [pc, #100]	; (80072f0 <prvSwitchTimerLists+0xc0>)
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	3304      	adds	r3, #4
 8007292:	4619      	mov	r1, r3
 8007294:	4610      	mov	r0, r2
 8007296:	f7fd ffd4 	bl	8005242 <vListInsert>
 800729a:	e016      	b.n	80072ca <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800729c:	2300      	movs	r3, #0
 800729e:	9300      	str	r3, [sp, #0]
 80072a0:	2300      	movs	r3, #0
 80072a2:	693a      	ldr	r2, [r7, #16]
 80072a4:	2100      	movs	r1, #0
 80072a6:	68f8      	ldr	r0, [r7, #12]
 80072a8:	f7ff fd60 	bl	8006d6c <xTimerGenericCommand>
 80072ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d10a      	bne.n	80072ca <prvSwitchTimerLists+0x9a>
	__asm volatile
 80072b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072b8:	f383 8811 	msr	BASEPRI, r3
 80072bc:	f3bf 8f6f 	isb	sy
 80072c0:	f3bf 8f4f 	dsb	sy
 80072c4:	603b      	str	r3, [r7, #0]
}
 80072c6:	bf00      	nop
 80072c8:	e7fe      	b.n	80072c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80072ca:	4b09      	ldr	r3, [pc, #36]	; (80072f0 <prvSwitchTimerLists+0xc0>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d1b1      	bne.n	8007238 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80072d4:	4b06      	ldr	r3, [pc, #24]	; (80072f0 <prvSwitchTimerLists+0xc0>)
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80072da:	4b06      	ldr	r3, [pc, #24]	; (80072f4 <prvSwitchTimerLists+0xc4>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a04      	ldr	r2, [pc, #16]	; (80072f0 <prvSwitchTimerLists+0xc0>)
 80072e0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80072e2:	4a04      	ldr	r2, [pc, #16]	; (80072f4 <prvSwitchTimerLists+0xc4>)
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	6013      	str	r3, [r2, #0]
}
 80072e8:	bf00      	nop
 80072ea:	3718      	adds	r7, #24
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}
 80072f0:	20000a90 	.word	0x20000a90
 80072f4:	20000a94 	.word	0x20000a94

080072f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80072fe:	f000 f989 	bl	8007614 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007302:	4b15      	ldr	r3, [pc, #84]	; (8007358 <prvCheckForValidListAndQueue+0x60>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d120      	bne.n	800734c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800730a:	4814      	ldr	r0, [pc, #80]	; (800735c <prvCheckForValidListAndQueue+0x64>)
 800730c:	f7fd ff48 	bl	80051a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007310:	4813      	ldr	r0, [pc, #76]	; (8007360 <prvCheckForValidListAndQueue+0x68>)
 8007312:	f7fd ff45 	bl	80051a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007316:	4b13      	ldr	r3, [pc, #76]	; (8007364 <prvCheckForValidListAndQueue+0x6c>)
 8007318:	4a10      	ldr	r2, [pc, #64]	; (800735c <prvCheckForValidListAndQueue+0x64>)
 800731a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800731c:	4b12      	ldr	r3, [pc, #72]	; (8007368 <prvCheckForValidListAndQueue+0x70>)
 800731e:	4a10      	ldr	r2, [pc, #64]	; (8007360 <prvCheckForValidListAndQueue+0x68>)
 8007320:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007322:	2300      	movs	r3, #0
 8007324:	9300      	str	r3, [sp, #0]
 8007326:	4b11      	ldr	r3, [pc, #68]	; (800736c <prvCheckForValidListAndQueue+0x74>)
 8007328:	4a11      	ldr	r2, [pc, #68]	; (8007370 <prvCheckForValidListAndQueue+0x78>)
 800732a:	2110      	movs	r1, #16
 800732c:	200a      	movs	r0, #10
 800732e:	f7fe f853 	bl	80053d8 <xQueueGenericCreateStatic>
 8007332:	4603      	mov	r3, r0
 8007334:	4a08      	ldr	r2, [pc, #32]	; (8007358 <prvCheckForValidListAndQueue+0x60>)
 8007336:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007338:	4b07      	ldr	r3, [pc, #28]	; (8007358 <prvCheckForValidListAndQueue+0x60>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d005      	beq.n	800734c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007340:	4b05      	ldr	r3, [pc, #20]	; (8007358 <prvCheckForValidListAndQueue+0x60>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	490b      	ldr	r1, [pc, #44]	; (8007374 <prvCheckForValidListAndQueue+0x7c>)
 8007346:	4618      	mov	r0, r3
 8007348:	f7fe fca2 	bl	8005c90 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800734c:	f000 f992 	bl	8007674 <vPortExitCritical>
}
 8007350:	bf00      	nop
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}
 8007356:	bf00      	nop
 8007358:	20000a98 	.word	0x20000a98
 800735c:	20000a68 	.word	0x20000a68
 8007360:	20000a7c 	.word	0x20000a7c
 8007364:	20000a90 	.word	0x20000a90
 8007368:	20000a94 	.word	0x20000a94
 800736c:	20000b44 	.word	0x20000b44
 8007370:	20000aa4 	.word	0x20000aa4
 8007374:	08007db8 	.word	0x08007db8

08007378 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007378:	b580      	push	{r7, lr}
 800737a:	b08a      	sub	sp, #40	; 0x28
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]
 8007384:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8007386:	f06f 0301 	mvn.w	r3, #1
 800738a:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007398:	4b06      	ldr	r3, [pc, #24]	; (80073b4 <xTimerPendFunctionCallFromISR+0x3c>)
 800739a:	6818      	ldr	r0, [r3, #0]
 800739c:	f107 0114 	add.w	r1, r7, #20
 80073a0:	2300      	movs	r3, #0
 80073a2:	683a      	ldr	r2, [r7, #0]
 80073a4:	f7fe f9e8 	bl	8005778 <xQueueGenericSendFromISR>
 80073a8:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 80073aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3728      	adds	r7, #40	; 0x28
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	20000a98 	.word	0x20000a98

080073b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80073b8:	b480      	push	{r7}
 80073ba:	b085      	sub	sp, #20
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	3b04      	subs	r3, #4
 80073c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80073d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	3b04      	subs	r3, #4
 80073d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	f023 0201 	bic.w	r2, r3, #1
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	3b04      	subs	r3, #4
 80073e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80073e8:	4a0c      	ldr	r2, [pc, #48]	; (800741c <pxPortInitialiseStack+0x64>)
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	3b14      	subs	r3, #20
 80073f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	3b04      	subs	r3, #4
 80073fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f06f 0202 	mvn.w	r2, #2
 8007406:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	3b20      	subs	r3, #32
 800740c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800740e:	68fb      	ldr	r3, [r7, #12]
}
 8007410:	4618      	mov	r0, r3
 8007412:	3714      	adds	r7, #20
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	08007421 	.word	0x08007421

08007420 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007420:	b480      	push	{r7}
 8007422:	b085      	sub	sp, #20
 8007424:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007426:	2300      	movs	r3, #0
 8007428:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800742a:	4b12      	ldr	r3, [pc, #72]	; (8007474 <prvTaskExitError+0x54>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007432:	d00a      	beq.n	800744a <prvTaskExitError+0x2a>
	__asm volatile
 8007434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007438:	f383 8811 	msr	BASEPRI, r3
 800743c:	f3bf 8f6f 	isb	sy
 8007440:	f3bf 8f4f 	dsb	sy
 8007444:	60fb      	str	r3, [r7, #12]
}
 8007446:	bf00      	nop
 8007448:	e7fe      	b.n	8007448 <prvTaskExitError+0x28>
	__asm volatile
 800744a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800744e:	f383 8811 	msr	BASEPRI, r3
 8007452:	f3bf 8f6f 	isb	sy
 8007456:	f3bf 8f4f 	dsb	sy
 800745a:	60bb      	str	r3, [r7, #8]
}
 800745c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800745e:	bf00      	nop
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d0fc      	beq.n	8007460 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007466:	bf00      	nop
 8007468:	bf00      	nop
 800746a:	3714      	adds	r7, #20
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr
 8007474:	2000000c 	.word	0x2000000c
	...

08007480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007480:	4b07      	ldr	r3, [pc, #28]	; (80074a0 <pxCurrentTCBConst2>)
 8007482:	6819      	ldr	r1, [r3, #0]
 8007484:	6808      	ldr	r0, [r1, #0]
 8007486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800748a:	f380 8809 	msr	PSP, r0
 800748e:	f3bf 8f6f 	isb	sy
 8007492:	f04f 0000 	mov.w	r0, #0
 8007496:	f380 8811 	msr	BASEPRI, r0
 800749a:	4770      	bx	lr
 800749c:	f3af 8000 	nop.w

080074a0 <pxCurrentTCBConst2>:
 80074a0:	2000093c 	.word	0x2000093c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80074a4:	bf00      	nop
 80074a6:	bf00      	nop

080074a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80074a8:	4808      	ldr	r0, [pc, #32]	; (80074cc <prvPortStartFirstTask+0x24>)
 80074aa:	6800      	ldr	r0, [r0, #0]
 80074ac:	6800      	ldr	r0, [r0, #0]
 80074ae:	f380 8808 	msr	MSP, r0
 80074b2:	f04f 0000 	mov.w	r0, #0
 80074b6:	f380 8814 	msr	CONTROL, r0
 80074ba:	b662      	cpsie	i
 80074bc:	b661      	cpsie	f
 80074be:	f3bf 8f4f 	dsb	sy
 80074c2:	f3bf 8f6f 	isb	sy
 80074c6:	df00      	svc	0
 80074c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80074ca:	bf00      	nop
 80074cc:	e000ed08 	.word	0xe000ed08

080074d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b086      	sub	sp, #24
 80074d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80074d6:	4b46      	ldr	r3, [pc, #280]	; (80075f0 <xPortStartScheduler+0x120>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a46      	ldr	r2, [pc, #280]	; (80075f4 <xPortStartScheduler+0x124>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d10a      	bne.n	80074f6 <xPortStartScheduler+0x26>
	__asm volatile
 80074e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074e4:	f383 8811 	msr	BASEPRI, r3
 80074e8:	f3bf 8f6f 	isb	sy
 80074ec:	f3bf 8f4f 	dsb	sy
 80074f0:	613b      	str	r3, [r7, #16]
}
 80074f2:	bf00      	nop
 80074f4:	e7fe      	b.n	80074f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80074f6:	4b3e      	ldr	r3, [pc, #248]	; (80075f0 <xPortStartScheduler+0x120>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a3f      	ldr	r2, [pc, #252]	; (80075f8 <xPortStartScheduler+0x128>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d10a      	bne.n	8007516 <xPortStartScheduler+0x46>
	__asm volatile
 8007500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007504:	f383 8811 	msr	BASEPRI, r3
 8007508:	f3bf 8f6f 	isb	sy
 800750c:	f3bf 8f4f 	dsb	sy
 8007510:	60fb      	str	r3, [r7, #12]
}
 8007512:	bf00      	nop
 8007514:	e7fe      	b.n	8007514 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007516:	4b39      	ldr	r3, [pc, #228]	; (80075fc <xPortStartScheduler+0x12c>)
 8007518:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800751a:	697b      	ldr	r3, [r7, #20]
 800751c:	781b      	ldrb	r3, [r3, #0]
 800751e:	b2db      	uxtb	r3, r3
 8007520:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	22ff      	movs	r2, #255	; 0xff
 8007526:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	b2db      	uxtb	r3, r3
 800752e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007530:	78fb      	ldrb	r3, [r7, #3]
 8007532:	b2db      	uxtb	r3, r3
 8007534:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007538:	b2da      	uxtb	r2, r3
 800753a:	4b31      	ldr	r3, [pc, #196]	; (8007600 <xPortStartScheduler+0x130>)
 800753c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800753e:	4b31      	ldr	r3, [pc, #196]	; (8007604 <xPortStartScheduler+0x134>)
 8007540:	2207      	movs	r2, #7
 8007542:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007544:	e009      	b.n	800755a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007546:	4b2f      	ldr	r3, [pc, #188]	; (8007604 <xPortStartScheduler+0x134>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	3b01      	subs	r3, #1
 800754c:	4a2d      	ldr	r2, [pc, #180]	; (8007604 <xPortStartScheduler+0x134>)
 800754e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007550:	78fb      	ldrb	r3, [r7, #3]
 8007552:	b2db      	uxtb	r3, r3
 8007554:	005b      	lsls	r3, r3, #1
 8007556:	b2db      	uxtb	r3, r3
 8007558:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800755a:	78fb      	ldrb	r3, [r7, #3]
 800755c:	b2db      	uxtb	r3, r3
 800755e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007562:	2b80      	cmp	r3, #128	; 0x80
 8007564:	d0ef      	beq.n	8007546 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007566:	4b27      	ldr	r3, [pc, #156]	; (8007604 <xPortStartScheduler+0x134>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f1c3 0307 	rsb	r3, r3, #7
 800756e:	2b04      	cmp	r3, #4
 8007570:	d00a      	beq.n	8007588 <xPortStartScheduler+0xb8>
	__asm volatile
 8007572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007576:	f383 8811 	msr	BASEPRI, r3
 800757a:	f3bf 8f6f 	isb	sy
 800757e:	f3bf 8f4f 	dsb	sy
 8007582:	60bb      	str	r3, [r7, #8]
}
 8007584:	bf00      	nop
 8007586:	e7fe      	b.n	8007586 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007588:	4b1e      	ldr	r3, [pc, #120]	; (8007604 <xPortStartScheduler+0x134>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	021b      	lsls	r3, r3, #8
 800758e:	4a1d      	ldr	r2, [pc, #116]	; (8007604 <xPortStartScheduler+0x134>)
 8007590:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007592:	4b1c      	ldr	r3, [pc, #112]	; (8007604 <xPortStartScheduler+0x134>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800759a:	4a1a      	ldr	r2, [pc, #104]	; (8007604 <xPortStartScheduler+0x134>)
 800759c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	b2da      	uxtb	r2, r3
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80075a6:	4b18      	ldr	r3, [pc, #96]	; (8007608 <xPortStartScheduler+0x138>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a17      	ldr	r2, [pc, #92]	; (8007608 <xPortStartScheduler+0x138>)
 80075ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80075b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80075b2:	4b15      	ldr	r3, [pc, #84]	; (8007608 <xPortStartScheduler+0x138>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a14      	ldr	r2, [pc, #80]	; (8007608 <xPortStartScheduler+0x138>)
 80075b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80075bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80075be:	f000 f8dd 	bl	800777c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80075c2:	4b12      	ldr	r3, [pc, #72]	; (800760c <xPortStartScheduler+0x13c>)
 80075c4:	2200      	movs	r2, #0
 80075c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80075c8:	f000 f8fc 	bl	80077c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80075cc:	4b10      	ldr	r3, [pc, #64]	; (8007610 <xPortStartScheduler+0x140>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a0f      	ldr	r2, [pc, #60]	; (8007610 <xPortStartScheduler+0x140>)
 80075d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80075d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80075d8:	f7ff ff66 	bl	80074a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80075dc:	f7fe ff56 	bl	800648c <vTaskSwitchContext>
	prvTaskExitError();
 80075e0:	f7ff ff1e 	bl	8007420 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80075e4:	2300      	movs	r3, #0
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3718      	adds	r7, #24
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	e000ed00 	.word	0xe000ed00
 80075f4:	410fc271 	.word	0x410fc271
 80075f8:	410fc270 	.word	0x410fc270
 80075fc:	e000e400 	.word	0xe000e400
 8007600:	20000b8c 	.word	0x20000b8c
 8007604:	20000b90 	.word	0x20000b90
 8007608:	e000ed20 	.word	0xe000ed20
 800760c:	2000000c 	.word	0x2000000c
 8007610:	e000ef34 	.word	0xe000ef34

08007614 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
	__asm volatile
 800761a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800761e:	f383 8811 	msr	BASEPRI, r3
 8007622:	f3bf 8f6f 	isb	sy
 8007626:	f3bf 8f4f 	dsb	sy
 800762a:	607b      	str	r3, [r7, #4]
}
 800762c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800762e:	4b0f      	ldr	r3, [pc, #60]	; (800766c <vPortEnterCritical+0x58>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	3301      	adds	r3, #1
 8007634:	4a0d      	ldr	r2, [pc, #52]	; (800766c <vPortEnterCritical+0x58>)
 8007636:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007638:	4b0c      	ldr	r3, [pc, #48]	; (800766c <vPortEnterCritical+0x58>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2b01      	cmp	r3, #1
 800763e:	d10f      	bne.n	8007660 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007640:	4b0b      	ldr	r3, [pc, #44]	; (8007670 <vPortEnterCritical+0x5c>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	b2db      	uxtb	r3, r3
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00a      	beq.n	8007660 <vPortEnterCritical+0x4c>
	__asm volatile
 800764a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800764e:	f383 8811 	msr	BASEPRI, r3
 8007652:	f3bf 8f6f 	isb	sy
 8007656:	f3bf 8f4f 	dsb	sy
 800765a:	603b      	str	r3, [r7, #0]
}
 800765c:	bf00      	nop
 800765e:	e7fe      	b.n	800765e <vPortEnterCritical+0x4a>
	}
}
 8007660:	bf00      	nop
 8007662:	370c      	adds	r7, #12
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr
 800766c:	2000000c 	.word	0x2000000c
 8007670:	e000ed04 	.word	0xe000ed04

08007674 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800767a:	4b12      	ldr	r3, [pc, #72]	; (80076c4 <vPortExitCritical+0x50>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10a      	bne.n	8007698 <vPortExitCritical+0x24>
	__asm volatile
 8007682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007686:	f383 8811 	msr	BASEPRI, r3
 800768a:	f3bf 8f6f 	isb	sy
 800768e:	f3bf 8f4f 	dsb	sy
 8007692:	607b      	str	r3, [r7, #4]
}
 8007694:	bf00      	nop
 8007696:	e7fe      	b.n	8007696 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007698:	4b0a      	ldr	r3, [pc, #40]	; (80076c4 <vPortExitCritical+0x50>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	3b01      	subs	r3, #1
 800769e:	4a09      	ldr	r2, [pc, #36]	; (80076c4 <vPortExitCritical+0x50>)
 80076a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80076a2:	4b08      	ldr	r3, [pc, #32]	; (80076c4 <vPortExitCritical+0x50>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d105      	bne.n	80076b6 <vPortExitCritical+0x42>
 80076aa:	2300      	movs	r3, #0
 80076ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	f383 8811 	msr	BASEPRI, r3
}
 80076b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80076b6:	bf00      	nop
 80076b8:	370c      	adds	r7, #12
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	2000000c 	.word	0x2000000c
	...

080076d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80076d0:	f3ef 8009 	mrs	r0, PSP
 80076d4:	f3bf 8f6f 	isb	sy
 80076d8:	4b15      	ldr	r3, [pc, #84]	; (8007730 <pxCurrentTCBConst>)
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	f01e 0f10 	tst.w	lr, #16
 80076e0:	bf08      	it	eq
 80076e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80076e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076ea:	6010      	str	r0, [r2, #0]
 80076ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80076f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80076f4:	f380 8811 	msr	BASEPRI, r0
 80076f8:	f3bf 8f4f 	dsb	sy
 80076fc:	f3bf 8f6f 	isb	sy
 8007700:	f7fe fec4 	bl	800648c <vTaskSwitchContext>
 8007704:	f04f 0000 	mov.w	r0, #0
 8007708:	f380 8811 	msr	BASEPRI, r0
 800770c:	bc09      	pop	{r0, r3}
 800770e:	6819      	ldr	r1, [r3, #0]
 8007710:	6808      	ldr	r0, [r1, #0]
 8007712:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007716:	f01e 0f10 	tst.w	lr, #16
 800771a:	bf08      	it	eq
 800771c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007720:	f380 8809 	msr	PSP, r0
 8007724:	f3bf 8f6f 	isb	sy
 8007728:	4770      	bx	lr
 800772a:	bf00      	nop
 800772c:	f3af 8000 	nop.w

08007730 <pxCurrentTCBConst>:
 8007730:	2000093c 	.word	0x2000093c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007734:	bf00      	nop
 8007736:	bf00      	nop

08007738 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0
	__asm volatile
 800773e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007742:	f383 8811 	msr	BASEPRI, r3
 8007746:	f3bf 8f6f 	isb	sy
 800774a:	f3bf 8f4f 	dsb	sy
 800774e:	607b      	str	r3, [r7, #4]
}
 8007750:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007752:	f7fe fde3 	bl	800631c <xTaskIncrementTick>
 8007756:	4603      	mov	r3, r0
 8007758:	2b00      	cmp	r3, #0
 800775a:	d003      	beq.n	8007764 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800775c:	4b06      	ldr	r3, [pc, #24]	; (8007778 <SysTick_Handler+0x40>)
 800775e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007762:	601a      	str	r2, [r3, #0]
 8007764:	2300      	movs	r3, #0
 8007766:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	f383 8811 	msr	BASEPRI, r3
}
 800776e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007770:	bf00      	nop
 8007772:	3708      	adds	r7, #8
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}
 8007778:	e000ed04 	.word	0xe000ed04

0800777c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800777c:	b480      	push	{r7}
 800777e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007780:	4b0b      	ldr	r3, [pc, #44]	; (80077b0 <vPortSetupTimerInterrupt+0x34>)
 8007782:	2200      	movs	r2, #0
 8007784:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007786:	4b0b      	ldr	r3, [pc, #44]	; (80077b4 <vPortSetupTimerInterrupt+0x38>)
 8007788:	2200      	movs	r2, #0
 800778a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800778c:	4b0a      	ldr	r3, [pc, #40]	; (80077b8 <vPortSetupTimerInterrupt+0x3c>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a0a      	ldr	r2, [pc, #40]	; (80077bc <vPortSetupTimerInterrupt+0x40>)
 8007792:	fba2 2303 	umull	r2, r3, r2, r3
 8007796:	099b      	lsrs	r3, r3, #6
 8007798:	4a09      	ldr	r2, [pc, #36]	; (80077c0 <vPortSetupTimerInterrupt+0x44>)
 800779a:	3b01      	subs	r3, #1
 800779c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800779e:	4b04      	ldr	r3, [pc, #16]	; (80077b0 <vPortSetupTimerInterrupt+0x34>)
 80077a0:	2207      	movs	r2, #7
 80077a2:	601a      	str	r2, [r3, #0]
}
 80077a4:	bf00      	nop
 80077a6:	46bd      	mov	sp, r7
 80077a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ac:	4770      	bx	lr
 80077ae:	bf00      	nop
 80077b0:	e000e010 	.word	0xe000e010
 80077b4:	e000e018 	.word	0xe000e018
 80077b8:	20000000 	.word	0x20000000
 80077bc:	10624dd3 	.word	0x10624dd3
 80077c0:	e000e014 	.word	0xe000e014

080077c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80077c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80077d4 <vPortEnableVFP+0x10>
 80077c8:	6801      	ldr	r1, [r0, #0]
 80077ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80077ce:	6001      	str	r1, [r0, #0]
 80077d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80077d2:	bf00      	nop
 80077d4:	e000ed88 	.word	0xe000ed88

080077d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80077d8:	b480      	push	{r7}
 80077da:	b085      	sub	sp, #20
 80077dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80077de:	f3ef 8305 	mrs	r3, IPSR
 80077e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2b0f      	cmp	r3, #15
 80077e8:	d914      	bls.n	8007814 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80077ea:	4a17      	ldr	r2, [pc, #92]	; (8007848 <vPortValidateInterruptPriority+0x70>)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	4413      	add	r3, r2
 80077f0:	781b      	ldrb	r3, [r3, #0]
 80077f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80077f4:	4b15      	ldr	r3, [pc, #84]	; (800784c <vPortValidateInterruptPriority+0x74>)
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	7afa      	ldrb	r2, [r7, #11]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d20a      	bcs.n	8007814 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80077fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007802:	f383 8811 	msr	BASEPRI, r3
 8007806:	f3bf 8f6f 	isb	sy
 800780a:	f3bf 8f4f 	dsb	sy
 800780e:	607b      	str	r3, [r7, #4]
}
 8007810:	bf00      	nop
 8007812:	e7fe      	b.n	8007812 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007814:	4b0e      	ldr	r3, [pc, #56]	; (8007850 <vPortValidateInterruptPriority+0x78>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800781c:	4b0d      	ldr	r3, [pc, #52]	; (8007854 <vPortValidateInterruptPriority+0x7c>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	429a      	cmp	r2, r3
 8007822:	d90a      	bls.n	800783a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007824:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007828:	f383 8811 	msr	BASEPRI, r3
 800782c:	f3bf 8f6f 	isb	sy
 8007830:	f3bf 8f4f 	dsb	sy
 8007834:	603b      	str	r3, [r7, #0]
}
 8007836:	bf00      	nop
 8007838:	e7fe      	b.n	8007838 <vPortValidateInterruptPriority+0x60>
	}
 800783a:	bf00      	nop
 800783c:	3714      	adds	r7, #20
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr
 8007846:	bf00      	nop
 8007848:	e000e3f0 	.word	0xe000e3f0
 800784c:	20000b8c 	.word	0x20000b8c
 8007850:	e000ed0c 	.word	0xe000ed0c
 8007854:	20000b90 	.word	0x20000b90

08007858 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b08a      	sub	sp, #40	; 0x28
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007860:	2300      	movs	r3, #0
 8007862:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007864:	f7fe fca0 	bl	80061a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007868:	4b5b      	ldr	r3, [pc, #364]	; (80079d8 <pvPortMalloc+0x180>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d101      	bne.n	8007874 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007870:	f000 f920 	bl	8007ab4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007874:	4b59      	ldr	r3, [pc, #356]	; (80079dc <pvPortMalloc+0x184>)
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	4013      	ands	r3, r2
 800787c:	2b00      	cmp	r3, #0
 800787e:	f040 8093 	bne.w	80079a8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d01d      	beq.n	80078c4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007888:	2208      	movs	r2, #8
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4413      	add	r3, r2
 800788e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f003 0307 	and.w	r3, r3, #7
 8007896:	2b00      	cmp	r3, #0
 8007898:	d014      	beq.n	80078c4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f023 0307 	bic.w	r3, r3, #7
 80078a0:	3308      	adds	r3, #8
 80078a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f003 0307 	and.w	r3, r3, #7
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d00a      	beq.n	80078c4 <pvPortMalloc+0x6c>
	__asm volatile
 80078ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078b2:	f383 8811 	msr	BASEPRI, r3
 80078b6:	f3bf 8f6f 	isb	sy
 80078ba:	f3bf 8f4f 	dsb	sy
 80078be:	617b      	str	r3, [r7, #20]
}
 80078c0:	bf00      	nop
 80078c2:	e7fe      	b.n	80078c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d06e      	beq.n	80079a8 <pvPortMalloc+0x150>
 80078ca:	4b45      	ldr	r3, [pc, #276]	; (80079e0 <pvPortMalloc+0x188>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	429a      	cmp	r2, r3
 80078d2:	d869      	bhi.n	80079a8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80078d4:	4b43      	ldr	r3, [pc, #268]	; (80079e4 <pvPortMalloc+0x18c>)
 80078d6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80078d8:	4b42      	ldr	r3, [pc, #264]	; (80079e4 <pvPortMalloc+0x18c>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078de:	e004      	b.n	80078ea <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80078e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80078e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80078ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	687a      	ldr	r2, [r7, #4]
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d903      	bls.n	80078fc <pvPortMalloc+0xa4>
 80078f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d1f1      	bne.n	80078e0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80078fc:	4b36      	ldr	r3, [pc, #216]	; (80079d8 <pvPortMalloc+0x180>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007902:	429a      	cmp	r2, r3
 8007904:	d050      	beq.n	80079a8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007906:	6a3b      	ldr	r3, [r7, #32]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	2208      	movs	r2, #8
 800790c:	4413      	add	r3, r2
 800790e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007912:	681a      	ldr	r2, [r3, #0]
 8007914:	6a3b      	ldr	r3, [r7, #32]
 8007916:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800791a:	685a      	ldr	r2, [r3, #4]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	1ad2      	subs	r2, r2, r3
 8007920:	2308      	movs	r3, #8
 8007922:	005b      	lsls	r3, r3, #1
 8007924:	429a      	cmp	r2, r3
 8007926:	d91f      	bls.n	8007968 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4413      	add	r3, r2
 800792e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007930:	69bb      	ldr	r3, [r7, #24]
 8007932:	f003 0307 	and.w	r3, r3, #7
 8007936:	2b00      	cmp	r3, #0
 8007938:	d00a      	beq.n	8007950 <pvPortMalloc+0xf8>
	__asm volatile
 800793a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800793e:	f383 8811 	msr	BASEPRI, r3
 8007942:	f3bf 8f6f 	isb	sy
 8007946:	f3bf 8f4f 	dsb	sy
 800794a:	613b      	str	r3, [r7, #16]
}
 800794c:	bf00      	nop
 800794e:	e7fe      	b.n	800794e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007952:	685a      	ldr	r2, [r3, #4]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	1ad2      	subs	r2, r2, r3
 8007958:	69bb      	ldr	r3, [r7, #24]
 800795a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800795c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800795e:	687a      	ldr	r2, [r7, #4]
 8007960:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007962:	69b8      	ldr	r0, [r7, #24]
 8007964:	f000 f908 	bl	8007b78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007968:	4b1d      	ldr	r3, [pc, #116]	; (80079e0 <pvPortMalloc+0x188>)
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	1ad3      	subs	r3, r2, r3
 8007972:	4a1b      	ldr	r2, [pc, #108]	; (80079e0 <pvPortMalloc+0x188>)
 8007974:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007976:	4b1a      	ldr	r3, [pc, #104]	; (80079e0 <pvPortMalloc+0x188>)
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	4b1b      	ldr	r3, [pc, #108]	; (80079e8 <pvPortMalloc+0x190>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	429a      	cmp	r2, r3
 8007980:	d203      	bcs.n	800798a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007982:	4b17      	ldr	r3, [pc, #92]	; (80079e0 <pvPortMalloc+0x188>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a18      	ldr	r2, [pc, #96]	; (80079e8 <pvPortMalloc+0x190>)
 8007988:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800798a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800798c:	685a      	ldr	r2, [r3, #4]
 800798e:	4b13      	ldr	r3, [pc, #76]	; (80079dc <pvPortMalloc+0x184>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	431a      	orrs	r2, r3
 8007994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007996:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800799a:	2200      	movs	r2, #0
 800799c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800799e:	4b13      	ldr	r3, [pc, #76]	; (80079ec <pvPortMalloc+0x194>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	3301      	adds	r3, #1
 80079a4:	4a11      	ldr	r2, [pc, #68]	; (80079ec <pvPortMalloc+0x194>)
 80079a6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80079a8:	f7fe fc0c 	bl	80061c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80079ac:	69fb      	ldr	r3, [r7, #28]
 80079ae:	f003 0307 	and.w	r3, r3, #7
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d00a      	beq.n	80079cc <pvPortMalloc+0x174>
	__asm volatile
 80079b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079ba:	f383 8811 	msr	BASEPRI, r3
 80079be:	f3bf 8f6f 	isb	sy
 80079c2:	f3bf 8f4f 	dsb	sy
 80079c6:	60fb      	str	r3, [r7, #12]
}
 80079c8:	bf00      	nop
 80079ca:	e7fe      	b.n	80079ca <pvPortMalloc+0x172>
	return pvReturn;
 80079cc:	69fb      	ldr	r3, [r7, #28]
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3728      	adds	r7, #40	; 0x28
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	2000479c 	.word	0x2000479c
 80079dc:	200047b0 	.word	0x200047b0
 80079e0:	200047a0 	.word	0x200047a0
 80079e4:	20004794 	.word	0x20004794
 80079e8:	200047a4 	.word	0x200047a4
 80079ec:	200047a8 	.word	0x200047a8

080079f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b086      	sub	sp, #24
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d04d      	beq.n	8007a9e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007a02:	2308      	movs	r3, #8
 8007a04:	425b      	negs	r3, r3
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	4413      	add	r3, r2
 8007a0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	685a      	ldr	r2, [r3, #4]
 8007a14:	4b24      	ldr	r3, [pc, #144]	; (8007aa8 <vPortFree+0xb8>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4013      	ands	r3, r2
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d10a      	bne.n	8007a34 <vPortFree+0x44>
	__asm volatile
 8007a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a22:	f383 8811 	msr	BASEPRI, r3
 8007a26:	f3bf 8f6f 	isb	sy
 8007a2a:	f3bf 8f4f 	dsb	sy
 8007a2e:	60fb      	str	r3, [r7, #12]
}
 8007a30:	bf00      	nop
 8007a32:	e7fe      	b.n	8007a32 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00a      	beq.n	8007a52 <vPortFree+0x62>
	__asm volatile
 8007a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a40:	f383 8811 	msr	BASEPRI, r3
 8007a44:	f3bf 8f6f 	isb	sy
 8007a48:	f3bf 8f4f 	dsb	sy
 8007a4c:	60bb      	str	r3, [r7, #8]
}
 8007a4e:	bf00      	nop
 8007a50:	e7fe      	b.n	8007a50 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	685a      	ldr	r2, [r3, #4]
 8007a56:	4b14      	ldr	r3, [pc, #80]	; (8007aa8 <vPortFree+0xb8>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d01e      	beq.n	8007a9e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d11a      	bne.n	8007a9e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	685a      	ldr	r2, [r3, #4]
 8007a6c:	4b0e      	ldr	r3, [pc, #56]	; (8007aa8 <vPortFree+0xb8>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	43db      	mvns	r3, r3
 8007a72:	401a      	ands	r2, r3
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007a78:	f7fe fb96 	bl	80061a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	685a      	ldr	r2, [r3, #4]
 8007a80:	4b0a      	ldr	r3, [pc, #40]	; (8007aac <vPortFree+0xbc>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4413      	add	r3, r2
 8007a86:	4a09      	ldr	r2, [pc, #36]	; (8007aac <vPortFree+0xbc>)
 8007a88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007a8a:	6938      	ldr	r0, [r7, #16]
 8007a8c:	f000 f874 	bl	8007b78 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007a90:	4b07      	ldr	r3, [pc, #28]	; (8007ab0 <vPortFree+0xc0>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	3301      	adds	r3, #1
 8007a96:	4a06      	ldr	r2, [pc, #24]	; (8007ab0 <vPortFree+0xc0>)
 8007a98:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007a9a:	f7fe fb93 	bl	80061c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007a9e:	bf00      	nop
 8007aa0:	3718      	adds	r7, #24
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	200047b0 	.word	0x200047b0
 8007aac:	200047a0 	.word	0x200047a0
 8007ab0:	200047ac 	.word	0x200047ac

08007ab4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b085      	sub	sp, #20
 8007ab8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007aba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007abe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007ac0:	4b27      	ldr	r3, [pc, #156]	; (8007b60 <prvHeapInit+0xac>)
 8007ac2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	f003 0307 	and.w	r3, r3, #7
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00c      	beq.n	8007ae8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	3307      	adds	r3, #7
 8007ad2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f023 0307 	bic.w	r3, r3, #7
 8007ada:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007adc:	68ba      	ldr	r2, [r7, #8]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	4a1f      	ldr	r2, [pc, #124]	; (8007b60 <prvHeapInit+0xac>)
 8007ae4:	4413      	add	r3, r2
 8007ae6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007aec:	4a1d      	ldr	r2, [pc, #116]	; (8007b64 <prvHeapInit+0xb0>)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007af2:	4b1c      	ldr	r3, [pc, #112]	; (8007b64 <prvHeapInit+0xb0>)
 8007af4:	2200      	movs	r2, #0
 8007af6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	68ba      	ldr	r2, [r7, #8]
 8007afc:	4413      	add	r3, r2
 8007afe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007b00:	2208      	movs	r2, #8
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	1a9b      	subs	r3, r3, r2
 8007b06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f023 0307 	bic.w	r3, r3, #7
 8007b0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	4a15      	ldr	r2, [pc, #84]	; (8007b68 <prvHeapInit+0xb4>)
 8007b14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007b16:	4b14      	ldr	r3, [pc, #80]	; (8007b68 <prvHeapInit+0xb4>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007b1e:	4b12      	ldr	r3, [pc, #72]	; (8007b68 <prvHeapInit+0xb4>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	2200      	movs	r2, #0
 8007b24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	68fa      	ldr	r2, [r7, #12]
 8007b2e:	1ad2      	subs	r2, r2, r3
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007b34:	4b0c      	ldr	r3, [pc, #48]	; (8007b68 <prvHeapInit+0xb4>)
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	4a0a      	ldr	r2, [pc, #40]	; (8007b6c <prvHeapInit+0xb8>)
 8007b42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	4a09      	ldr	r2, [pc, #36]	; (8007b70 <prvHeapInit+0xbc>)
 8007b4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007b4c:	4b09      	ldr	r3, [pc, #36]	; (8007b74 <prvHeapInit+0xc0>)
 8007b4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007b52:	601a      	str	r2, [r3, #0]
}
 8007b54:	bf00      	nop
 8007b56:	3714      	adds	r7, #20
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr
 8007b60:	20000b94 	.word	0x20000b94
 8007b64:	20004794 	.word	0x20004794
 8007b68:	2000479c 	.word	0x2000479c
 8007b6c:	200047a4 	.word	0x200047a4
 8007b70:	200047a0 	.word	0x200047a0
 8007b74:	200047b0 	.word	0x200047b0

08007b78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b085      	sub	sp, #20
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007b80:	4b28      	ldr	r3, [pc, #160]	; (8007c24 <prvInsertBlockIntoFreeList+0xac>)
 8007b82:	60fb      	str	r3, [r7, #12]
 8007b84:	e002      	b.n	8007b8c <prvInsertBlockIntoFreeList+0x14>
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	60fb      	str	r3, [r7, #12]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	d8f7      	bhi.n	8007b86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	68ba      	ldr	r2, [r7, #8]
 8007ba0:	4413      	add	r3, r2
 8007ba2:	687a      	ldr	r2, [r7, #4]
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d108      	bne.n	8007bba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	441a      	add	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	68ba      	ldr	r2, [r7, #8]
 8007bc4:	441a      	add	r2, r3
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d118      	bne.n	8007c00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	4b15      	ldr	r3, [pc, #84]	; (8007c28 <prvInsertBlockIntoFreeList+0xb0>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d00d      	beq.n	8007bf6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	685a      	ldr	r2, [r3, #4]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	441a      	add	r2, r3
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	601a      	str	r2, [r3, #0]
 8007bf4:	e008      	b.n	8007c08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007bf6:	4b0c      	ldr	r3, [pc, #48]	; (8007c28 <prvInsertBlockIntoFreeList+0xb0>)
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	601a      	str	r2, [r3, #0]
 8007bfe:	e003      	b.n	8007c08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007c08:	68fa      	ldr	r2, [r7, #12]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d002      	beq.n	8007c16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c16:	bf00      	nop
 8007c18:	3714      	adds	r7, #20
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr
 8007c22:	bf00      	nop
 8007c24:	20004794 	.word	0x20004794
 8007c28:	2000479c 	.word	0x2000479c

08007c2c <memset>:
 8007c2c:	4402      	add	r2, r0
 8007c2e:	4603      	mov	r3, r0
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d100      	bne.n	8007c36 <memset+0xa>
 8007c34:	4770      	bx	lr
 8007c36:	f803 1b01 	strb.w	r1, [r3], #1
 8007c3a:	e7f9      	b.n	8007c30 <memset+0x4>

08007c3c <__libc_init_array>:
 8007c3c:	b570      	push	{r4, r5, r6, lr}
 8007c3e:	4d0d      	ldr	r5, [pc, #52]	; (8007c74 <__libc_init_array+0x38>)
 8007c40:	4c0d      	ldr	r4, [pc, #52]	; (8007c78 <__libc_init_array+0x3c>)
 8007c42:	1b64      	subs	r4, r4, r5
 8007c44:	10a4      	asrs	r4, r4, #2
 8007c46:	2600      	movs	r6, #0
 8007c48:	42a6      	cmp	r6, r4
 8007c4a:	d109      	bne.n	8007c60 <__libc_init_array+0x24>
 8007c4c:	4d0b      	ldr	r5, [pc, #44]	; (8007c7c <__libc_init_array+0x40>)
 8007c4e:	4c0c      	ldr	r4, [pc, #48]	; (8007c80 <__libc_init_array+0x44>)
 8007c50:	f000 f826 	bl	8007ca0 <_init>
 8007c54:	1b64      	subs	r4, r4, r5
 8007c56:	10a4      	asrs	r4, r4, #2
 8007c58:	2600      	movs	r6, #0
 8007c5a:	42a6      	cmp	r6, r4
 8007c5c:	d105      	bne.n	8007c6a <__libc_init_array+0x2e>
 8007c5e:	bd70      	pop	{r4, r5, r6, pc}
 8007c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c64:	4798      	blx	r3
 8007c66:	3601      	adds	r6, #1
 8007c68:	e7ee      	b.n	8007c48 <__libc_init_array+0xc>
 8007c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c6e:	4798      	blx	r3
 8007c70:	3601      	adds	r6, #1
 8007c72:	e7f2      	b.n	8007c5a <__libc_init_array+0x1e>
 8007c74:	08007de0 	.word	0x08007de0
 8007c78:	08007de0 	.word	0x08007de0
 8007c7c:	08007de0 	.word	0x08007de0
 8007c80:	08007de4 	.word	0x08007de4

08007c84 <memcpy>:
 8007c84:	440a      	add	r2, r1
 8007c86:	4291      	cmp	r1, r2
 8007c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c8c:	d100      	bne.n	8007c90 <memcpy+0xc>
 8007c8e:	4770      	bx	lr
 8007c90:	b510      	push	{r4, lr}
 8007c92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c9a:	4291      	cmp	r1, r2
 8007c9c:	d1f9      	bne.n	8007c92 <memcpy+0xe>
 8007c9e:	bd10      	pop	{r4, pc}

08007ca0 <_init>:
 8007ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ca2:	bf00      	nop
 8007ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ca6:	bc08      	pop	{r3}
 8007ca8:	469e      	mov	lr, r3
 8007caa:	4770      	bx	lr

08007cac <_fini>:
 8007cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cae:	bf00      	nop
 8007cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cb2:	bc08      	pop	{r3}
 8007cb4:	469e      	mov	lr, r3
 8007cb6:	4770      	bx	lr
