Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_2020.1/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5ee00e007fc245e6bf1be8325b276887 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tenHz_generator_tb_behav xil_defaultlib.tenHz_generator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tenHz_generator
Compiling module xil_defaultlib.tenHz_generator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tenHz_generator_tb_behav
