INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/Mem/BRAM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/Display/Disp_PLL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Disp_PLL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/Display/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module testpattern
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/Display/Drv_HDMI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Drv_HDMI
INFO: [VRFC 10-311] analyzing module dvi_encoder
INFO: [VRFC 10-311] analyzing module asyn_rst_syn
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/Display/Drv_LCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Drv_LCD
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/Display/Drv_LCD_SPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Drv_LCD_SPI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/Display/Drv_MIPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Drv_MIPI
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/Display/Drv_VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Drv_VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'spilcd_clk' is not allowed [F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/top.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'spilcd_cs' is not allowed [F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/top.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'spilcd_rs' is not allowed [F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/top.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'spilcd_data' is not allowed [F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/top.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'spilcd_bl' is not allowed [F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/top.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Project/GPU/MoonCore-GPU/Project/Tang_Primer/src/ModelSim/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
