{"version":"1.0.0","info":[["/home/enjou/work/assignment/rtl/adder.v",[[[[["m_adder",[[0,0],[6,2]],[[0,7],[0,14]],[],["module"]],[[["i_adderOperand1_64",[[1,2],[1,33]],[[1,15],[1,33]],["m_adder"],["port","input"]],["i_adderOperand2_64",[[2,2],[2,33]],[[2,15],[2,33]],["m_adder"],["port","input"]],["i_cIn_1",[[3,2],[3,18]],[[3,11],[3,18]],["m_adder"],["port","input"]],["o_adderSum_64",[[4,2],[4,28]],[[4,15],[4,28]],["m_adder"],["port","output"]],["o_cOut_1",[[5,2],[5,19]],[[5,11],[5,19]],["m_adder"],["port","output"]],["w_0inTempSum_4",[[7,1],[7,32]],[[7,18],[7,32]],["m_adder"],["variable","wire"]],["w_1inTempSum_4",[[8,1],[8,32]],[[8,18],[8,32]],["m_adder"],["variable","wire"]],["w_tempSum_4",[[9,1],[9,29]],[[9,18],[9,29]],["m_adder"],["variable","reg"]],["w_0inCIn_16",[[10,1],[10,25]],[[10,14],[10,25]],["m_adder"],["variable","reg"]],["w_1inCIn_16",[[11,1],[11,25]],[[11,14],[11,25]],["m_adder"],["variable","reg"]],["w_cIn_16",[[12,1],[12,22]],[[12,14],[12,22]],["m_adder"],["variable","reg"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["m_adder"],["variable","genvar"]],["m_in0Adder4",[[17,5],[23,6]],[[17,14],[17,25]],["m_adder"],["instance","m_adder4"]],["m_in1Adder4",[[24,5],[30,6]],[[24,14],[24,25]],["m_adder"],["instance","m_adder4"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["m_adder"],["variable","integer"]],["k",[[47,1],[47,9]],[[47,8],[47,9]],["m_adder"],["variable","genvar"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder/adder32.v",[[[[["Adder",[[0,0],[6,2]],[[0,7],[0,12]],[],["module"]],[[["i_adderOperand1_32",[[1,2],[1,33]],[[1,15],[1,33]],["Adder"],["port","input"]],["i_adderOperand2_32",[[2,2],[2,33]],[[2,15],[2,33]],["Adder"],["port","input"]],["i_cIn_1",[[3,2],[3,19]],[[3,12],[3,19]],["Adder"],["port","input"]],["o_adderSum_32",[[4,2],[4,28]],[[4,15],[4,28]],["Adder"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["Adder"],["port","output"]],["w_0inTempSum_4",[[7,1],[7,32]],[[7,13],[7,27]],["Adder"],["variable","wire"]],["w_1inTempSum_4",[[8,1],[8,32]],[[8,13],[8,27]],["Adder"],["variable","wire"]],["w_tempSum_4",[[9,1],[9,29]],[[9,13],[9,24]],["Adder"],["variable","reg"]],["w_0inCIn_8",[[10,1],[10,23]],[[10,13],[10,23]],["Adder"],["variable","wire"]],["w_1inCIn_8",[[11,1],[11,23]],[[11,13],[11,23]],["Adder"],["variable","wire"]],["w_cIn_8",[[12,1],[12,20]],[[12,13],[12,20]],["Adder"],["variable","reg"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["Adder"],["variable","genvar"]],["m_in0Adder4",[[17,5],[23,6]],[[17,14],[17,25]],["Adder"],["instance","m_adder4"]],["m_in1Adder4",[[24,5],[30,6]],[[24,14],[24,25]],["Adder"],["instance","m_adder4"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["Adder"],["variable","integer"]],["k",[[47,1],[47,9]],[[47,8],[47,9]],["Adder"],["variable","genvar"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder/adder4.v",[[[[["m_adder4",[[0,0],[6,2]],[[0,7],[0,15]],[],["module"]],[[["i_cIn_1",[[1,2],[1,17]],[[1,10],[1,17]],["m_adder4"],["port","input"]],["i_adderOperand1_4",[[2,2],[2,32]],[[2,15],[2,32]],["m_adder4"],["port","input"]],["i_adderOperand2_4",[[3,2],[3,32]],[[3,15],[3,32]],["m_adder4"],["port","input"]],["o_adderResult_4",[[4,2],[4,30]],[[4,15],[4,30]],["m_adder4"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["m_adder4"],["port","output"]],["p",[[8,1],[8,13]],[[8,12],[8,13]],["m_adder4"],["variable","wire"]],["g",[[9,1],[9,13]],[[9,12],[9,13]],["m_adder4"],["variable","wire"]],["c",[[10,1],[10,13]],[[10,12],[10,13]],["m_adder4"],["variable","wire"]],["i",[[11,1],[11,9]],[[11,8],[11,9]],["m_adder4"],["variable","genvar"]],["pgGen",[[14,3],[19,4]],[[14,9],[14,14]],["m_adder4"],["instance","pgGen"]],["CarryGen",[[23,1],[29,2]],[[23,10],[23,18]],["m_adder4"],["instance","CarryGen"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder/adder64.v",[[[[["m_adder",[[0,0],[6,2]],[[0,7],[0,14]],[],["module"]],[[["i_adderOperand1_64",[[1,2],[1,33]],[[1,15],[1,33]],["m_adder"],["port","input"]],["i_adderOperand2_64",[[2,2],[2,33]],[[2,15],[2,33]],["m_adder"],["port","input"]],["i_cIn_1",[[3,2],[3,19]],[[3,12],[3,19]],["m_adder"],["port","input"]],["o_adderSum_64",[[4,2],[4,28]],[[4,15],[4,28]],["m_adder"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["m_adder"],["port","output"]],["w_0inTempSum_4",[[7,1],[7,33]],[[7,13],[7,27]],["m_adder"],["variable","wire"]],["w_1inTempSum_4",[[8,1],[8,33]],[[8,13],[8,27]],["m_adder"],["variable","wire"]],["w_tempSum_4",[[9,1],[9,30]],[[9,13],[9,24]],["m_adder"],["variable","reg"]],["w_0inCIn_16",[[10,1],[10,25]],[[10,14],[10,25]],["m_adder"],["variable","wire"]],["w_1inCIn_16",[[11,1],[11,25]],[[11,14],[11,25]],["m_adder"],["variable","wire"]],["w_cIn_16",[[12,1],[12,22]],[[12,14],[12,22]],["m_adder"],["variable","reg"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["m_adder"],["variable","genvar"]],["m_in0Adder4",[[17,5],[23,6]],[[17,14],[17,25]],["m_adder"],["instance","m_adder4"]],["m_in1Adder4",[[24,5],[30,6]],[[24,14],[24,25]],["m_adder"],["instance","m_adder4"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["m_adder"],["variable","integer"]],["k",[[47,1],[47,9]],[[47,8],[47,9]],["m_adder"],["variable","genvar"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder/CarryGen.v",[[[[["CarryGen",[[0,0],[6,2]],[[0,7],[0,15]],[],["module"]],[[["p",[[1,1],[1,15]],[[1,14],[1,15]],["CarryGen"],["port","input"]],["g",[[2,1],[2,15]],[[2,14],[2,15]],["CarryGen"],["port","input"]],["cin",[[3,1],[3,12]],[[3,9],[3,12]],["CarryGen"],["port","input"]],["c",[[4,1],[4,15]],[[4,14],[4,15]],["CarryGen"],["port","output"]],["cout",[[5,1],[5,14]],[[5,10],[5,14]],["CarryGen"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder/pgGen.v",[[[[["pgGen",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[[["a",[[1,1],[1,8]],[[1,7],[1,8]],["pgGen"],["port","input"]],["b",[[2,1],[2,8]],[[2,7],[2,8]],["pgGen"],["port","input"]],["p",[[3,1],[3,9]],[[3,8],[3,9]],["pgGen"],["port","output"]],["g",[[4,1],[4,9]],[[4,8],[4,9]],["pgGen"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder/tb.v",[[[[["tb",[[0,0],[2,2]],[[0,7],[0,9]],[],["module"]],[[["cin",[[3,0],[3,7]],[[3,4],[3,7]],["tb"],["variable","reg"]],["cout",[[4,0],[4,9]],[[4,5],[4,9]],["tb"],["variable","wire"]],["good",[[5,0],[5,9]],[[5,5],[5,9]],["tb"],["variable","wire"]],["c",[[6,0],[6,5]],[[6,4],[6,5]],["tb"],["variable","reg"]],["Operand1",[[7,0],[7,18]],[[7,10],[7,18]],["tb"],["variable","reg"]],["Operand2",[[8,0],[8,18]],[[8,10],[8,18]],["tb"],["variable","reg"]],["Result",[[9,0],[9,16]],[[9,10],[9,16]],["tb"],["variable","wire"]],["sum",[[10,0],[10,13]],[[10,10],[10,13]],["tb"],["variable","reg"]],["adder4",[[12,0],[18,1]],[[12,9],[12,15]],["tb"],["instance","m_adder4"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder/tb32.v",[[[[["tb",[[0,0],[2,2]],[[0,7],[0,9]],[],["module"]],[[["cin",[[3,0],[3,7]],[[3,4],[3,7]],["tb"],["variable","reg"]],["cout",[[4,0],[4,9]],[[4,5],[4,9]],["tb"],["variable","wire"]],["good",[[5,0],[5,9]],[[5,5],[5,9]],["tb"],["variable","wire"]],["c",[[6,0],[6,5]],[[6,4],[6,5]],["tb"],["variable","reg"]],["Operand1",[[7,0],[7,19]],[[7,11],[7,19]],["tb"],["variable","reg"]],["Operand2",[[8,0],[8,19]],[[8,11],[8,19]],["tb"],["variable","reg"]],["Result",[[9,0],[9,17]],[[9,11],[9,17]],["tb"],["variable","wire"]],["sum",[[10,0],[10,14]],[[10,11],[10,14]],["tb"],["variable","reg"]],["m_adder",[[12,0],[18,1]],[[12,8],[12,15]],["tb"],["instance","m_adder"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder/tb64.v",[[[[["tb",[[0,0],[2,2]],[[0,7],[0,9]],[],["module"]],[[["cin",[[3,0],[3,7]],[[3,4],[3,7]],["tb"],["variable","reg"]],["cout",[[4,0],[4,9]],[[4,5],[4,9]],["tb"],["variable","wire"]],["good",[[5,0],[5,9]],[[5,5],[5,9]],["tb"],["variable","wire"]],["c",[[6,0],[6,5]],[[6,4],[6,5]],["tb"],["variable","reg"]],["Operand1",[[7,0],[7,19]],[[7,11],[7,19]],["tb"],["variable","reg"]],["Operand2",[[8,0],[8,19]],[[8,11],[8,19]],["tb"],["variable","reg"]],["Result",[[9,0],[9,17]],[[9,11],[9,17]],["tb"],["variable","wire"]],["sum",[[10,0],[10,14]],[[10,11],[10,14]],["tb"],["variable","reg"]],["m_adder",[[12,0],[18,1]],[[12,8],[12,15]],["tb"],["instance","m_adder"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder32.v",[[[[["adder32",[[0,0],[6,2]],[[0,7],[0,14]],[],["module"]],[[["i_adderOperand1_32",[[1,2],[1,33]],[[1,15],[1,33]],["adder32"],["port","input"]],["i_adderOperand2_32",[[2,2],[2,33]],[[2,15],[2,33]],["adder32"],["port","input"]],["i_cIn_1",[[3,2],[3,19]],[[3,12],[3,19]],["adder32"],["port","input"]],["o_adderSum_32",[[4,2],[4,28]],[[4,15],[4,28]],["adder32"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["adder32"],["port","output"]],["w_0inTempSum_4",[[7,1],[7,32]],[[7,13],[7,27]],["adder32"],["variable","wire"]],["w_1inTempSum_4",[[8,1],[8,32]],[[8,13],[8,27]],["adder32"],["variable","wire"]],["w_tempSum_4",[[9,1],[9,29]],[[9,13],[9,24]],["adder32"],["variable","reg"]],["w_0inCIn_8",[[10,1],[10,23]],[[10,13],[10,23]],["adder32"],["variable","wire"]],["w_1inCIn_8",[[11,1],[11,23]],[[11,13],[11,23]],["adder32"],["variable","wire"]],["w_cIn_8",[[12,1],[12,20]],[[12,13],[12,20]],["adder32"],["variable","reg"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["adder32"],["variable","genvar"]],["m_in0Adder4",[[17,5],[23,6]],[[17,14],[17,25]],["adder32"],["instance","m_adder4"]],["m_in1Adder4",[[24,5],[30,6]],[[24,14],[24,25]],["adder32"],["instance","m_adder4"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["adder32"],["variable","integer"]],["k",[[47,1],[47,9]],[[47,8],[47,9]],["adder32"],["variable","genvar"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/adder4.v",[[[[["m_adder4",[[0,0],[6,2]],[[0,7],[0,15]],[],["module"]],[[["i_cIn_1",[[1,2],[1,17]],[[1,10],[1,17]],["m_adder4"],["port","input"]],["i_adderOperand1_4",[[2,2],[2,32]],[[2,15],[2,32]],["m_adder4"],["port","input"]],["i_adderOperand2_4",[[3,2],[3,32]],[[3,15],[3,32]],["m_adder4"],["port","input"]],["o_adderResult_4",[[4,2],[4,30]],[[4,15],[4,30]],["m_adder4"],["port","output"]],["o_cOut_1",[[5,2],[5,20]],[[5,12],[5,20]],["m_adder4"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/alu.v",[[[[["alu",[[10,0],[24,2]],[[10,7],[10,10]],[],["module"]],[[["PC",[[11,1],[11,17]],[[11,15],[11,17]],["alu"],["port","input"]],["i_PCPlus4_32",[[12,1],[12,27]],[[12,15],[12,27]],["alu"],["port","input"]],["i_ALUControl_12",[[15,1],[15,30]],[[15,15],[15,30]],["alu"],["port","input"]],["i_ALUOperand1_32",[[16,1],[16,31]],[[16,15],[16,31]],["alu"],["port","input"]],["i_ALUOperand2_32",[[17,1],[17,31]],[[17,15],[17,31]],["alu"],["port","input"]],["o_JumpBranchAddr_32",[[20,1],[20,34]],[[20,15],[20,34]],["alu"],["port","output"]],["o_ALUResult_32",[[23,1],[23,29]],[[23,15],[23,29]],["alu"],["port","output"]],["ADD",[[27,1],[27,9]],[[27,6],[27,9]],["alu"],["variable","wire"]],["PC4",[[27,1],[27,15]],[[27,12],[27,15]],["alu"],["variable","ADD"]],["SUB",[[27,1],[27,21]],[[27,18],[27,21]],["alu"],["variable","PC4"]],["SLT",[[27,1],[27,27]],[[27,24],[27,27]],["alu"],["variable","SUB"]],["SLTU",[[27,1],[28,8]],[[28,4],[28,8]],["alu"],["variable","SLT"]],["AND",[[27,1],[28,13]],[[28,10],[28,13]],["alu"],["variable","SLTU"]],["OR",[[27,1],[28,18]],[[28,16],[28,18]],["alu"],["variable","AND"]],["XOR",[[27,1],[28,24]],[[28,21],[28,24]],["alu"],["variable","OR"]],["SLL",[[27,1],[29,7]],[[29,4],[29,7]],["alu"],["variable","XOR"]],["SRL",[[27,1],[29,13]],[[29,10],[29,13]],["alu"],["variable","SLL"]],["SRA",[[27,1],[29,19]],[[29,16],[29,19]],["alu"],["variable","SRL"]],["LUI",[[27,1],[29,25]],[[29,22],[29,25]],["alu"],["variable","SRA"]],["AddSubResult",[[49,1],[49,25]],[[49,13],[49,25]],["alu"],["variable","wire"]],["AdderOperand2",[[50,1],[50,26]],[[50,13],[50,26]],["alu"],["variable","wire"]],["adder",[[56,2],[62,3]],[[56,10],[56,15]],["alu"],["instance","adder32"]],["PC4Result",[[65,1],[65,22]],[[65,13],[65,22]],["alu"],["variable","wire"]],["SLTResult",[[70,1],[70,22]],[[70,13],[70,22]],["alu"],["variable","wire"]],["SLTUResult",[[71,1],[71,23]],[[71,13],[71,23]],["alu"],["variable","wire"]],["SLTOperand1",[[72,1],[72,24]],[[72,13],[72,24]],["alu"],["variable","wire"]],["SLTOperand2",[[73,1],[73,24]],[[73,13],[73,24]],["alu"],["variable","wire"]],["Operand1Small",[[74,1],[74,20]],[[74,7],[74,20]],["alu"],["variable","wire"]],["Operand2Small",[[75,1],[75,20]],[[75,7],[75,20]],["alu"],["variable","wire"]],["Comparator1",[[83,1],[88,2]],[[83,18],[83,29]],["alu"],["instance","Comparator_32bit"]],["Comparator2",[[90,1],[95,2]],[[90,18],[90,29]],["alu"],["instance","Comparator_32bit"]],["ANDResult",[[102,1],[102,22]],[[102,13],[102,22]],["alu"],["variable","wire"]],["ORResult",[[107,1],[107,21]],[[107,13],[107,21]],["alu"],["variable","wire"]],["XORResult",[[112,1],[112,22]],[[112,13],[112,22]],["alu"],["variable","wire"]],["SLLResult",[[117,1],[117,22]],[[117,13],[117,22]],["alu"],["variable","wire"]],["SRLResult",[[122,1],[122,22]],[[122,13],[122,22]],["alu"],["variable","wire"]],["SRAResult",[[127,1],[127,22]],[[127,13],[127,22]],["alu"],["variable","wire"]],["LUIResult",[[132,1],[132,22]],[[132,13],[132,22]],["alu"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/ALUtoMEM_REG.v",[[[[["ALUtoMEM_REG",[[1,0],[23,2]],[[1,7],[1,19]],[],["module"]],[[["clk",[[2,1],[2,10]],[[2,7],[2,10]],["ALUtoMEM_REG"],["port","input"]],["rstn",[[3,1],[3,11]],[[3,7],[3,11]],["ALUtoMEM_REG"],["port","input"]],["i_ALUResult_32",[[5,1],[5,28]],[[5,14],[5,28]],["ALUtoMEM_REG"],["port","input"]],["o_ALUResult_32",[[6,1],[6,28]],[[6,14],[6,28]],["ALUtoMEM_REG"],["port","output"]],["i_Load_1",[[8,1],[8,19]],[[8,11],[8,19]],["ALUtoMEM_REG"],["port","input"]],["i_Store_1",[[9,1],[9,20]],[[9,11],[9,20]],["ALUtoMEM_REG"],["port","input"]],["i_LoadUnsigned_1",[[10,1],[10,27]],[[10,11],[10,27]],["ALUtoMEM_REG"],["port","input"]],["i_LoadStoreWidth_2",[[11,1],[11,32]],[[11,14],[11,32]],["ALUtoMEM_REG"],["port","input"]],["i_StoreData_32",[[12,1],[12,28]],[[12,14],[12,28]],["ALUtoMEM_REG"],["port","input"]],["i_GRFWriteAddr_5",[[13,1],[13,30]],[[13,14],[13,30]],["ALUtoMEM_REG"],["port","input"]],["i_GRFWen_1",[[14,1],[14,21]],[[14,11],[14,21]],["ALUtoMEM_REG"],["port","input"]],["o_Load_1",[[16,1],[16,19]],[[16,11],[16,19]],["ALUtoMEM_REG"],["port","output"]],["o_Store_1",[[17,1],[17,20]],[[17,11],[17,20]],["ALUtoMEM_REG"],["port","output"]],["o_LoadUnsigned_1",[[18,1],[18,27]],[[18,11],[18,27]],["ALUtoMEM_REG"],["port","output"]],["o_LoadStoreWidth_2",[[19,1],[19,32]],[[19,14],[19,32]],["ALUtoMEM_REG"],["port","output"]],["o_StoreData_32",[[20,1],[20,28]],[[20,14],[20,28]],["ALUtoMEM_REG"],["port","output"]],["o_GRFWriteAddr_5",[[21,1],[21,30]],[[21,14],[21,30]],["ALUtoMEM_REG"],["port","output"]],["o_GRFWen_1",[[22,1],[22,21]],[[22,11],[22,21]],["ALUtoMEM_REG"],["port","output"]],["ALUResult",[[25,0],[25,20]],[[25,11],[25,20]],["ALUtoMEM_REG"],["variable","reg"]],["Load",[[26,0],[26,12]],[[26,8],[26,12]],["ALUtoMEM_REG"],["variable","reg"]],["Store",[[27,0],[27,13]],[[27,8],[27,13]],["ALUtoMEM_REG"],["variable","reg"]],["LoadUnsigned",[[28,0],[28,20]],[[28,8],[28,20]],["ALUtoMEM_REG"],["variable","reg"]],["LoadStoreWidth",[[29,0],[29,25]],[[29,11],[29,25]],["ALUtoMEM_REG"],["variable","reg"]],["StoreData",[[30,0],[30,20]],[[30,11],[30,20]],["ALUtoMEM_REG"],["variable","reg"]],["GRFWriteAddr",[[31,0],[31,24]],[[31,12],[31,24]],["ALUtoMEM_REG"],["variable","reg"]],["GRFWen",[[32,0],[32,14]],[[32,8],[32,14]],["ALUtoMEM_REG"],["variable","reg"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/change.v",[[[[["change",[[0,0],[11,2]],[[0,7],[0,13]],[],["module"]],[[["DE_GRFReadAddr1_5",[[1,1],[1,31]],[[1,14],[1,31]],["change"],["port","input"]],["DE_GRFReadAddr2_5",[[2,1],[2,31]],[[2,14],[2,31]],["change"],["port","input"]],["ALU_GRFWriteAddr_5",[[4,1],[4,32]],[[4,14],[4,32]],["change"],["port","input"]],["ALU_Load_1",[[5,1],[5,21]],[[5,11],[5,21]],["change"],["port","input"]],["MEM_GRFWriteAddr_5",[[7,1],[7,32]],[[7,14],[7,32]],["change"],["port","input"]],["MEM_Load_1",[[8,1],[8,21]],[[8,11],[8,21]],["change"],["port","input"]],["MEM_GRFWriteData_32",[[9,1],[9,33]],[[9,14],[9,33]],["change"],["port","input"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/Comparator_32bit.v",[[[[["Comparator_32bit",[[2,0],[7,12]],[[2,7],[2,23]],[],["module"]],[[["m",[[3,6],[3,20]],[[3,19],[3,20]],["Comparator_32bit"],["port","input"]],["n",[[4,6],[4,20]],[[4,19],[4,20]],["Comparator_32bit"],["port","input"]],["equal",[[5,6],[5,18]],[[5,13],[5,18]],["Comparator_32bit"],["port","input"]],["result",[[6,6],[6,19]],[[6,13],[6,19]],["Comparator_32bit"],["port","output"]],["s_temp",[[9,3],[9,20]],[[9,14],[9,20]],["Comparator_32bit"],["variable","wire"]],["out",[[10,3],[10,17]],[[10,14],[10,17]],["Comparator_32bit"],["variable","wire"]],["d31",[[45,3],[45,54]],[[45,17],[45,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d30",[[46,3],[46,54]],[[46,17],[46,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d29",[[47,3],[47,54]],[[47,17],[47,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d28",[[48,3],[48,54]],[[48,17],[48,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d27",[[49,3],[49,54]],[[49,17],[49,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d26",[[50,3],[50,54]],[[50,17],[50,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d25",[[51,3],[51,54]],[[51,17],[51,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d24",[[52,3],[52,54]],[[52,17],[52,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d23",[[53,3],[53,54]],[[53,17],[53,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d22",[[54,3],[54,54]],[[54,17],[54,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d21",[[55,3],[55,54]],[[55,17],[55,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d20",[[56,3],[56,54]],[[56,17],[56,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d19",[[57,3],[57,54]],[[57,17],[57,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d18",[[58,3],[58,54]],[[58,17],[58,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d17",[[59,3],[59,54]],[[59,17],[59,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d16",[[60,3],[60,54]],[[60,17],[60,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d15",[[61,3],[61,54]],[[61,17],[61,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d14",[[62,3],[62,54]],[[62,17],[62,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d13",[[63,3],[63,54]],[[63,17],[63,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d12",[[64,3],[64,54]],[[64,17],[64,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d11",[[65,3],[65,54]],[[65,17],[65,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d10",[[66,3],[66,53]],[[66,17],[66,20]],["Comparator_32bit"],["instance","selector_2bit"]],["d9",[[67,3],[67,49]],[[67,17],[67,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d8",[[68,3],[68,49]],[[68,17],[68,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d7",[[69,3],[69,49]],[[69,17],[69,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d6",[[70,3],[70,49]],[[70,17],[70,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d5",[[71,3],[71,49]],[[71,17],[71,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d4",[[72,3],[72,49]],[[72,17],[72,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d3",[[73,3],[73,49]],[[73,17],[73,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d2",[[74,3],[74,49]],[[74,17],[74,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d1",[[75,3],[75,49]],[[75,17],[75,19]],["Comparator_32bit"],["instance","selector_2bit"]],["d0",[[76,3],[76,48]],[[76,17],[76,19]],["Comparator_32bit"],["instance","selector_2bit"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/cpu_top.v",[[[[["cpu_top",[[0,0],[4,2]],[[0,7],[0,14]],[],["module"]],[[["clk",[[1,1],[1,10]],[[1,7],[1,10]],["cpu_top"],["port","input"]],["rstn",[[2,1],[2,11]],[[2,7],[2,11]],["cpu_top"],["port","input"]],["o_GRFWriteData",[[3,1],[3,22]],[[3,8],[3,22]],["cpu_top"],["port","output"]],["PCPlus4",[[5,0],[5,20]],[[5,13],[5,20]],["cpu_top"],["variable","wire"]],["JumpBranchAddr",[[6,0],[6,27]],[[6,13],[6,27]],["cpu_top"],["variable","wire"]],["JumpBranchInDE",[[7,0],[7,23]],[[7,9],[7,23]],["cpu_top"],["variable","wire"]],["JumpBranchInALU",[[8,0],[8,24]],[[8,9],[8,24]],["cpu_top"],["variable","wire"]],["DEPC",[[9,0],[9,17]],[[9,13],[9,17]],["cpu_top"],["variable","wire"]],["NextPC",[[10,0],[10,19]],[[10,13],[10,19]],["cpu_top"],["variable","wire"]],["Inst",[[11,0],[11,17]],[[11,13],[11,17]],["cpu_top"],["variable","wire"]],["instfetch",[[13,28],[20,1]],[[13,38],[13,47]],["cpu_top"],["instance","instfetch"]],["DEPCPlus4",[[22,0],[22,21]],[[22,12],[22,21]],["cpu_top"],["variable","wire"]],["IFtoDE_REG",[[24,28],[31,1]],[[24,39],[24,49]],["cpu_top"],["instance","IFtoDE_REG"]],["IRom",[[33,28],[37,1]],[[33,42],[33,46]],["cpu_top"],["instance","blk_mem_gen_0"]],["GRFReadAddr1",[[39,0],[39,24]],[[39,12],[39,24]],["cpu_top"],["variable","wire"]],["GRFReadAddr2",[[40,0],[40,24]],[[40,12],[40,24]],["cpu_top"],["variable","wire"]],["GRFReadData1",[[41,0],[41,24]],[[41,12],[41,24]],["cpu_top"],["variable","wire"]],["GRFReadData2",[[42,0],[42,24]],[[42,12],[42,24]],["cpu_top"],["variable","wire"]],["DE_GRFWriteAddr",[[43,0],[43,27]],[[43,12],[43,27]],["cpu_top"],["variable","wire"]],["DE_GRFWen",[[44,0],[44,17]],[[44,8],[44,17]],["cpu_top"],["variable","wire"]],["DE_ALUControl",[[45,0],[45,25]],[[45,12],[45,25]],["cpu_top"],["variable","wire"]],["DE_ALUOperand1",[[46,0],[46,26]],[[46,12],[46,26]],["cpu_top"],["variable","wire"]],["DE_ALUOperand2",[[47,0],[47,26]],[[47,12],[47,26]],["cpu_top"],["variable","wire"]],["DE_Load",[[48,0],[48,15]],[[48,8],[48,15]],["cpu_top"],["variable","wire"]],["DE_Store",[[49,0],[49,16]],[[49,8],[49,16]],["cpu_top"],["variable","wire"]],["DE_LoadUnsigned",[[50,0],[50,23]],[[50,8],[50,23]],["cpu_top"],["variable","wire"]],["DE_LoadStoreWidth",[[51,0],[51,29]],[[51,12],[51,29]],["cpu_top"],["variable","wire"]],["DE_StoreData",[[52,0],[52,24]],[[52,12],[52,24]],["cpu_top"],["variable","wire"]],["JumpBranchType",[[53,0],[53,26]],[[53,12],[53,26]],["cpu_top"],["variable","wire"]],["CompareSrc1",[[54,0],[54,23]],[[54,12],[54,23]],["cpu_top"],["variable","wire"]],["CompareSrc2",[[55,0],[55,23]],[[55,12],[55,23]],["cpu_top"],["variable","wire"]],["UnsignedCMP",[[56,0],[56,19]],[[56,8],[56,19]],["cpu_top"],["variable","wire"]],["decode",[[58,28],[80,1]],[[58,35],[58,41]],["cpu_top"],["instance","decode"]],["ALUInst",[[83,0],[83,19]],[[83,12],[83,19]],["cpu_top"],["variable","wire"]],["ALUPC",[[84,0],[84,17]],[[84,12],[84,17]],["cpu_top"],["variable","wire"]],["ALUPCPlus4",[[85,0],[85,22]],[[85,12],[85,22]],["cpu_top"],["variable","wire"]],["ALU_ALUControl",[[87,0],[87,26]],[[87,12],[87,26]],["cpu_top"],["variable","wire"]],["ALU_ALUOperand1",[[88,0],[88,27]],[[88,12],[88,27]],["cpu_top"],["variable","wire"]],["ALU_ALUOperand2",[[89,0],[89,27]],[[89,12],[89,27]],["cpu_top"],["variable","wire"]],["ALU_Load",[[90,0],[90,16]],[[90,8],[90,16]],["cpu_top"],["variable","wire"]],["ALU_Store",[[91,0],[91,17]],[[91,8],[91,17]],["cpu_top"],["variable","wire"]],["ALU_LoadUnsigned",[[92,0],[92,24]],[[92,8],[92,24]],["cpu_top"],["variable","wire"]],["ALU_LoadStoreWidth",[[93,0],[93,30]],[[93,12],[93,30]],["cpu_top"],["variable","wire"]],["ALU_StoreData",[[94,0],[94,25]],[[94,12],[94,25]],["cpu_top"],["variable","wire"]],["ALU_GRFWriteAddr",[[95,0],[95,28]],[[95,12],[95,28]],["cpu_top"],["variable","wire"]],["ALU_GRFWen",[[96,0],[96,18]],[[96,8],[96,18]],["cpu_top"],["variable","wire"]],["DEtoALU_REG",[[98,28],[131,1]],[[98,40],[98,51]],["cpu_top"],["instance","DEtoALU_REG"]],["ALU_ALUResult",[[133,0],[133,25]],[[133,12],[133,25]],["cpu_top"],["variable","wire"]],["alu",[[135,28],[143,1]],[[135,32],[135,35]],["cpu_top"],["instance","alu"]],["JumpBranchControl",[[145,28],[151,1]],[[145,46],[145,63]],["cpu_top"],["instance","JumpBranchControl"]],["MemoryLoadData",[[153,0],[153,26]],[[153,12],[153,26]],["cpu_top"],["variable","wire"]],["MemoryStoreData",[[154,0],[154,27]],[[154,12],[154,27]],["cpu_top"],["variable","wire"]],["MemoryAddr",[[155,0],[155,22]],[[155,12],[155,22]],["cpu_top"],["variable","wire"]],["MemoryWriteEnable",[[156,0],[156,23]],[[156,6],[156,23]],["cpu_top"],["variable","wire"]],["GRFWriteData",[[157,0],[157,24]],[[157,12],[157,24]],["cpu_top"],["variable","wire"]],["MEM_ALUResult",[[159,0],[159,25]],[[159,12],[159,25]],["cpu_top"],["variable","wire"]],["MEM_Load",[[160,0],[160,16]],[[160,8],[160,16]],["cpu_top"],["variable","wire"]],["MEM_Store",[[161,0],[161,17]],[[161,8],[161,17]],["cpu_top"],["variable","wire"]],["MEM_LoadUnsigned",[[162,0],[162,24]],[[162,8],[162,24]],["cpu_top"],["variable","wire"]],["MEM_LoadStoreWidth",[[163,0],[163,30]],[[163,12],[163,30]],["cpu_top"],["variable","wire"]],["MEM_StoreData",[[164,0],[164,25]],[[164,12],[164,25]],["cpu_top"],["variable","wire"]],["MEM_StoreAddr",[[165,0],[165,25]],[[165,12],[165,25]],["cpu_top"],["variable","wire"]],["GRFWriteAddr",[[166,0],[166,24]],[[166,12],[166,24]],["cpu_top"],["variable","wire"]],["GRFWen",[[167,0],[167,14]],[[167,8],[167,14]],["cpu_top"],["variable","wire"]],["ALUtoMEM_REG",[[169,28],[188,1]],[[169,41],[169,53]],["cpu_top"],["instance","ALUtoMEM_REG"]],["memory",[[189,28],[201,1]],[[189,35],[189,41]],["cpu_top"],["instance","memory"]],["DRam",[[203,28],[211,1]],[[203,42],[203,46]],["cpu_top"],["instance","blk_mem_gen_1"]],["regfile",[[212,28],[222,1]],[[212,36],[212,43]],["cpu_top"],["instance","regfile"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/decode.v",[[[[["decode",[[11,0],[43,2]],[[11,7],[11,13]],[],["module"]],[[["rstn",[[12,1],[12,12]],[[12,8],[12,12]],["decode"],["port","input"]],["PC",[[14,2],[14,20]],[[14,18],[14,20]],["decode"],["port","input"]],["i_Inst_32",[[15,2],[15,27]],[[15,18],[15,27]],["decode"],["port","input"]],["o_GRFReadAddr1_5",[[18,2],[18,34]],[[18,18],[18,34]],["decode"],["port","output"]],["o_GRFReadAddr2_5",[[19,1],[19,33]],[[19,17],[19,33]],["decode"],["port","output"]],["i_GRFReadData1_32",[[20,1],[20,34]],[[20,17],[20,34]],["decode"],["port","input"]],["i_GRFReadData2_32",[[21,2],[21,35]],[[21,18],[21,35]],["decode"],["port","input"]],["o_GRFWriteAddr_5",[[23,1],[23,31]],[[23,15],[23,31]],["decode"],["port","output"]],["o_GRFWen_1",[[24,1],[24,22]],[[24,12],[24,22]],["decode"],["port","output"]],["o_ALUControl_12",[[27,1],[27,30]],[[27,15],[27,30]],["decode"],["port","output"]],["o_ALUOperand1_32",[[28,1],[28,32]],[[28,16],[28,32]],["decode"],["port","output"]],["o_ALUOperand2_32",[[29,1],[29,32]],[[29,16],[29,32]],["decode"],["port","output"]],["o_Load_1",[[32,1],[32,20]],[[32,12],[32,20]],["decode"],["port","output"]],["o_Store_1",[[33,1],[33,21]],[[33,12],[33,21]],["decode"],["port","output"]],["o_LoadUnsigned_1",[[34,1],[34,28]],[[34,12],[34,28]],["decode"],["port","output"]],["o_LoadStoreWidth_2",[[35,1],[35,33]],[[35,15],[35,33]],["decode"],["port","output"]],["o_StoreData_32",[[36,1],[36,30]],[[36,16],[36,30]],["decode"],["port","output"]],["o_JumpBranchType_8",[[39,1],[39,33]],[[39,15],[39,33]],["decode"],["port","output"]],["o_CompareSrc1_32",[[40,1],[40,31]],[[40,15],[40,31]],["decode"],["port","output"]],["o_CompareSrc2_32",[[41,1],[41,31]],[[41,15],[41,31]],["decode"],["port","output"]],["o_UnsignedCMP_1",[[42,1],[42,27]],[[42,12],[42,27]],["decode"],["port","output"]],["Inst",[[45,0],[45,40]],[[45,12],[45,16]],["decode"],["variable","wire"]],["funct7",[[48,4],[48,22]],[[48,16],[48,22]],["decode"],["variable","wire"]],["funct3",[[49,4],[49,22]],[[49,16],[49,22]],["decode"],["variable","wire"]],["funct12",[[50,4],[50,23]],[[50,16],[50,23]],["decode"],["variable","wire"]],["rs2",[[51,4],[51,19]],[[51,16],[51,19]],["decode"],["variable","wire"]],["rs1",[[52,4],[52,19]],[[52,16],[52,19]],["decode"],["variable","wire"]],["rd",[[53,4],[53,18]],[[53,16],[53,18]],["decode"],["variable","wire"]],["opcode",[[54,4],[54,22]],[[54,16],[54,22]],["decode"],["variable","wire"]],["imm20",[[55,2],[55,19]],[[55,14],[55,19]],["decode"],["variable","wire"]],["imm12",[[56,4],[56,21]],[[56,16],[56,21]],["decode"],["variable","wire"]],["imm12_B",[[57,2],[57,21]],[[57,14],[57,21]],["decode"],["variable","wire"]],["imm7",[[58,2],[58,18]],[[58,14],[58,18]],["decode"],["variable","wire"]],["imm5",[[59,2],[59,18]],[[59,14],[59,18]],["decode"],["variable","wire"]],["U_imm",[[60,4],[60,21]],[[60,16],[60,21]],["decode"],["variable","wire"]],["Inst_ADDI",[[83,4],[83,18]],[[83,9],[83,18]],["decode"],["variable","wire"]],["Inst_SLTI",[[83,4],[83,30]],[[83,21],[83,30]],["decode"],["variable","Inst_ADDI"]],["Inst_SLTIU",[[83,4],[83,43]],[[83,33],[83,43]],["decode"],["variable","Inst_SLTI"]],["Inst_ANDI",[[83,4],[83,54]],[[83,45],[83,54]],["decode"],["variable","Inst_SLTIU"]],["Inst_ORI",[[83,4],[84,17]],[[84,9],[84,17]],["decode"],["variable","Inst_ANDI"]],["Inst_XORI",[[83,4],[84,30]],[[84,21],[84,30]],["decode"],["variable","Inst_ORI"]],["Inst_SLLI",[[85,4],[85,18]],[[85,9],[85,18]],["decode"],["variable","wire"]],["Inst_SRLI",[[85,4],[85,30]],[[85,21],[85,30]],["decode"],["variable","Inst_SLLI"]],["Inst_SRAI",[[85,4],[85,42]],[[85,33],[85,42]],["decode"],["variable","Inst_SRLI"]],["Inst_LUI",[[85,4],[85,53]],[[85,45],[85,53]],["decode"],["variable","Inst_SRAI"]],["Inst_AUIPC",[[85,4],[86,19]],[[86,9],[86,19]],["decode"],["variable","Inst_LUI"]],["Inst_ADD",[[89,4],[89,17]],[[89,9],[89,17]],["decode"],["variable","wire"]],["Inst_SLT",[[89,4],[89,29]],[[89,21],[89,29]],["decode"],["variable","Inst_ADD"]],["Inst_SLTU",[[89,4],[89,42]],[[89,33],[89,42]],["decode"],["variable","Inst_SLT"]],["Inst_AND",[[89,4],[89,53]],[[89,45],[89,53]],["decode"],["variable","Inst_SLTU"]],["Inst_OR",[[89,4],[90,16]],[[90,9],[90,16]],["decode"],["variable","Inst_AND"]],["Inst_XOR",[[89,4],[90,29]],[[90,21],[90,29]],["decode"],["variable","Inst_OR"]],["Inst_SLL",[[89,4],[90,41]],[[90,33],[90,41]],["decode"],["variable","Inst_XOR"]],["Inst_SRL",[[89,4],[90,53]],[[90,45],[90,53]],["decode"],["variable","Inst_SLL"]],["Inst_SUB",[[89,4],[91,17]],[[91,9],[91,17]],["decode"],["variable","Inst_SRL"]],["Inst_SRA",[[89,4],[91,29]],[[91,21],[91,29]],["decode"],["variable","Inst_SUB"]],["Inst_JAL",[[96,4],[96,17]],[[96,9],[96,17]],["decode"],["variable","wire"]],["Inst_JALR",[[96,4],[96,30]],[[96,21],[96,30]],["decode"],["variable","Inst_JAL"]],["Inst_BEQ",[[99,4],[99,17]],[[99,9],[99,17]],["decode"],["variable","wire"]],["Inst_BNE",[[99,4],[99,29]],[[99,21],[99,29]],["decode"],["variable","Inst_BEQ"]],["Inst_BLT",[[99,4],[99,39]],[[99,31],[99,39]],["decode"],["variable","Inst_BNE"]],["Inst_BLTU",[[99,4],[99,50]],[[99,41],[99,50]],["decode"],["variable","Inst_BLT"]],["Inst_BGE",[[99,4],[100,11]],[[100,3],[100,11]],["decode"],["variable","Inst_BLTU"]],["Inst_BGEU",[[99,4],[100,24]],[[100,15],[100,24]],["decode"],["variable","Inst_BGE"]],["Inst_LB",[[104,4],[104,16]],[[104,9],[104,16]],["decode"],["variable","wire"]],["Inst_LH",[[104,4],[104,28]],[[104,21],[104,28]],["decode"],["variable","Inst_LB"]],["Inst_LW",[[104,4],[104,40]],[[104,33],[104,40]],["decode"],["variable","Inst_LH"]],["Inst_LBU",[[104,4],[104,53]],[[104,45],[104,53]],["decode"],["variable","Inst_LW"]],["Inst_LHU",[[104,4],[105,17]],[[105,9],[105,17]],["decode"],["variable","Inst_LBU"]],["Inst_SB",[[104,4],[105,28]],[[105,21],[105,28]],["decode"],["variable","Inst_LHU"]],["Inst_SH",[[104,4],[105,40]],[[105,33],[105,40]],["decode"],["variable","Inst_SB"]],["Inst_SW",[[104,4],[105,52]],[[105,45],[105,52]],["decode"],["variable","Inst_SH"]],["Inst_FENCE",[[108,4],[108,19]],[[108,9],[108,19]],["decode"],["variable","wire"]],["Inst_FENCETSO",[[108,4],[108,34]],[[108,21],[108,34]],["decode"],["variable","Inst_FENCE"]],["Inst_PAUSE",[[111,4],[111,19]],[[111,9],[111,19]],["decode"],["variable","wire"]],["Inst_ECALL",[[111,4],[111,31]],[[111,21],[111,31]],["decode"],["variable","Inst_PAUSE"]],["Inst_EBREAK",[[111,4],[111,44]],[[111,33],[111,44]],["decode"],["variable","Inst_ECALL"]],["R_Type",[[183,4],[183,15]],[[183,9],[183,15]],["decode"],["variable","wire"]],["I_Type",[[184,4],[184,15]],[[184,9],[184,15]],["decode"],["variable","wire"]],["S_Type",[[185,4],[185,15]],[[185,9],[185,15]],["decode"],["variable","wire"]],["B_Type",[[186,4],[186,15]],[[186,9],[186,15]],["decode"],["variable","wire"]],["U_Type",[[187,4],[187,15]],[[187,9],[187,15]],["decode"],["variable","wire"]],["J_Type",[[188,4],[188,15]],[[188,9],[188,15]],["decode"],["variable","wire"]],["ADD",[[211,2],[211,10]],[[211,7],[211,10]],["decode"],["variable","wire"]],["SUB",[[211,2],[211,16]],[[211,13],[211,16]],["decode"],["variable","ADD"]],["SLT",[[211,2],[211,22]],[[211,19],[211,22]],["decode"],["variable","SUB"]],["SLTU",[[211,2],[211,29]],[[211,25],[211,29]],["decode"],["variable","SLT"]],["AND",[[211,2],[212,8]],[[212,5],[212,8]],["decode"],["variable","SLTU"]],["OR",[[211,2],[212,13]],[[212,11],[212,13]],["decode"],["variable","AND"]],["XOR",[[211,2],[212,19]],[[212,16],[212,19]],["decode"],["variable","OR"]],["SLL",[[211,2],[212,25]],[[212,22],[212,25]],["decode"],["variable","XOR"]],["SRL",[[211,2],[213,8]],[[213,5],[213,8]],["decode"],["variable","SLL"]],["SRA",[[211,2],[213,14]],[[213,11],[213,14]],["decode"],["variable","SRL"]],["LUI",[[211,2],[213,20]],[[213,17],[213,20]],["decode"],["variable","SRA"]],["PC4",[[211,2],[213,26]],[[213,23],[213,26]],["decode"],["variable","LUI"]],["WithRS2",[[243,1],[243,14]],[[243,7],[243,14]],["decode"],["variable","wire"]],["WithImm",[[243,1],[243,24]],[[243,17],[243,24]],["decode"],["variable","WithRS2"]],["LoadStoreWidth",[[250,1],[250,26]],[[250,12],[250,26]],["decode"],["variable","wire"]],["Load",[[251,1],[251,13]],[[251,9],[251,13]],["decode"],["variable","wire"]],["Store",[[252,1],[252,14]],[[252,9],[252,14]],["decode"],["variable","wire"]],["LoadUnsigned",[[253,1],[253,21]],[[253,9],[253,21]],["decode"],["variable","wire"]],["UnsignedCMP",[[264,1],[264,17]],[[264,6],[264,17]],["decode"],["variable","wire"]],["Operand1PC",[[269,1],[269,16]],[[269,6],[269,16]],["decode"],["variable","wire"]],["imm_32",[[279,1],[279,19]],[[279,13],[279,19]],["decode"],["variable","wire"]],["ALUControl",[[280,1],[280,23]],[[280,13],[280,23]],["decode"],["variable","wire"]],["ALUOperand1",[[281,1],[281,24]],[[281,13],[281,24]],["decode"],["variable","wire"]],["ALUOperand2",[[282,1],[282,24]],[[282,13],[282,24]],["decode"],["variable","wire"]],["GRF_Wen",[[283,1],[283,16]],[[283,9],[283,16]],["decode"],["variable","wire"]],["JumpBranchType",[[284,1],[284,27]],[[284,13],[284,27]],["decode"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/DEtoALU_REG.v",[[[[["DEtoALU_REG",[[2,0],[42,2]],[[2,7],[2,18]],[],["module"]],[[["clk",[[3,2],[3,11]],[[3,8],[3,11]],["DEtoALU_REG"],["port","input"]],["rstn",[[4,2],[4,12]],[[4,8],[4,12]],["DEtoALU_REG"],["port","input"]],["i_DecodePC_32",[[7,2],[7,28]],[[7,15],[7,28]],["DEtoALU_REG"],["port","input"]],["i_Inst_32",[[8,2],[8,24]],[[8,15],[8,24]],["DEtoALU_REG"],["port","input"]],["i_PCPlus4_32",[[9,2],[9,28]],[[9,16],[9,28]],["DEtoALU_REG"],["port","input"]],["o_ALUPC_32",[[10,2],[10,25]],[[10,15],[10,25]],["DEtoALU_REG"],["port","output"]],["o_PCPlus4_32",[[11,2],[11,28]],[[11,16],[11,28]],["DEtoALU_REG"],["port","output"]],["o_Inst_32",[[12,2],[12,24]],[[12,15],[12,24]],["DEtoALU_REG"],["port","output"]],["i_ALUControl_12",[[15,2],[15,30]],[[15,15],[15,30]],["DEtoALU_REG"],["port","input"]],["i_ALUOperand1_32",[[16,2],[16,31]],[[16,15],[16,31]],["DEtoALU_REG"],["port","input"]],["i_ALUOperand2_32",[[17,2],[17,32]],[[17,16],[17,32]],["DEtoALU_REG"],["port","input"]],["o_ALUControl_12",[[19,2],[19,30]],[[19,15],[19,30]],["DEtoALU_REG"],["port","output"]],["o_ALUOperand1_32",[[20,2],[20,31]],[[20,15],[20,31]],["DEtoALU_REG"],["port","output"]],["o_ALUOperand2_32",[[21,2],[21,32]],[[21,16],[21,32]],["DEtoALU_REG"],["port","output"]],["i_Load_1",[[24,2],[24,20]],[[24,12],[24,20]],["DEtoALU_REG"],["port","input"]],["i_Store_1",[[25,2],[25,21]],[[25,12],[25,21]],["DEtoALU_REG"],["port","input"]],["i_LoadUnsigned_1",[[26,2],[26,28]],[[26,12],[26,28]],["DEtoALU_REG"],["port","input"]],["i_LoadStoreWidth_2",[[27,2],[27,33]],[[27,15],[27,33]],["DEtoALU_REG"],["port","input"]],["i_StoreData_32",[[28,2],[28,29]],[[28,15],[28,29]],["DEtoALU_REG"],["port","input"]],["i_GRFWriteAddr_5",[[29,2],[29,31]],[[29,15],[29,31]],["DEtoALU_REG"],["port","input"]],["i_GRFWen_1",[[30,2],[30,22]],[[30,12],[30,22]],["DEtoALU_REG"],["port","input"]],["o_Load_1",[[32,2],[32,20]],[[32,12],[32,20]],["DEtoALU_REG"],["port","output"]],["o_Store_1",[[33,2],[33,21]],[[33,12],[33,21]],["DEtoALU_REG"],["port","output"]],["o_LoadUnsigned_1",[[34,2],[34,28]],[[34,12],[34,28]],["DEtoALU_REG"],["port","output"]],["o_LoadStoreWidth_2",[[35,2],[35,33]],[[35,15],[35,33]],["DEtoALU_REG"],["port","output"]],["o_StoreData_32",[[36,2],[36,29]],[[36,15],[36,29]],["DEtoALU_REG"],["port","output"]],["o_GRFWriteAddr_5",[[37,2],[37,31]],[[37,15],[37,31]],["DEtoALU_REG"],["port","output"]],["o_GRFWen_1",[[38,2],[38,22]],[[38,12],[38,22]],["DEtoALU_REG"],["port","output"]],["i_JumpBranch_1",[[40,2],[40,26]],[[40,12],[40,26]],["DEtoALU_REG"],["port","input"]],["o_JumpBranch_1",[[41,2],[41,26]],[[41,12],[41,26]],["DEtoALU_REG"],["port","output"]],["PC",[[44,0],[44,13]],[[44,11],[44,13]],["DEtoALU_REG"],["variable","reg"]],["PCPlus4",[[45,0],[45,18]],[[45,11],[45,18]],["DEtoALU_REG"],["variable","reg"]],["Inst",[[46,0],[46,15]],[[46,11],[46,15]],["DEtoALU_REG"],["variable","reg"]],["ALUControl",[[48,0],[48,21]],[[48,11],[48,21]],["DEtoALU_REG"],["variable","reg"]],["ALUOperand1",[[49,0],[49,22]],[[49,11],[49,22]],["DEtoALU_REG"],["variable","reg"]],["ALUOperand2",[[50,0],[50,22]],[[50,11],[50,22]],["DEtoALU_REG"],["variable","reg"]],["Load",[[52,0],[52,12]],[[52,8],[52,12]],["DEtoALU_REG"],["variable","reg"]],["Store",[[53,0],[53,13]],[[53,8],[53,13]],["DEtoALU_REG"],["variable","reg"]],["LoadUnsigned",[[54,0],[54,20]],[[54,8],[54,20]],["DEtoALU_REG"],["variable","reg"]],["LoadStoreWidth",[[55,0],[55,25]],[[55,11],[55,25]],["DEtoALU_REG"],["variable","reg"]],["StoreData",[[56,0],[56,20]],[[56,11],[56,20]],["DEtoALU_REG"],["variable","reg"]],["GRFWriteAddr",[[58,0],[58,23]],[[58,11],[58,23]],["DEtoALU_REG"],["variable","reg"]],["GRFWen",[[59,0],[59,14]],[[59,8],[59,14]],["DEtoALU_REG"],["variable","reg"]],["JumpBranch",[[61,0],[61,18]],[[61,8],[61,18]],["DEtoALU_REG"],["variable","reg"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/IFtoDE_REG.v",[[[[["IFtoDE_REG",[[0,0],[8,2]],[[0,7],[0,17]],[],["module"]],[[["clk",[[1,2],[1,11]],[[1,8],[1,11]],["IFtoDE_REG"],["port","input"]],["rstn",[[2,2],[2,12]],[[2,8],[2,12]],["IFtoDE_REG"],["port","input"]],["i_NextPC_32",[[3,2],[3,26]],[[3,15],[3,26]],["IFtoDE_REG"],["port","input"]],["o_PC_32",[[4,2],[4,22]],[[4,15],[4,22]],["IFtoDE_REG"],["port","output"]],["i_PCPlus4_32",[[6,2],[6,27]],[[6,15],[6,27]],["IFtoDE_REG"],["port","input"]],["o_PCPlus4_32",[[7,2],[7,27]],[[7,15],[7,27]],["IFtoDE_REG"],["port","output"]],["PC",[[10,0],[10,13]],[[10,11],[10,13]],["IFtoDE_REG"],["variable","reg"]],["PCPlus4",[[11,0],[11,18]],[[11,11],[11,18]],["IFtoDE_REG"],["variable","reg"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/instfetch.v",[[[[["instfetch",[[0,0],[16,2]],[[0,7],[0,16]],[],["module"]],[[["i_JumpBranchAddr_32",[[2,1],[2,33]],[[2,14],[2,33]],["instfetch"],["port","input"]],["i_JumpBranchInALU_1",[[3,1],[3,30]],[[3,11],[3,30]],["instfetch"],["port","input"]],["i_PC_32",[[6,1],[6,22]],[[6,15],[6,22]],["instfetch"],["port","input"]],["i_JumpBranchInDE_1",[[9,1],[9,27]],[[9,9],[9,27]],["instfetch"],["port","input"]],["o_NextPC_32",[[12,2],[12,26]],[[12,15],[12,26]],["instfetch"],["port","output"]],["o_PCPlus4_32",[[15,1],[15,27]],[[15,15],[15,27]],["instfetch"],["port","output"]],["NextPC",[[19,0],[19,17]],[[19,11],[19,17]],["instfetch"],["variable","wire"]],["PCPlus4",[[20,0],[20,18]],[[20,11],[20,18]],["instfetch"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/IRom.v",[[[[["IRom",[[0,0],[3,2]],[[0,7],[0,11]],[],["module"]],[[["addr",[[1,4],[1,28]],[[1,24],[1,28]],["IRom"],["port","input"]],["inst",[[2,4],[2,28]],[[2,24],[2,28]],["IRom"],["port","reg"]],["inst_rom",[[5,4],[5,29]],[[5,15],[5,23]],["IRom"],["variable","reg"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/JumpBranchControl.v",[[[[["JumpBranchControl",[[0,0],[6,2]],[[0,7],[0,24]],[],["module"]],[[["i_UnsignedCMP_1",[[1,2],[1,25]],[[1,10],[1,25]],["JumpBranchControl"],["port","input"]],["i_JumpCode_8",[[2,2],[2,28]],[[2,16],[2,28]],["JumpBranchControl"],["port","input"]],["i_CompareSrc1_32",[[3,2],[3,32]],[[3,16],[3,32]],["JumpBranchControl"],["port","input"]],["i_CompareSrc2_32",[[4,2],[4,32]],[[4,16],[4,32]],["JumpBranchControl"],["port","input"]],["o_JumpBranch_1",[[5,2],[5,25]],[[5,11],[5,25]],["JumpBranchControl"],["port","output"]],["Jump",[[8,1],[8,10]],[[8,6],[8,10]],["JumpBranchControl"],["variable","wire"]],["Equal",[[8,1],[8,16]],[[8,11],[8,16]],["JumpBranchControl"],["variable","Jump"]],["GreaterOrEqual",[[8,1],[8,31]],[[8,17],[8,31]],["JumpBranchControl"],["variable","Equal"]],["ComparatorResult",[[8,1],[8,48]],[[8,32],[8,48]],["JumpBranchControl"],["variable","GreaterOrEqual"]],["UnsignedOrSameSign",[[8,1],[8,67]],[[8,49],[8,67]],["JumpBranchControl"],["variable","ComparatorResult"]],["Comparator",[[18,1],[23,2]],[[18,18],[18,28]],["JumpBranchControl"],["instance","Comparator_32bit"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/memory.v",[[[[["memory",[[0,0],[22,2]],[[0,7],[0,13]],[],["module"]],[[["i_ALUResult_32",[[3,1],[3,28]],[[3,14],[3,28]],["memory"],["port","input"]],["i_Load_1",[[6,1],[6,17]],[[6,9],[6,17]],["memory"],["port","input"]],["i_Store_1",[[7,1],[7,18]],[[7,9],[7,18]],["memory"],["port","input"]],["i_LoadUnsigned_1",[[8,1],[8,25]],[[8,9],[8,25]],["memory"],["port","input"]],["i_LoadStoreWidth_2",[[9,1],[9,32]],[[9,14],[9,32]],["memory"],["port","input"]],["i_StoreData_32",[[10,1],[10,28]],[[10,14],[10,28]],["memory"],["port","input"]],["i_MemoryLoadData_32",[[13,1],[13,33]],[[13,14],[13,33]],["memory"],["port","input"]],["o_MemoryStoreAddr_32",[[16,1],[16,34]],[[16,14],[16,34]],["memory"],["port","output"]],["o_MemoryStoreData_32",[[17,1],[17,34]],[[17,14],[17,34]],["memory"],["port","output"]],["o_MemoryWriteEnable_1",[[18,1],[18,32]],[[18,11],[18,32]],["memory"],["port","output"]],["o_GRFWriteData_32",[[21,1],[21,31]],[[21,14],[21,31]],["memory"],["port","output"]],["SW",[[24,0],[24,7]],[[24,5],[24,7]],["memory"],["variable","wire"]],["SH",[[24,0],[24,10]],[[24,8],[24,10]],["memory"],["variable","SW"]],["SB",[[24,0],[24,13]],[[24,11],[24,13]],["memory"],["variable","SH"]],["LW",[[24,0],[24,16]],[[24,14],[24,16]],["memory"],["variable","SB"]],["LH",[[24,0],[24,19]],[[24,17],[24,19]],["memory"],["variable","LW"]],["LB",[[24,0],[24,22]],[[24,20],[24,22]],["memory"],["variable","LH"]],["SHData",[[25,0],[25,19]],[[25,13],[25,19]],["memory"],["variable","wire"]],["SBData",[[26,0],[26,19]],[[26,13],[26,19]],["memory"],["variable","wire"]],["LHData",[[27,0],[27,19]],[[27,13],[27,19]],["memory"],["variable","wire"]],["LBData",[[28,0],[28,19]],[[28,13],[28,19]],["memory"],["variable","wire"]],["DataWriteToGRF",[[29,0],[29,27]],[[29,13],[29,27]],["memory"],["variable","wire"]],["DataWriteToMem",[[30,0],[30,27]],[[30,13],[30,27]],["memory"],["variable","wire"]],["LoadData",[[31,0],[31,21]],[[31,13],[31,21]],["memory"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/regfile.v",[[[[["regfile",[[9,0],[25,2]],[[9,7],[9,14]],[],["module"]],[[["clk",[[12,4],[12,27]],[[12,24],[12,27]],["regfile"],["port","input"]],["rstn",[[13,1],[13,14]],[[13,10],[13,14]],["regfile"],["port","input"]],["i_wen",[[16,4],[16,29]],[[16,24],[16,29]],["regfile"],["port","input"]],["i_waddr_5",[[17,4],[17,33]],[[17,24],[17,33]],["regfile"],["port","input"]],["i_wdata_32",[[18,4],[18,34]],[[18,24],[18,34]],["regfile"],["port","input"]],["i_raddr1_5",[[21,4],[21,34]],[[21,24],[21,34]],["regfile"],["port","input"]],["i_raddr2_5",[[22,4],[22,34]],[[22,24],[22,34]],["regfile"],["port","input"]],["o_rdata1_32",[[23,4],[23,35]],[[23,24],[23,35]],["regfile"],["port","output"]],["o_rdata2_32",[[24,4],[24,35]],[[24,24],[24,35]],["regfile"],["port","output"]],["i",[[26,1],[26,10]],[[26,9],[26,10]],["regfile"],["variable","integer"]],["rf",[[27,4],[27,23]],[[27,15],[27,17]],["regfile"],["variable","reg"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/selector_2bit.v",[[[[["selector_2bit",[[12,0],[17,11]],[[12,7],[12,20]],[],["module"]],[[["a",[[13,6],[13,13]],[[13,12],[13,13]],["selector_2bit"],["port","input"]],["b",[[14,6],[14,13]],[[14,12],[14,13]],["selector_2bit"],["port","input"]],["s",[[15,6],[15,13]],[[15,12],[15,13]],["selector_2bit"],["port","input"]],["out",[[16,6],[16,16]],[[16,13],[16,16]],["selector_2bit"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/tb.v",[[[[["tb",[[22,0],[24,6]],[[22,7],[22,9]],[],["module"]],[[["clk",[[25,1],[25,8]],[[25,5],[25,8]],["tb"],["variable","reg"]],["rstn",[[26,1],[26,9]],[[26,5],[26,9]],["tb"],["variable","reg"]],["cpu_top",[[27,0],[30,5]],[[27,8],[27,15]],["tb"],["instance","cpu_top"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/useless/adder.v",[[[[["m_adder",[[0,0],[6,2]],[[0,7],[0,14]],[],["module"]],[[["i_adderOperand1_64",[[1,2],[1,33]],[[1,15],[1,33]],["m_adder"],["port","input"]],["i_adderOperand2_64",[[2,2],[2,33]],[[2,15],[2,33]],["m_adder"],["port","input"]],["i_cIn_1",[[3,2],[3,18]],[[3,11],[3,18]],["m_adder"],["port","input"]],["o_adderSum_64",[[4,2],[4,28]],[[4,15],[4,28]],["m_adder"],["port","output"]],["o_cOut_1",[[5,2],[5,19]],[[5,11],[5,19]],["m_adder"],["port","output"]],["w_0inTempSum_8",[[7,1],[7,31]],[[7,17],[7,31]],["m_adder"],["variable","wire"]],["w_1inTempSum_8",[[8,1],[8,31]],[[8,17],[8,31]],["m_adder"],["variable","wire"]],["w_tempSum_8",[[9,1],[9,28]],[[9,17],[9,28]],["m_adder"],["variable","wire"]],["w_0inCIn_8",[[10,1],[10,24]],[[10,14],[10,24]],["m_adder"],["variable","wire"]],["w_1inCIn_8",[[11,1],[11,24]],[[11,14],[11,24]],["m_adder"],["variable","wire"]],["w_cIn_8",[[12,1],[12,21]],[[12,14],[12,21]],["m_adder"],["variable","wire"]],["i",[[14,1],[14,9]],[[14,8],[14,9]],["m_adder"],["variable","genvar"]],["m_in0Adder8",[[17,5],[23,6]],[[17,14],[17,25]],["m_adder"],["instance","m_adder8"]],["m_in1Adder8",[[24,5],[30,6]],[[24,14],[24,25]],["m_adder"],["instance","m_adder8"]],["j",[[34,1],[34,10]],[[34,9],[34,10]],["m_adder"],["variable","integer"]],["k",[[34,1],[34,12]],[[34,11],[34,12]],["m_adder"],["variable","j"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/useless/adder8.v",[[[[["m_adder8",[[0,0],[6,2]],[[0,7],[0,15]],[],["module"]],[[["i_adderOperand1_8",[[1,2],[1,25]],[[1,8],[1,25]],["m_adder8"],["port","input"]],["i_adderOperand2_8",[[2,2],[2,25]],[[2,8],[2,25]],["m_adder8"],["port","input"]],["i_cIn_1",[[3,2],[3,15]],[[3,8],[3,15]],["m_adder8"],["port","input"]],["o_adderSum_8",[[4,2],[4,21]],[[4,9],[4,21]],["m_adder8"],["port","output"]],["o_cOut_1",[[5,2],[5,17]],[[5,9],[5,17]],["m_adder8"],["port","output"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/useless/Kogge_Stone_Adder.v",[[[[["m_adder",[[0,0],[6,3]],[[0,7],[0,14]],[],["module"]],[[["i_adderOperand1_32",[[1,1],[1,32]],[[1,14],[1,32]],["m_adder"],["port","input"]],["i_adderOperand2_32",[[2,1],[2,32]],[[2,14],[2,32]],["m_adder"],["port","input"]],["i_cIn_1",[[3,1],[3,16]],[[3,9],[3,16]],["m_adder"],["port","input"]],["o_adderSum_32",[[4,1],[4,27]],[[4,14],[4,27]],["m_adder"],["port","output"]],["o_cOut_1",[[5,1],[5,18]],[[5,10],[5,18]],["m_adder"],["port","output"]],["i",[[8,1],[9,8]],[[9,7],[9,8]],["m_adder"],["variable","genvar"]],["i_a",[[13,3],[13,31]],[[13,4],[13,7]],["m_adder"],["instance","."]],["i_b",[[13,3],[14,31]],[[14,4],[14,7]],["m_adder"],["instance","i_a"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/useless/m_division.v",[[[[["m_division",[[12,0],[23,2]],[[12,7],[12,17]],[],["module"]],[[["clk",[[13,4],[13,25]],[[13,22],[13,25]],["m_division"],["port","input"]],["rstn",[[14,4],[14,26]],[[14,22],[14,26]],["m_division"],["port","input"]],["i_divBegin_1",[[15,4],[15,34]],[[15,22],[15,34]],["m_division"],["port","input"]],["i_mulDivSign_2",[[16,4],[16,34]],[[16,20],[16,34]],["m_division"],["port","input"]],["i_divOperand1_32",[[17,4],[17,36]],[[17,20],[17,36]],["m_division"],["port","input"]],["i_divOperand2_32",[[18,4],[18,36]],[[18,20],[18,36]],["m_division"],["port","input"]],["o_quotient_32",[[19,4],[19,33]],[[19,20],[19,33]],["m_division"],["port","output"]],["o_remainder_32",[[20,4],[20,34]],[[20,20],[20,34]],["m_division"],["port","output"]],["o_divWorking_1",[[21,4],[21,37]],[[21,23],[21,37]],["m_division"],["port","output"]],["o_divEnd_1",[[22,4],[22,33]],[[22,23],[22,33]],["m_division"],["port","output"]],["cnt",[[25,2],[25,15]],[[25,12],[25,15]],["m_division"],["variable","reg"]],["cnt_next",[[26,2],[26,21]],[[26,13],[26,21]],["m_division"],["variable","wire"]],["r_divEnd_1",[[27,2],[27,17]],[[27,7],[27,17]],["m_division"],["variable","reg"]],["x_",[[28,2],[28,15]],[[28,13],[28,15]],["m_division"],["variable","reg"]],["y_",[[28,2],[28,18]],[[28,16],[28,18]],["m_division"],["variable","x_"]],["y1",[[28,2],[28,21]],[[28,19],[28,21]],["m_division"],["variable","y_"]],["y2",[[28,2],[28,25]],[[28,23],[28,25]],["m_division"],["variable","y1"]],["y3",[[28,2],[28,29]],[[28,27],[28,29]],["m_division"],["variable","y2"]],["y4",[[28,2],[28,32]],[[28,30],[28,32]],["m_division"],["variable","y3"]],["y5",[[28,2],[28,35]],[[28,33],[28,35]],["m_division"],["variable","y4"]],["y6",[[28,2],[28,38]],[[28,36],[28,38]],["m_division"],["variable","y5"]],["y7",[[28,2],[28,41]],[[28,39],[28,41]],["m_division"],["variable","y6"]],["y8",[[28,2],[28,44]],[[28,42],[28,44]],["m_division"],["variable","y7"]],["y9",[[28,2],[28,47]],[[28,45],[28,47]],["m_division"],["variable","y8"]],["yA",[[28,2],[28,50]],[[28,48],[28,50]],["m_division"],["variable","y9"]],["yB",[[28,2],[28,53]],[[28,51],[28,53]],["m_division"],["variable","yA"]],["yC",[[28,2],[28,56]],[[28,54],[28,56]],["m_division"],["variable","yB"]],["yD",[[28,2],[28,59]],[[28,57],[28,59]],["m_division"],["variable","yC"]],["yE",[[28,2],[28,62]],[[28,60],[28,62]],["m_division"],["variable","yD"]],["yF",[[28,2],[28,65]],[[28,63],[28,65]],["m_division"],["variable","yE"]],["quot",[[29,2],[29,17]],[[29,13],[29,17]],["m_division"],["variable","reg"]],["sign_s",[[30,2],[30,12]],[[30,6],[30,12]],["m_division"],["variable","reg"]],["sign_r",[[30,2],[30,20]],[[30,14],[30,20]],["m_division"],["variable","sign_s"]],["div_signed",[[31,2],[31,37]],[[31,7],[31,17]],["m_division"],["variable","wire"]],["xx",[[32,2],[32,95]],[[32,14],[32,16]],["m_division"],["variable","wire"]],["yx",[[33,2],[33,95]],[[33,14],[33,16]],["m_division"],["variable","wire"]],["y1_wire",[[34,2],[34,41]],[[34,14],[34,21]],["m_division"],["variable","wire"]],["sub1_res",[[35,2],[35,22]],[[35,14],[35,22]],["m_division"],["variable","wire"]],["sub2_res",[[36,2],[36,22]],[[36,14],[36,22]],["m_division"],["variable","wire"]],["sub3_res",[[37,2],[37,22]],[[37,14],[37,22]],["m_division"],["variable","wire"]],["sub4_res",[[38,2],[38,22]],[[38,14],[38,22]],["m_division"],["variable","wire"]],["sub5_res",[[39,2],[39,22]],[[39,14],[39,22]],["m_division"],["variable","wire"]],["sub6_res",[[40,2],[40,22]],[[40,14],[40,22]],["m_division"],["variable","wire"]],["sub7_res",[[41,2],[41,22]],[[41,14],[41,22]],["m_division"],["variable","wire"]],["sub8_res",[[42,2],[42,22]],[[42,14],[42,22]],["m_division"],["variable","wire"]],["sub9_res",[[43,2],[43,22]],[[43,14],[43,22]],["m_division"],["variable","wire"]],["subA_res",[[44,2],[44,22]],[[44,14],[44,22]],["m_division"],["variable","wire"]],["subB_res",[[45,2],[45,22]],[[45,14],[45,22]],["m_division"],["variable","wire"]],["subC_res",[[46,2],[46,22]],[[46,14],[46,22]],["m_division"],["variable","wire"]],["subD_res",[[47,2],[47,22]],[[47,14],[47,22]],["m_division"],["variable","wire"]],["subE_res",[[48,2],[48,22]],[[48,14],[48,22]],["m_division"],["variable","wire"]],["subF_res",[[49,2],[49,22]],[[49,14],[49,22]],["m_division"],["variable","wire"]],["working",[[50,2],[50,28]],[[50,7],[50,14]],["m_division"],["variable","wire"]],["cresult",[[51,2],[51,14]],[[51,7],[51,14]],["m_division"],["variable","wire"]],["c1",[[58,2],[58,37]],[[58,20],[58,22]],["m_division"],["instance","Comparator_8bit_1"]],["w_signedQuotient_32",[[147,4],[147,35]],[[147,16],[147,35]],["m_division"],["variable","wire"]],["w_signedRemainder_32",[[148,4],[148,36]],[[148,16],[148,36]],["m_division"],["variable","wire"]]]]]]],null,0]],["/home/enjou/work/assignment/rtl/useless/m_multiply.v",[[[[["m_multiply",[[1,0],[11,2]],[[1,7],[1,17]],[],["module"]],[[["clk",[[2,4],[2,27]],[[2,24],[2,27]],["m_multiply"],["port","input"]],["rstn",[[3,4],[3,28]],[[3,24],[3,28]],["m_multiply"],["port","input"]],["i_mulBegin_1",[[4,4],[4,36]],[[4,24],[4,36]],["m_multiply"],["port","input"]],["i_mulOperand1_32",[[5,4],[5,40]],[[5,24],[5,40]],["m_multiply"],["port","input"]],["i_mulOperand2_32",[[6,4],[6,40]],[[6,24],[6,40]],["m_multiply"],["port","input"]],["i_mulDivSign_2",[[7,4],[7,38]],[[7,24],[7,38]],["m_multiply"],["port","input"]],["o_product_64",[[8,4],[8,36]],[[8,24],[8,36]],["m_multiply"],["port","output"]],["o_mulWorking_1",[[9,4],[9,38]],[[9,24],[9,38]],["m_multiply"],["port","output"]],["o_mulEnd_1",[[10,4],[10,34]],[[10,24],[10,34]],["m_multiply"],["port","output"]],["r_cnt_4",[[13,4],[13,21]],[[13,14],[13,21]],["m_multiply"],["variable","reg"]],["w_cntNext_4",[[14,4],[14,26]],[[14,15],[14,26]],["m_multiply"],["variable","wire"]],["r_product_64",[[16,4],[16,27]],[[16,15],[16,27]],["m_multiply"],["variable","reg"]],["w_product_64",[[17,4],[17,28]],[[17,16],[17,28]],["m_multiply"],["variable","wire"]],["w_partOperand_4",[[18,4],[18,30]],[[18,15],[18,30]],["m_multiply"],["variable","wire"]],["w_partProduct_36",[[19,4],[19,32]],[[19,16],[19,32]],["m_multiply"],["variable","wire"]],["w_operand1_32",[[21,4],[21,29]],[[21,16],[21,29]],["m_multiply"],["variable","wire"]],["w_operand2_32",[[22,4],[22,29]],[[22,16],[22,29]],["m_multiply"],["variable","wire"]],["w_productNeg_1",[[24,4],[24,23]],[[24,9],[24,23]],["m_multiply"],["variable","wire"]],["w_cntEqu8_1",[[26,4],[26,20]],[[26,9],[26,20]],["m_multiply"],["variable","wire"]],["m_adder",[[53,4],[59,3]],[[53,12],[53,19]],["m_multiply"],["instance","m_adder"]]]]]]],null,0]],["/home/enjou/work/assignment/selector_2bit.v",[[[[["selector_2bit",[[12,0],[17,11]],[[12,7],[12,20]],[],["module"]],[[["a",[[13,6],[13,13]],[[13,12],[13,13]],["selector_2bit"],["port","input"]],["b",[[14,6],[14,13]],[[14,12],[14,13]],["selector_2bit"],["port","input"]],["s",[[15,6],[15,13]],[[15,12],[15,13]],["selector_2bit"],["port","input"]],["out",[[16,6],[16,16]],[[16,13],[16,16]],["selector_2bit"],["port","output"]]]]]]],null,0]]]}