import Types::*;

module Normalize #() (
    i_int_vec: input IntVec  ,
    i_now    : input DeadLine,

    o_rel_dl: output RelDeadLines,
) {
    always_comb {
        for i: u32 in 0..8 {
            if i_int_vec[i].pend & i_int_vec[i].enable {
                o_rel_dl[i] = i_int_vec[i].abs_dl - i_now;
            } else {
                o_rel_dl[i] = {1'0 repeat 1, 1'1 repeat 7};
            }
        }
    }
}
