module alu (A, B, Cin, Op, invA, invB, sign, Out, Ofl, Z);
   input [15:0] A;
   input [15:0] B;
   input 	Cin;
   input [2:0]	Op;
   input 	invA;
   input 	invB;
   input 	sign;
   output [15:0] Out;
   output 	 Ofl;
   output 	 Z;
   wire [15:0] 	 Ai, Bi, O1;
	reg [15:0] tmp;
   
   assign Ai = invA ? ~A : A;
   assign Bi = invB ? ~B : B;
	  shifter s1(.In(A), .Cnt(B[3:0]), .Op(Op[1:0]), .Out(O1));
   always @* case (Op)
	       3'b000: tmp = O1;
	       
   endcase // case (Op)
   
	assign Out = tmp;
endmodule
