

================================================================
== Vivado HLS Report for 'memAccess'
================================================================
* Date:           Wed Oct 14 13:04:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        dramModel_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.40|     3.183|        0.80|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      87|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |      114|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     123|
|Register         |        -|      -|    1061|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      114|      0|    1061|     210|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        9|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |memArray_V_U  |memAccess_memArray_V  |      114|  0|   0|  4096|  512|     1|      2097152|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |      114|  0|   0|  4096|  512|     1|      2097152|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_133_p2                      |     +    |      0|  0|  15|           8|           2|
    |grp_fu_144_p2                      |     +    |      0|  0|  19|          12|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_401                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op11_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op22_load_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op33_read_state1      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op43_load_state2      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op45_store_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op53_write_state3     |    and   |      0|  0|   2|           1|           1|
    |rdDataOut_V_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |rdDataOut_V_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |grp_fu_128_p2                      |   icmp   |      0|  0|  11|           8|           1|
    |rdDataOut_V_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_subdone        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  87|          47|          23|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |aggregateMemCmd_V_blk_n    |   9|          2|    1|          2|
    |ap_NS_iter1_fsm            |  15|          3|    2|          6|
    |ap_NS_iter2_fsm            |  15|          3|    2|          6|
    |ap_done                    |   9|          2|    1|          2|
    |inputWord_address_V        |   9|          2|   12|         24|
    |inputWord_count_V          |   9|          2|    8|         16|
    |memArray_V_address0        |  15|          3|   12|         36|
    |rdDataOut_V_V_1_data_out   |   9|          2|  512|       1024|
    |rdDataOut_V_V_1_state      |  15|          3|    2|          6|
    |rdDataOut_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |wrDataIn_V_V_TDATA_blk_n   |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 123|         26|  554|       1126|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm                             |    1|   0|    1|          0|
    |ap_CS_iter1_fsm                             |    2|   0|    2|          0|
    |ap_CS_iter2_fsm                             |    2|   0|    2|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    0|   0|    1|          1|
    |ap_enable_reg_pp0_iter2                     |    0|   0|    1|          1|
    |inputWord_address_V                         |   12|   0|   12|          0|
    |inputWord_count_V                           |    8|   0|    8|          0|
    |inputWord_rdOrWr_V                          |    1|   0|    1|          0|
    |inputWord_rdOrWr_V_l_reg_240                |    1|   0|    1|          0|
    |inputWord_rdOrWr_V_l_reg_240_pp0_iter1_reg  |    1|   0|    1|          0|
    |memState                                    |    1|   0|    1|          0|
    |memState_load_reg_236                       |    1|   0|    1|          0|
    |memState_load_reg_236_pp0_iter1_reg         |    1|   0|    1|          0|
    |rdDataOut_V_V_1_payload_A                   |  512|   0|  512|          0|
    |rdDataOut_V_V_1_payload_B                   |  512|   0|  512|          0|
    |rdDataOut_V_V_1_sel_rd                      |    1|   0|    1|          0|
    |rdDataOut_V_V_1_sel_wr                      |    1|   0|    1|          0|
    |rdDataOut_V_V_1_state                       |    2|   0|    2|          0|
    |tmp_1_reg_257                               |    1|   0|    1|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1061|   0| 1063|          2|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     memAccess     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     memAccess     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     memAccess     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     memAccess     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     memAccess     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     memAccess     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     memAccess     | return value |
|aggregateMemCmd_V_dout     |  in |   21|   ap_fifo  | aggregateMemCmd_V |    pointer   |
|aggregateMemCmd_V_empty_n  |  in |    1|   ap_fifo  | aggregateMemCmd_V |    pointer   |
|aggregateMemCmd_V_read     | out |    1|   ap_fifo  | aggregateMemCmd_V |    pointer   |
|wrDataIn_V_V_TVALID        |  in |    1|    axis    |    wrDataIn_V_V   |    pointer   |
|wrDataIn_V_V_TDATA         |  in |  512|    axis    |    wrDataIn_V_V   |    pointer   |
|wrDataIn_V_V_TREADY        | out |    1|    axis    |    wrDataIn_V_V   |    pointer   |
|rdDataOut_V_V_TREADY       |  in |    1|    axis    |   rdDataOut_V_V   |    pointer   |
|rdDataOut_V_V_TDATA        | out |  512|    axis    |   rdDataOut_V_V   |    pointer   |
|rdDataOut_V_V_TVALID       | out |    1|    axis    |   rdDataOut_V_V   |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%memState_load = load i1* @memState, align 1" [src/otherModules/dramModel/dramModel.cpp:43]   --->   Operation 4 'load' 'memState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_V_1 = load i12* @inputWord_address_V, align 2" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 5 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = load i8* @inputWord_count_V, align 1" [src/otherModules/dramModel/dramModel.cpp:55]   --->   Operation 6 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%inputWord_rdOrWr_V_l = load i1* @inputWord_rdOrWr_V, align 1" [src/otherModules/dramModel/dramModel.cpp:53]   --->   Operation 7 'load' 'inputWord_rdOrWr_V_l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %memState_load, label %2, label %0" [src/otherModules/dramModel/dramModel.cpp:43]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i21P(i21* @aggregateMemCmd_V, i32 1)"   --->   Operation 9 'nbreadreq' 'tmp' <Predicate = (!memState_load)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 0> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge3.i" [src/otherModules/dramModel/dramModel.cpp:46]   --->   Operation 10 'br' <Predicate = (!memState_load)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.26ns)   --->   "%tmp_2 = call i21 @_ssdm_op_Read.ap_fifo.volatile.i21P(i21* @aggregateMemCmd_V)"   --->   Operation 11 'read' 'tmp_2' <Predicate = (!memState_load & tmp)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 21> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i21 %tmp_2 to i12" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 12 'trunc' 'tmp_3' <Predicate = (!memState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.91ns)   --->   "store i12 %tmp_3, i12* @inputWord_address_V, align 2" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 13 'store' <Predicate = (!memState_load & tmp)> <Delay = 0.91>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_count_V_load_new = call i8 @_ssdm_op_PartSelect.i8.i21.i32.i32(i21 %tmp_2, i32 12, i32 19)" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 14 'partselect' 'tmp_count_V_load_new' <Predicate = (!memState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.91ns)   --->   "store i8 %tmp_count_V_load_new, i8* @inputWord_count_V, align 2" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 15 'store' <Predicate = (!memState_load & tmp)> <Delay = 0.91>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %tmp_2, i32 20)" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 16 'bitselect' 'tmp_4' <Predicate = (!memState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i1 %tmp_4, i1* @inputWord_rdOrWr_V, align 1" [src/otherModules/dramModel/dramModel.h:54->src/otherModules/dramModel/dramModel.cpp:48]   --->   Operation 17 'store' <Predicate = (!memState_load & tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.83ns)   --->   "store i1 true, i1* @memState, align 1" [src/otherModules/dramModel/dramModel.cpp:49]   --->   Operation 18 'store' <Predicate = (!memState_load & tmp)> <Delay = 0.83>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %inputWord_rdOrWr_V_l, label %7, label %3" [src/otherModules/dramModel/dramModel.cpp:53]   --->   Operation 19 'br' <Predicate = (memState_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i12 %t_V_1 to i64" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 20 'zext' 'tmp_6_i' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%memArray_V_addr = getelementptr [4096 x i512]* @memArray_V, i64 0, i64 %tmp_6_i" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 21 'getelementptr' 'memArray_V_addr' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.77ns)   --->   "%tmp_V = load i512* %memArray_V_addr, align 64" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 22 'load' 'tmp_V' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%tmp_8_i = icmp eq i8 %t_V, 1" [src/otherModules/dramModel/dramModel.cpp:55]   --->   Operation 23 'icmp' 'tmp_8_i' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_8_i, label %4, label %5" [src/otherModules/dramModel/dramModel.cpp:55]   --->   Operation 24 'br' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.28ns)   --->   "%tmp_5_i = add i8 %t_V, -1" [src/otherModules/dramModel/dramModel.cpp:59]   --->   Operation 25 'add' 'tmp_5_i' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & !tmp_8_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.91ns)   --->   "store i8 %tmp_5_i, i8* @inputWord_count_V, align 2" [src/otherModules/dramModel/dramModel.cpp:59]   --->   Operation 26 'store' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & !tmp_8_i)> <Delay = 0.91>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%tmp_7_i = add i12 %t_V_1, 1" [src/otherModules/dramModel/dramModel.cpp:60]   --->   Operation 27 'add' 'tmp_7_i' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & !tmp_8_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.91ns)   --->   "store i12 %tmp_7_i, i12* @inputWord_address_V, align 2" [src/otherModules/dramModel/dramModel.cpp:60]   --->   Operation 28 'store' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & !tmp_8_i)> <Delay = 0.91>
ST_1 : Operation 29 [1/1] (0.83ns)   --->   "store i1 false, i1* @memState, align 1" [src/otherModules/dramModel/dramModel.cpp:56]   --->   Operation 29 'store' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & tmp_8_i)> <Delay = 0.83>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i512P(i512* %wrDataIn_V_V, i32 1)" [src/otherModules/dramModel/dramModel.cpp:63]   --->   Operation 30 'nbreadreq' 'tmp_1' <Predicate = (memState_load & inputWord_rdOrWr_V_l)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %8, label %._crit_edge5.i" [src/otherModules/dramModel/dramModel.cpp:63]   --->   Operation 31 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_9_i = zext i12 %t_V_1 to i64" [src/otherModules/dramModel/dramModel.cpp:64]   --->   Operation 32 'zext' 'tmp_9_i' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %wrDataIn_V_V)" [src/otherModules/dramModel/dramModel.cpp:64]   --->   Operation 33 'read' 'tmp_V_1' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%memArray_V_addr_1 = getelementptr [4096 x i512]* @memArray_V, i64 0, i64 %tmp_9_i" [src/otherModules/dramModel/dramModel.cpp:64]   --->   Operation 34 'getelementptr' 'memArray_V_addr_1' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.77ns)   --->   "store i512 %tmp_V_1, i512* %memArray_V_addr_1, align 64" [src/otherModules/dramModel/dramModel.cpp:64]   --->   Operation 35 'store' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_1 : Operation 36 [1/1] (0.78ns)   --->   "%tmp_i = icmp eq i8 %t_V, 1" [src/otherModules/dramModel/dramModel.cpp:65]   --->   Operation 36 'icmp' 'tmp_i' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %9, label %10" [src/otherModules/dramModel/dramModel.cpp:65]   --->   Operation 37 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.28ns)   --->   "%tmp_3_i = add i8 %t_V, -1" [src/otherModules/dramModel/dramModel.cpp:68]   --->   Operation 38 'add' 'tmp_3_i' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & !tmp_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.91ns)   --->   "store i8 %tmp_3_i, i8* @inputWord_count_V, align 2" [src/otherModules/dramModel/dramModel.cpp:68]   --->   Operation 39 'store' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & !tmp_i)> <Delay = 0.91>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%tmp_4_i = add i12 %t_V_1, 1" [src/otherModules/dramModel/dramModel.cpp:69]   --->   Operation 40 'add' 'tmp_4_i' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & !tmp_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.91ns)   --->   "store i12 %tmp_4_i, i12* @inputWord_address_V, align 2" [src/otherModules/dramModel/dramModel.cpp:69]   --->   Operation 41 'store' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & !tmp_i)> <Delay = 0.91>
ST_1 : Operation 42 [1/1] (0.83ns)   --->   "store i1 false, i1* @memState, align 1" [src/otherModules/dramModel/dramModel.cpp:66]   --->   Operation 42 'store' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & tmp_i)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 43 [1/2] (1.77ns)   --->   "%tmp_V = load i512* %memArray_V_addr, align 64" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 43 'load' 'tmp_V' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %rdDataOut_V_V, i512 %tmp_V)" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 44 'write' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 45 [1/2] (1.77ns)   --->   "store i512 %tmp_V_1, i512* %memArray_V_addr_1, align 64" [src/otherModules/dramModel/dramModel.cpp:64]   --->   Operation 45 'store' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i21* @aggregateMemCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %wrDataIn_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %rdDataOut_V_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/otherModules/dramModel/dramModel.cpp:33]   --->   Operation 49 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 2, [1 x i8]* @p_str) nounwind" [src/otherModules/dramModel/dramModel.cpp:36]   --->   Operation 50 'speclatency' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [src/otherModules/dramModel/dramModel.cpp:50]   --->   Operation 51 'br' <Predicate = (!memState_load & tmp)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %memAccess.exit" [src/otherModules/dramModel/dramModel.cpp:51]   --->   Operation 52 'br' <Predicate = (!memState_load)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P(i512* %rdDataOut_V_V, i512 %tmp_V)" [src/otherModules/dramModel/dramModel.cpp:54]   --->   Operation 53 'write' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 54 'br' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & !tmp_8_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %6" [src/otherModules/dramModel/dramModel.cpp:56]   --->   Operation 55 'br' <Predicate = (memState_load & !inputWord_rdOrWr_V_l & tmp_8_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %12" [src/otherModules/dramModel/dramModel.cpp:62]   --->   Operation 56 'br' <Predicate = (memState_load & !inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 57 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %11" [src/otherModules/dramModel/dramModel.cpp:66]   --->   Operation 58 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1 & tmp_i)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [src/otherModules/dramModel/dramModel.cpp:71]   --->   Operation 59 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l & tmp_1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 60 'br' <Predicate = (memState_load & inputWord_rdOrWr_V_l)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %memAccess.exit" [src/otherModules/dramModel/dramModel.cpp:72]   --->   Operation 61 'br' <Predicate = (memState_load)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rdDataOut_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ wrDataIn_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ memState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inputWord_address_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inputWord_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inputWord_rdOrWr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ aggregateMemCmd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ memArray_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
memState_load        (load         ) [ 0111]
t_V_1                (load         ) [ 0000]
t_V                  (load         ) [ 0000]
inputWord_rdOrWr_V_l (load         ) [ 0111]
StgValue_8           (br           ) [ 0000]
tmp                  (nbreadreq    ) [ 0111]
StgValue_10          (br           ) [ 0000]
tmp_2                (read         ) [ 0000]
tmp_3                (trunc        ) [ 0000]
StgValue_13          (store        ) [ 0000]
tmp_count_V_load_new (partselect   ) [ 0000]
StgValue_15          (store        ) [ 0000]
tmp_4                (bitselect    ) [ 0000]
StgValue_17          (store        ) [ 0000]
StgValue_18          (store        ) [ 0000]
StgValue_19          (br           ) [ 0000]
tmp_6_i              (zext         ) [ 0000]
memArray_V_addr      (getelementptr) [ 0110]
tmp_8_i              (icmp         ) [ 0111]
StgValue_24          (br           ) [ 0000]
tmp_5_i              (add          ) [ 0000]
StgValue_26          (store        ) [ 0000]
tmp_7_i              (add          ) [ 0000]
StgValue_28          (store        ) [ 0000]
StgValue_29          (store        ) [ 0000]
tmp_1                (nbreadreq    ) [ 0111]
StgValue_31          (br           ) [ 0000]
tmp_9_i              (zext         ) [ 0000]
tmp_V_1              (read         ) [ 0110]
memArray_V_addr_1    (getelementptr) [ 0110]
tmp_i                (icmp         ) [ 0111]
StgValue_37          (br           ) [ 0000]
tmp_3_i              (add          ) [ 0000]
StgValue_39          (store        ) [ 0000]
tmp_4_i              (add          ) [ 0000]
StgValue_41          (store        ) [ 0000]
StgValue_42          (store        ) [ 0000]
tmp_V                (load         ) [ 0101]
StgValue_45          (store        ) [ 0000]
StgValue_46          (specinterface) [ 0000]
StgValue_47          (specinterface) [ 0000]
StgValue_48          (specinterface) [ 0000]
StgValue_49          (specpipeline ) [ 0000]
StgValue_50          (speclatency  ) [ 0000]
StgValue_51          (br           ) [ 0000]
StgValue_52          (br           ) [ 0000]
StgValue_53          (write        ) [ 0000]
StgValue_54          (br           ) [ 0000]
StgValue_55          (br           ) [ 0000]
StgValue_56          (br           ) [ 0000]
StgValue_57          (br           ) [ 0000]
StgValue_58          (br           ) [ 0000]
StgValue_59          (br           ) [ 0000]
StgValue_60          (br           ) [ 0000]
StgValue_61          (br           ) [ 0000]
StgValue_62          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rdDataOut_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdDataOut_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wrDataIn_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wrDataIn_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="memState">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memState"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputWord_address_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWord_address_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputWord_count_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWord_count_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inputWord_rdOrWr_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWord_rdOrWr_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="aggregateMemCmd_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aggregateMemCmd_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="memArray_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memArray_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i21P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i21P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="21" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="21" slack="0"/>
<pin id="80" dir="0" index="1" bw="21" slack="0"/>
<pin id="81" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_1_nbreadreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="512" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_V_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="512" slack="0"/>
<pin id="94" dir="0" index="1" bw="512" slack="0"/>
<pin id="95" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="512" slack="0"/>
<pin id="101" dir="0" index="2" bw="512" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="memArray_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="512" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="12" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memArray_V_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="512" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_V/1 StgValue_35/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="memArray_V_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="512" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="memArray_V_addr_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i/1 tmp_i/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/1 tmp_3_i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/1 StgValue_39/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7_i/1 tmp_4_i/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="12" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 StgValue_41/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/1 StgValue_42/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="memState_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="memState_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="t_V_1_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="0"/>
<pin id="167" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="t_V_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="inputWord_rdOrWr_V_l_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputWord_rdOrWr_V_l/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="21" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="StgValue_13_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_count_V_load_new_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="21" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="0" index="3" bw="6" slack="0"/>
<pin id="195" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_count_V_load_new/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_15_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="21" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="StgValue_17_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_18_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_6_i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_9_i_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i/1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="memState_load_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="memState_load "/>
</bind>
</comp>

<comp id="240" class="1005" name="inputWord_rdOrWr_V_l_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="inputWord_rdOrWr_V_l "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="2"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="248" class="1005" name="memArray_V_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="1"/>
<pin id="250" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="memArray_V_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_8_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="2"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_V_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="512" slack="1"/>
<pin id="263" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="memArray_V_addr_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="1"/>
<pin id="268" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="memArray_V_addr_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="2"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_V_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="512" slack="1"/>
<pin id="277" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="112" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="118"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="92" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="78" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="78" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="204"><net_src comp="190" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="78" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="165" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="234"><net_src comp="165" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="239"><net_src comp="161" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="176" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="70" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="105" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="256"><net_src comp="128" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="84" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="92" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="269"><net_src comp="119" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="274"><net_src comp="128" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="112" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rdDataOut_V_V | {3 }
	Port: wrDataIn_V_V | {}
	Port: memState | {1 }
	Port: inputWord_address_V | {1 }
	Port: inputWord_count_V | {1 }
	Port: inputWord_rdOrWr_V | {1 }
	Port: aggregateMemCmd_V | {}
	Port: memArray_V | {1 2 }
 - Input state : 
	Port: memAccess : rdDataOut_V_V | {}
	Port: memAccess : wrDataIn_V_V | {1 }
	Port: memAccess : memState | {1 }
	Port: memAccess : inputWord_address_V | {1 }
	Port: memAccess : inputWord_count_V | {1 }
	Port: memAccess : inputWord_rdOrWr_V | {1 }
	Port: memAccess : aggregateMemCmd_V | {1 }
	Port: memAccess : memArray_V | {1 2 }
  - Chain level:
	State 1
		StgValue_8 : 1
		StgValue_13 : 1
		StgValue_15 : 1
		StgValue_17 : 1
		StgValue_19 : 1
		tmp_6_i : 1
		memArray_V_addr : 2
		tmp_V : 3
		tmp_8_i : 1
		StgValue_24 : 2
		tmp_5_i : 1
		StgValue_26 : 2
		tmp_7_i : 1
		StgValue_28 : 2
		tmp_9_i : 1
		memArray_V_addr_1 : 2
		StgValue_35 : 3
		tmp_i : 1
		StgValue_37 : 2
		tmp_3_i : 1
		StgValue_39 : 2
		tmp_4_i : 1
		StgValue_41 : 2
	State 2
		StgValue_44 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |          grp_fu_133         |    0    |    15   |
|          |          grp_fu_144         |    0    |    19   |
|----------|-----------------------------|---------|---------|
|   icmp   |          grp_fu_128         |    0    |    11   |
|----------|-----------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_70     |    0    |    0    |
|          |    tmp_1_nbreadreq_fu_84    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |       tmp_2_read_fu_78      |    0    |    0    |
|          |      tmp_V_1_read_fu_92     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_98       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         tmp_3_fu_180        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect| tmp_count_V_load_new_fu_190 |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|         tmp_4_fu_206        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |        tmp_6_i_fu_226       |    0    |    0    |
|          |        tmp_9_i_fu_231       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    45   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|inputWord_rdOrWr_V_l_reg_240|    1   |
|  memArray_V_addr_1_reg_266 |   12   |
|   memArray_V_addr_reg_248  |   12   |
|    memState_load_reg_236   |    1   |
|        tmp_1_reg_257       |    1   |
|       tmp_8_i_reg_253      |    1   |
|       tmp_V_1_reg_261      |   512  |
|        tmp_V_reg_275       |   512  |
|        tmp_i_reg_271       |    1   |
|         tmp_reg_244        |    1   |
+----------------------------+--------+
|            Total           |  1054  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_98  |  p2  |   2  |  512 |  1024  ||    9    |
| grp_access_fu_112 |  p0  |   4  |  12  |   48   ||    21   |
| grp_access_fu_112 |  p1  |   2  |  512 |  1024  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2096  ||  2.672  ||    39   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   45   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   39   |
|  Register |    -   |  1054  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  1054  |   84   |
+-----------+--------+--------+--------+
