{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491535636942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491535636969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 22:27:13 2017 " "Processing started: Thu Apr 06 22:27:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491535636969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491535636969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uPHardware -c uPHardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off uPHardware -c uPHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491535636971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491535639291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491535639291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uphardware.v 3 3 " "Found 3 design units, including 3 entities, in source file uphardware.v" { { "Info" "ISGN_ENTITY_NAME" "1 uPHardware " "Found entity 1: uPHardware" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491535678533 ""} { "Info" "ISGN_ENTITY_NAME" "2 GPRegister " "Found entity 2: GPRegister" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491535678533 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU " "Found entity 3: ALU" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491535678533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491535678533 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z uPHardware.v(22) " "Verilog HDL Implicit Net warning at uPHardware.v(22): created implicit net for \"z\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491535678566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OutBut uPHardware.v(24) " "Verilog HDL Implicit Net warning at uPHardware.v(24): created implicit net for \"OutBut\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491535678566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uPHardware " "Elaborating entity \"uPHardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1491535679332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OutBut uPHardware.v(24) " "Verilog HDL or VHDL warning at uPHardware.v(24): object \"OutBut\" assigned a value but never read" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1491535679553 "|uPHardware"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 uPHardware.v(24) " "Verilog HDL assignment warning at uPHardware.v(24): truncated value with size 4 to match size of target (1)" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1491535679568 "|uPHardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OutBus uPHardware.v(6) " "Output port \"OutBus\" at uPHardware.v(6) has no driver" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1491535679569 "|uPHardware"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z uPHardware.v(7) " "Output port \"Z\" at uPHardware.v(7) has no driver" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1491535679570 "|uPHardware"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPRegister GPRegister:R " "Elaborating entity \"GPRegister\" for hierarchy \"GPRegister:R\"" {  } { { "uPHardware.v" "R" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491535680305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:AOL " "Elaborating entity \"ALU\" for hierarchy \"ALU:AOL\"" {  } { { "uPHardware.v" "AOL" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491535680638 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OutBus\[0\] GND " "Pin \"OutBus\[0\]\" is stuck at GND" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491535686142 "|uPHardware|OutBus[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutBus\[1\] GND " "Pin \"OutBus\[1\]\" is stuck at GND" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491535686142 "|uPHardware|OutBus[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutBus\[2\] GND " "Pin \"OutBus\[2\]\" is stuck at GND" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491535686142 "|uPHardware|OutBus[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OutBus\[3\] GND " "Pin \"OutBus\[3\]\" is stuck at GND" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491535686142 "|uPHardware|OutBus[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z GND " "Pin \"Z\" is stuck at GND" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1491535686142 "|uPHardware|Z"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1491535686142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1491535689454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491535689454 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InBus\[0\] " "No output dependent on input pin \"InBus\[0\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|InBus[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InBus\[1\] " "No output dependent on input pin \"InBus\[1\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|InBus[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InBus\[2\] " "No output dependent on input pin \"InBus\[2\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|InBus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InBus\[3\] " "No output dependent on input pin \"InBus\[3\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|InBus[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control\[0\] " "No output dependent on input pin \"Control\[0\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|Control[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control\[1\] " "No output dependent on input pin \"Control\[1\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|Control[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control\[2\] " "No output dependent on input pin \"Control\[2\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|Control[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control\[3\] " "No output dependent on input pin \"Control\[3\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|Control[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control\[4\] " "No output dependent on input pin \"Control\[4\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|Control[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control\[5\] " "No output dependent on input pin \"Control\[5\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|Control[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Control\[6\] " "No output dependent on input pin \"Control\[6\]\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|Control[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "uPHardware.v" "" { Text "C:/Users/Kunal/Documents/Kunal/Logic/uPHardware/uPHardware.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1491535691518 "|uPHardware|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1491535691518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1491535691521 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1491535691521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1491535691521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491535691581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 06 22:28:11 2017 " "Processing ended: Thu Apr 06 22:28:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491535691581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491535691581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491535691581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491535691581 ""}
