library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity sumador_2 is
    Port (in1 : in  STD_LOGIC_VECTOR (22 downto 0);
           in2: in  STD_LOGIC_VECTOR (22 downto 0);
           suma : out  STD_LOGIC_VECTOR (23 downto 0));
end sumador_2;

architecture Behavioral of sumador_2 is
begin
suma<=('0' & in1)+('0' & in2);

end Behavioral;
