
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020138    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002353    0.001177    0.001177 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023914    0.016111    0.040037    0.041213 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016198    0.001522    0.042735 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021952    0.016268    0.044918    0.087653 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016280    0.000808    0.088461 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004942    0.017162    0.111575    0.200036 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017165    0.000135    0.200172 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010201    0.040276    0.264717    0.464889 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040276    0.000794    0.465683 v fanout74/A (sg13g2_buf_8)
     8    0.049079    0.023073    0.062810    0.528493 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.023185    0.001050    0.529543 v _146_/A2 (sg13g2_o21ai_1)
     4    0.018259    0.136721    0.120555    0.650098 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.136725    0.000592    0.650690 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007968    0.058522    0.084660    0.735350 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.058522    0.000240    0.735590 v _235_/A2 (sg13g2_o21ai_1)
     1    0.007225    0.074653    0.082465    0.818055 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.074654    0.000437    0.818492 ^ _239_/B (sg13g2_and3_1)
     1    0.007479    0.033128    0.100332    0.918825 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033140    0.000555    0.919380 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005720    0.055334    0.053542    0.972922 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.055336    0.000720    0.973641 v output4/A (sg13g2_buf_2)
     1    0.083815    0.093964    0.121066    1.094707 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.094702    0.006776    1.101483 v sine_out[0] (out)
                                              1.101483   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.101483   data arrival time
---------------------------------------------------------------------------------------------
                                              2.748517   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
