INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/ascii2vector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ascii2vector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity divtest
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/mux_generic_AB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_generic_AB
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/readinput.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity readinput
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/sendMessage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sendMessage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity factorise
ERROR: [VRFC 10-1412] syntax error near the [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:374]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:50]
INFO: [VRFC 10-240] VHDL file C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd ignored due to errors
