#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f9dab0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f9dc40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f902d0 .functor NOT 1, L_0x1fecbb0, C4<0>, C4<0>, C4<0>;
L_0x1fec990 .functor XOR 2, L_0x1fec830, L_0x1fec8f0, C4<00>, C4<00>;
L_0x1fecaa0 .functor XOR 2, L_0x1fec990, L_0x1feca00, C4<00>, C4<00>;
v0x1fe8020_0 .net *"_ivl_10", 1 0, L_0x1feca00;  1 drivers
v0x1fe8120_0 .net *"_ivl_12", 1 0, L_0x1fecaa0;  1 drivers
v0x1fe8200_0 .net *"_ivl_2", 1 0, L_0x1feb3e0;  1 drivers
v0x1fe82c0_0 .net *"_ivl_4", 1 0, L_0x1fec830;  1 drivers
v0x1fe83a0_0 .net *"_ivl_6", 1 0, L_0x1fec8f0;  1 drivers
v0x1fe84d0_0 .net *"_ivl_8", 1 0, L_0x1fec990;  1 drivers
v0x1fe85b0_0 .net "a", 0 0, v0x1fe4eb0_0;  1 drivers
v0x1fe8650_0 .net "b", 0 0, v0x1fe4f50_0;  1 drivers
v0x1fe86f0_0 .net "c", 0 0, v0x1fe4ff0_0;  1 drivers
v0x1fe8790_0 .var "clk", 0 0;
v0x1fe8830_0 .net "d", 0 0, v0x1fe5130_0;  1 drivers
v0x1fe88d0_0 .net "out_pos_dut", 0 0, L_0x1fec590;  1 drivers
v0x1fe8970_0 .net "out_pos_ref", 0 0, L_0x1fe9ea0;  1 drivers
v0x1fe8a10_0 .net "out_sop_dut", 0 0, L_0x1feae00;  1 drivers
v0x1fe8ab0_0 .net "out_sop_ref", 0 0, L_0x1fbf660;  1 drivers
v0x1fe8b50_0 .var/2u "stats1", 223 0;
v0x1fe8bf0_0 .var/2u "strobe", 0 0;
v0x1fe8c90_0 .net "tb_match", 0 0, L_0x1fecbb0;  1 drivers
v0x1fe8d60_0 .net "tb_mismatch", 0 0, L_0x1f902d0;  1 drivers
v0x1fe8e00_0 .net "wavedrom_enable", 0 0, v0x1fe5400_0;  1 drivers
v0x1fe8ed0_0 .net "wavedrom_title", 511 0, v0x1fe54a0_0;  1 drivers
L_0x1feb3e0 .concat [ 1 1 0 0], L_0x1fe9ea0, L_0x1fbf660;
L_0x1fec830 .concat [ 1 1 0 0], L_0x1fe9ea0, L_0x1fbf660;
L_0x1fec8f0 .concat [ 1 1 0 0], L_0x1fec590, L_0x1feae00;
L_0x1feca00 .concat [ 1 1 0 0], L_0x1fe9ea0, L_0x1fbf660;
L_0x1fecbb0 .cmp/eeq 2, L_0x1feb3e0, L_0x1fecaa0;
S_0x1f9ddd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f9dc40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f906b0 .functor AND 1, v0x1fe4ff0_0, v0x1fe5130_0, C4<1>, C4<1>;
L_0x1f90a90 .functor NOT 1, v0x1fe4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f90e70 .functor NOT 1, v0x1fe4f50_0, C4<0>, C4<0>, C4<0>;
L_0x1f910f0 .functor AND 1, L_0x1f90a90, L_0x1f90e70, C4<1>, C4<1>;
L_0x1fa86d0 .functor AND 1, L_0x1f910f0, v0x1fe4ff0_0, C4<1>, C4<1>;
L_0x1fbf660 .functor OR 1, L_0x1f906b0, L_0x1fa86d0, C4<0>, C4<0>;
L_0x1fe9320 .functor NOT 1, v0x1fe4f50_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9390 .functor OR 1, L_0x1fe9320, v0x1fe5130_0, C4<0>, C4<0>;
L_0x1fe94a0 .functor AND 1, v0x1fe4ff0_0, L_0x1fe9390, C4<1>, C4<1>;
L_0x1fe9560 .functor NOT 1, v0x1fe4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9630 .functor OR 1, L_0x1fe9560, v0x1fe4f50_0, C4<0>, C4<0>;
L_0x1fe96a0 .functor AND 1, L_0x1fe94a0, L_0x1fe9630, C4<1>, C4<1>;
L_0x1fe9820 .functor NOT 1, v0x1fe4f50_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9890 .functor OR 1, L_0x1fe9820, v0x1fe5130_0, C4<0>, C4<0>;
L_0x1fe97b0 .functor AND 1, v0x1fe4ff0_0, L_0x1fe9890, C4<1>, C4<1>;
L_0x1fe9a20 .functor NOT 1, v0x1fe4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe9b20 .functor OR 1, L_0x1fe9a20, v0x1fe5130_0, C4<0>, C4<0>;
L_0x1fe9be0 .functor AND 1, L_0x1fe97b0, L_0x1fe9b20, C4<1>, C4<1>;
L_0x1fe9d90 .functor XNOR 1, L_0x1fe96a0, L_0x1fe9be0, C4<0>, C4<0>;
v0x1f8fc00_0 .net *"_ivl_0", 0 0, L_0x1f906b0;  1 drivers
v0x1f90000_0 .net *"_ivl_12", 0 0, L_0x1fe9320;  1 drivers
v0x1f903e0_0 .net *"_ivl_14", 0 0, L_0x1fe9390;  1 drivers
v0x1f907c0_0 .net *"_ivl_16", 0 0, L_0x1fe94a0;  1 drivers
v0x1f90ba0_0 .net *"_ivl_18", 0 0, L_0x1fe9560;  1 drivers
v0x1f90f80_0 .net *"_ivl_2", 0 0, L_0x1f90a90;  1 drivers
v0x1f91200_0 .net *"_ivl_20", 0 0, L_0x1fe9630;  1 drivers
v0x1fe3420_0 .net *"_ivl_24", 0 0, L_0x1fe9820;  1 drivers
v0x1fe3500_0 .net *"_ivl_26", 0 0, L_0x1fe9890;  1 drivers
v0x1fe35e0_0 .net *"_ivl_28", 0 0, L_0x1fe97b0;  1 drivers
v0x1fe36c0_0 .net *"_ivl_30", 0 0, L_0x1fe9a20;  1 drivers
v0x1fe37a0_0 .net *"_ivl_32", 0 0, L_0x1fe9b20;  1 drivers
v0x1fe3880_0 .net *"_ivl_36", 0 0, L_0x1fe9d90;  1 drivers
L_0x7fa8e2e5e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fe3940_0 .net *"_ivl_38", 0 0, L_0x7fa8e2e5e018;  1 drivers
v0x1fe3a20_0 .net *"_ivl_4", 0 0, L_0x1f90e70;  1 drivers
v0x1fe3b00_0 .net *"_ivl_6", 0 0, L_0x1f910f0;  1 drivers
v0x1fe3be0_0 .net *"_ivl_8", 0 0, L_0x1fa86d0;  1 drivers
v0x1fe3cc0_0 .net "a", 0 0, v0x1fe4eb0_0;  alias, 1 drivers
v0x1fe3d80_0 .net "b", 0 0, v0x1fe4f50_0;  alias, 1 drivers
v0x1fe3e40_0 .net "c", 0 0, v0x1fe4ff0_0;  alias, 1 drivers
v0x1fe3f00_0 .net "d", 0 0, v0x1fe5130_0;  alias, 1 drivers
v0x1fe3fc0_0 .net "out_pos", 0 0, L_0x1fe9ea0;  alias, 1 drivers
v0x1fe4080_0 .net "out_sop", 0 0, L_0x1fbf660;  alias, 1 drivers
v0x1fe4140_0 .net "pos0", 0 0, L_0x1fe96a0;  1 drivers
v0x1fe4200_0 .net "pos1", 0 0, L_0x1fe9be0;  1 drivers
L_0x1fe9ea0 .functor MUXZ 1, L_0x7fa8e2e5e018, L_0x1fe96a0, L_0x1fe9d90, C4<>;
S_0x1fe4380 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f9dc40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1fe4eb0_0 .var "a", 0 0;
v0x1fe4f50_0 .var "b", 0 0;
v0x1fe4ff0_0 .var "c", 0 0;
v0x1fe5090_0 .net "clk", 0 0, v0x1fe8790_0;  1 drivers
v0x1fe5130_0 .var "d", 0 0;
v0x1fe5220_0 .var/2u "fail", 0 0;
v0x1fe52c0_0 .var/2u "fail1", 0 0;
v0x1fe5360_0 .net "tb_match", 0 0, L_0x1fecbb0;  alias, 1 drivers
v0x1fe5400_0 .var "wavedrom_enable", 0 0;
v0x1fe54a0_0 .var "wavedrom_title", 511 0;
E_0x1f9c420/0 .event negedge, v0x1fe5090_0;
E_0x1f9c420/1 .event posedge, v0x1fe5090_0;
E_0x1f9c420 .event/or E_0x1f9c420/0, E_0x1f9c420/1;
S_0x1fe46b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1fe4380;
 .timescale -12 -12;
v0x1fe48f0_0 .var/2s "i", 31 0;
E_0x1f9c2c0 .event posedge, v0x1fe5090_0;
S_0x1fe49f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1fe4380;
 .timescale -12 -12;
v0x1fe4bf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fe4cd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1fe4380;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fe5680 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f9dc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fea050 .functor NOT 1, v0x1fe4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fea0e0 .functor NOT 1, v0x1fe4f50_0, C4<0>, C4<0>, C4<0>;
L_0x1fea280 .functor AND 1, L_0x1fea050, L_0x1fea0e0, C4<1>, C4<1>;
L_0x1fea390 .functor AND 1, L_0x1fea280, v0x1fe4ff0_0, C4<1>, C4<1>;
L_0x1fea590 .functor NOT 1, v0x1fe5130_0, C4<0>, C4<0>, C4<0>;
L_0x1fea710 .functor AND 1, L_0x1fea390, L_0x1fea590, C4<1>, C4<1>;
L_0x1fea860 .functor AND 1, v0x1fe4eb0_0, v0x1fe4f50_0, C4<1>, C4<1>;
L_0x1fea9e0 .functor AND 1, L_0x1fea860, v0x1fe4ff0_0, C4<1>, C4<1>;
L_0x1feaaf0 .functor NOT 1, v0x1fe5130_0, C4<0>, C4<0>, C4<0>;
L_0x1feab60 .functor AND 1, L_0x1fea9e0, L_0x1feaaf0, C4<1>, C4<1>;
L_0x1feacd0 .functor OR 1, L_0x1fea710, L_0x1feab60, C4<0>, C4<0>;
L_0x1fead90 .functor AND 1, v0x1fe4eb0_0, v0x1fe4f50_0, C4<1>, C4<1>;
L_0x1feae70 .functor AND 1, L_0x1fead90, v0x1fe4ff0_0, C4<1>, C4<1>;
L_0x1feaf30 .functor AND 1, L_0x1feae70, v0x1fe5130_0, C4<1>, C4<1>;
L_0x1feae00 .functor OR 1, L_0x1feacd0, L_0x1feaf30, C4<0>, C4<0>;
L_0x1feb160 .functor NOT 1, v0x1fe4f50_0, C4<0>, C4<0>, C4<0>;
L_0x1feb260 .functor OR 1, v0x1fe4eb0_0, L_0x1feb160, C4<0>, C4<0>;
L_0x1feb320 .functor OR 1, L_0x1feb260, v0x1fe4ff0_0, C4<0>, C4<0>;
L_0x1feb480 .functor OR 1, L_0x1feb320, v0x1fe5130_0, C4<0>, C4<0>;
L_0x1feb540 .functor OR 1, v0x1fe4eb0_0, v0x1fe4f50_0, C4<0>, C4<0>;
L_0x1feb660 .functor NOT 1, v0x1fe4ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1feb6d0 .functor OR 1, L_0x1feb540, L_0x1feb660, C4<0>, C4<0>;
L_0x1feb8a0 .functor OR 1, L_0x1feb6d0, v0x1fe5130_0, C4<0>, C4<0>;
L_0x1feb960 .functor AND 1, L_0x1feb480, L_0x1feb8a0, C4<1>, C4<1>;
L_0x1febb40 .functor NOT 1, v0x1fe4eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1febbb0 .functor OR 1, L_0x1febb40, v0x1fe4f50_0, C4<0>, C4<0>;
L_0x1febd50 .functor OR 1, L_0x1febbb0, v0x1fe4ff0_0, C4<0>, C4<0>;
L_0x1febe10 .functor OR 1, L_0x1febd50, v0x1fe5130_0, C4<0>, C4<0>;
L_0x1febfc0 .functor AND 1, L_0x1feb960, L_0x1febe10, C4<1>, C4<1>;
L_0x1fec0d0 .functor OR 1, v0x1fe4eb0_0, v0x1fe4f50_0, C4<0>, C4<0>;
L_0x1fec240 .functor OR 1, L_0x1fec0d0, v0x1fe4ff0_0, C4<0>, C4<0>;
L_0x1fec300 .functor NOT 1, v0x1fe5130_0, C4<0>, C4<0>, C4<0>;
L_0x1fec480 .functor OR 1, L_0x1fec240, L_0x1fec300, C4<0>, C4<0>;
L_0x1fec590 .functor AND 1, L_0x1febfc0, L_0x1fec480, C4<1>, C4<1>;
v0x1fe5840_0 .net *"_ivl_0", 0 0, L_0x1fea050;  1 drivers
v0x1fe5920_0 .net *"_ivl_10", 0 0, L_0x1fea710;  1 drivers
v0x1fe5a00_0 .net *"_ivl_12", 0 0, L_0x1fea860;  1 drivers
v0x1fe5af0_0 .net *"_ivl_14", 0 0, L_0x1fea9e0;  1 drivers
v0x1fe5bd0_0 .net *"_ivl_16", 0 0, L_0x1feaaf0;  1 drivers
v0x1fe5d00_0 .net *"_ivl_18", 0 0, L_0x1feab60;  1 drivers
v0x1fe5de0_0 .net *"_ivl_2", 0 0, L_0x1fea0e0;  1 drivers
v0x1fe5ec0_0 .net *"_ivl_20", 0 0, L_0x1feacd0;  1 drivers
v0x1fe5fa0_0 .net *"_ivl_22", 0 0, L_0x1fead90;  1 drivers
v0x1fe6110_0 .net *"_ivl_24", 0 0, L_0x1feae70;  1 drivers
v0x1fe61f0_0 .net *"_ivl_26", 0 0, L_0x1feaf30;  1 drivers
v0x1fe62d0_0 .net *"_ivl_30", 0 0, L_0x1feb160;  1 drivers
v0x1fe63b0_0 .net *"_ivl_32", 0 0, L_0x1feb260;  1 drivers
v0x1fe6490_0 .net *"_ivl_34", 0 0, L_0x1feb320;  1 drivers
v0x1fe6570_0 .net *"_ivl_36", 0 0, L_0x1feb480;  1 drivers
v0x1fe6650_0 .net *"_ivl_38", 0 0, L_0x1feb540;  1 drivers
v0x1fe6730_0 .net *"_ivl_4", 0 0, L_0x1fea280;  1 drivers
v0x1fe6920_0 .net *"_ivl_40", 0 0, L_0x1feb660;  1 drivers
v0x1fe6a00_0 .net *"_ivl_42", 0 0, L_0x1feb6d0;  1 drivers
v0x1fe6ae0_0 .net *"_ivl_44", 0 0, L_0x1feb8a0;  1 drivers
v0x1fe6bc0_0 .net *"_ivl_46", 0 0, L_0x1feb960;  1 drivers
v0x1fe6ca0_0 .net *"_ivl_48", 0 0, L_0x1febb40;  1 drivers
v0x1fe6d80_0 .net *"_ivl_50", 0 0, L_0x1febbb0;  1 drivers
v0x1fe6e60_0 .net *"_ivl_52", 0 0, L_0x1febd50;  1 drivers
v0x1fe6f40_0 .net *"_ivl_54", 0 0, L_0x1febe10;  1 drivers
v0x1fe7020_0 .net *"_ivl_56", 0 0, L_0x1febfc0;  1 drivers
v0x1fe7100_0 .net *"_ivl_58", 0 0, L_0x1fec0d0;  1 drivers
v0x1fe71e0_0 .net *"_ivl_6", 0 0, L_0x1fea390;  1 drivers
v0x1fe72c0_0 .net *"_ivl_60", 0 0, L_0x1fec240;  1 drivers
v0x1fe73a0_0 .net *"_ivl_62", 0 0, L_0x1fec300;  1 drivers
v0x1fe7480_0 .net *"_ivl_64", 0 0, L_0x1fec480;  1 drivers
v0x1fe7560_0 .net *"_ivl_8", 0 0, L_0x1fea590;  1 drivers
v0x1fe7640_0 .net "a", 0 0, v0x1fe4eb0_0;  alias, 1 drivers
v0x1fe78f0_0 .net "b", 0 0, v0x1fe4f50_0;  alias, 1 drivers
v0x1fe79e0_0 .net "c", 0 0, v0x1fe4ff0_0;  alias, 1 drivers
v0x1fe7ad0_0 .net "d", 0 0, v0x1fe5130_0;  alias, 1 drivers
v0x1fe7bc0_0 .net "out_pos", 0 0, L_0x1fec590;  alias, 1 drivers
v0x1fe7c80_0 .net "out_sop", 0 0, L_0x1feae00;  alias, 1 drivers
S_0x1fe7e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f9dc40;
 .timescale -12 -12;
E_0x1f859f0 .event anyedge, v0x1fe8bf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fe8bf0_0;
    %nor/r;
    %assign/vec4 v0x1fe8bf0_0, 0;
    %wait E_0x1f859f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fe4380;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe5220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe52c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1fe4380;
T_4 ;
    %wait E_0x1f9c420;
    %load/vec4 v0x1fe5360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fe5220_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fe4380;
T_5 ;
    %wait E_0x1f9c2c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %wait E_0x1f9c2c0;
    %load/vec4 v0x1fe5220_0;
    %store/vec4 v0x1fe52c0_0, 0, 1;
    %fork t_1, S_0x1fe46b0;
    %jmp t_0;
    .scope S_0x1fe46b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fe48f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fe48f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f9c2c0;
    %load/vec4 v0x1fe48f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe48f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fe48f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1fe4380;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9c420;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fe5130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fe4f50_0, 0;
    %assign/vec4 v0x1fe4eb0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1fe5220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1fe52c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f9dc40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe8790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fe8bf0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f9dc40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fe8790_0;
    %inv;
    %store/vec4 v0x1fe8790_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f9dc40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fe5090_0, v0x1fe8d60_0, v0x1fe85b0_0, v0x1fe8650_0, v0x1fe86f0_0, v0x1fe8830_0, v0x1fe8ab0_0, v0x1fe8a10_0, v0x1fe8970_0, v0x1fe88d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f9dc40;
T_9 ;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f9dc40;
T_10 ;
    %wait E_0x1f9c420;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe8b50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe8b50_0, 4, 32;
    %load/vec4 v0x1fe8c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe8b50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fe8b50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe8b50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fe8ab0_0;
    %load/vec4 v0x1fe8ab0_0;
    %load/vec4 v0x1fe8a10_0;
    %xor;
    %load/vec4 v0x1fe8ab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe8b50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe8b50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fe8970_0;
    %load/vec4 v0x1fe8970_0;
    %load/vec4 v0x1fe88d0_0;
    %xor;
    %load/vec4 v0x1fe8970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe8b50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fe8b50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fe8b50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response24/top_module.sv";
