// Seed: 325001287
module module_0;
  wire id_1;
  assign id_1 = id_1;
  wire id_2;
  wand  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  =  1 'b0 ,  id_21  =  1 'b0 ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  assign id_6 = id_16;
  uwire id_28 = id_22;
  wire  id_29;
  id_30 :
  assert property (@(posedge id_11 or posedge id_2) ~1)
  else;
  assign id_27 = ~1'b0;
endmodule
module module_1 ();
  module_0();
endmodule
