[["Marsh: min-area retiming with setup and hold constraints.", ["Vijay Sundararajan", "Sachin S. Sapatnekar", "Keshab K. Parhi"], "https://doi.org/10.1109/ICCAD.1999.810609", 5], ["OPTIMISTA: state minimization of asynchronous FSMs for optimum output logic.", ["Robert M. Fuhrer", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.1999.810610", 7], ["Bit-level arithmetic optimization for carry-save additions.", ["Kei-Yong Khoo", "Zhan Yu", "Alan N. Willson Jr."], "https://doi.org/10.1109/ICCAD.1999.810611", 6], ["Attractor-repeller approach for global placement.", ["Hussein Etawil", "Shawki Areibi", "Anthony Vannelli"], "https://doi.org/10.1109/ICCAD.1999.810613", 5], ["Cell replication and redundancy elimination during placement for cycle time optimization.", ["Ingmar Neumann", "Dominik Stoffel", "Hendrik Hartje", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1999.810614", 6], ["Concurrent logic restructuring and placement for timing closure.", ["Jinan Lou", "Wei Chen", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1999.810615", 6], ["Implicit enumeration of strongly connected components.", ["Aiguo Xie", "Peter A. Beerel"], "https://doi.org/10.1109/ICCAD.1999.810617", 4], ["Least fixpoint approximations for reachability analysis.", ["In-Ho Moon", "James H. Kukula", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1999.810618", 4], ["Lazy group sifting for efficient symbolic state traversal of FSMs.", ["Hiroyuki Higuchi", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.1999.810619", 5], ["Efficient manipulation algorithms for linearly transformed BDDs.", ["Wolfgang Gunther", "Rolf Drechsler"], "https://doi.org/10.1109/ICCAD.1999.810620", 5], ["Noise analysis of non-autonomous radio frequency circuits.", ["Amit Mehrotra", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1999.810621", 6], ["New methods for speeding up computation of Newton updates in harmonic balance.", ["Mark M. Gourary", "Sergey L. Ulyanov", "Michael M. Zharov", "Sergey G. Rusakov"], "https://doi.org/10.1109/ICCAD.1999.810622", 4], ["Design and optimization of LC oscillators.", ["Maria del Mar Hershenson", "Ali Hajimiri", "Sunderarajan S. Mohan", "Stephen P. Boyd", "Thomas H. Lee"], "https://doi.org/10.1109/ICCAD.1999.810623", 5], ["Modeling and simulation of the interference due to digital switching in mixed-signal ICs.", ["Alper Demir", "Peter Feldmann"], "https://doi.org/10.1109/ICCAD.1999.810624", 6], ["Provably good algorithm for low power consumption with dual supply voltages.", ["Chunhong Chen", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1999.810625", 4], ["A novel design methodology for high performance and low power digital filters.", ["Khurram Muhammad", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.1999.810626", 4], ["A bipartition-codec architecture to reduce power in pipelined circuits.", ["Shanq-Jang Ruan", "Rung-Ji Shang", "Feipei Lai", "Shyh-Jong Chen", "Xian-Jun Huang"], "https://doi.org/10.1109/ICCAD.1999.810627", 7], ["AKORD: transistor level and mixed transistor/gate level placement tool for digital data paths.", ["Tatjana Serdar", "Carl Sechen"], "https://doi.org/10.1109/ICCAD.1999.810628", 7], ["Analytical approach to custom datapath design.", ["Serkan Askar", "Maciej J. Ciesielski"], "https://doi.org/10.1109/ICCAD.1999.810629", 4], ["An integrated algorithm for combined placement and libraryless technology mapping.", ["Yanbin Jiang", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.1999.810630", 5], ["Timing-driven partitioning for two-phase domino and mixed static/domino implementations.", ["Min Zhao", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.1999.810631", 4], ["Implication graph based domino logic synthesis.", ["Ki-Wook Kim", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1999.810632", 4], ["Synthesis for multiple input wires replacement of a gate for wiring consideration.", ["Shih-Chieh Chang", "Jung-Cheng Chuang", "Zhong-Zhen Wu"], "https://doi.org/10.1109/ICCAD.1999.810633", 5], ["Transient sensitivity computation for transistor level analysis and tuning.", ["Tuyen V. Nguyen", "Peter OBrien", "David W. Winston"], "https://doi.org/10.1109/ICCAD.1999.810634", 4], ["An efficient method for hot-spot identification in ULSI circuits.", ["Yi-Kan Cheng", "Sung-Mo Kang"], "https://doi.org/10.1109/ICCAD.1999.810635", 4], ["A scalable substrate noise coupling model for mixed-signal ICs.", ["Anil Samavedam", "Kartikeya Mayaram", "Terri S. Fiez"], "https://doi.org/10.1109/ICCAD.1999.810636", 4], ["Towards true crosstalk noise analysis.", ["Pinhong Chen", "Kurt Keutzer"], "https://doi.org/10.1109/ICCAD.1999.810637", 7], ["SAT based ATPG using fast justification and propagation in the implication graph.", ["Paul Tafertshofer", "Andreas Ganz"], "https://doi.org/10.1109/ICCAD.1999.810638", 8], ["Techniques for improving the efficiency of sequential circuit test generation.", ["Xijiang Lin", "Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1999.810639", 5], ["Concurrent D-algorithm on reconfigurable hardware.", ["Fatih Kocan", "Daniel G. Saab"], "https://doi.org/10.1109/ICCAD.1999.810640", 5], ["A new heuristic for rectilinear Steiner trees.", ["Ion I. Mandoiu", "Vijay V. Vazirani", "Joseph L. Ganley"], "https://doi.org/10.1109/ICCAD.1999.810641", 6], ["An implicit connection graph maze routing algorithm for ECO routing.", ["Jason Cong", "Jie Fang", "Kei-Yong Khoo"], "https://doi.org/10.1109/ICCAD.1999.810642", 5], ["The associative-skew clock routing problem.", ["Yu Chen", "Andrew B. Kahng", "Gang Qu", "Alexander Zelikovsky"], "https://doi.org/10.1109/ICCAD.1999.810643", 5], ["Efficient incremental rerouting for fault reconfiguration in field programmable gate arrays.", ["Shantanu Dutt", "Vimalvel Shanmugavel", "Steven Trimberger"], "https://doi.org/10.1109/ICCAD.1999.810644", 5], ["Optimal P/N width ratio selection for standard cell libraries.", ["David S. Kung", "Ruchir Puri"], "https://doi.org/10.1109/ICCAD.1999.810645", 7], ["Performance optimization under rise and fall parameters.", ["Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.1999.810646", 6], ["Performance optimization using separator sets.", ["Yutaka Tamiya"], "https://doi.org/10.1109/ICCAD.1999.810647", 4], ["Factoring logic functions using graph partitioning.", ["Martin Charles Golumbic", "Aviad Mintz"], "https://doi.org/10.1109/ICCAD.1999.810648", 5], ["TICER: realizable reduction of extracted RC circuits.", ["Bernard N. Sheehan"], "https://doi.org/10.1109/ICCAD.1999.810649", 4], ["Realizable reduction for RC interconnect circuits.", ["Anirudh Devgan", "Peter R. OBrien"], "https://doi.org/10.1109/ICCAD.1999.810650", 4], ["RLC interconnect delay estimation via moments of amplitude and phase response.", ["Xiaodong Yang", "Walter H. Ku", "Chung-Kuan Cheng"], "https://doi.org/10.1109/ICCAD.1999.810651", 6], ["Practical considerations for passive reduction of RLC circuits.", ["Altan Odabasioglu", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1999.810652", 7], ["Formal verification meets simulation (tutorial abstract).", ["Ellen Sentovich", "David L. Dill", "Serdar Tasiran"], "http://portal.acm.org/citation.cfm?id=339492.339640", 0], ["Interconnect parasitic extraction in the digital IC design methodology.", ["Mattan Kamon", "Steve McCormick", "Ken Sheperd"], "https://doi.org/10.1109/ICCAD.1999.810653", 9], ["Cycle time and slack optimization for VLSI-chips.", ["Christoph Albrecht", "Bernhard Korte", "Jurgen Schietke", "Jens Vygen"], "https://doi.org/10.1109/ICCAD.1999.810654", 7], ["Clock skew scheduling for improved reliability via quadratic programming.", ["Ivan S. Kourtev", "Eby G. Friedman"], "https://doi.org/10.1109/ICCAD.1999.810655", 5], ["Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation.", ["Chandramouli Visweswariah", "Andrew R. Conn"], "https://doi.org/10.1109/ICCAD.1999.810656", 9], ["Function inlining under code size constraints for embedded processors.", ["Rainer Leupers", "Peter Marwedel"], "https://doi.org/10.1109/ICCAD.1999.810657", 4], ["Function unit specialization through code analysis.", ["Daniel Benyamin", "William H. Mangione-Smith"], "https://doi.org/10.1109/ICCAD.1999.810658", 4], ["Lower bound on latency for VLIW ASIP datapaths.", ["Margarida F. Jacome", "Gustavo de Veciana"], "https://doi.org/10.1109/ICCAD.1999.810659", 9], ["Interface and cache power exploration for core-based embedded system design.", ["Tony Givargis", "Jorg Henkel", "Frank Vahid"], "https://doi.org/10.1109/ICCAD.1999.810660", 4], ["Dynamic power management using adaptive learning tree.", ["Eui-Young Chung", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1999.810661", 6], ["Analytical macromodeling for high-level power estimation.", ["Giuseppe Bernacchia", "Marios C. Papaefthymiou"], "https://doi.org/10.1109/ICCAD.1999.810662", 4], ["Parameterized RTL power models for combinational soft macros.", ["Alessandro Bogliolo", "Roberto Corgnati", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1109/ICCAD.1999.810663", 5], ["Validation and test generation for oscillatory noise in VLSI interconnects.", ["Arani Sinha", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1109/ICCAD.1999.810664", 8], ["Fault modeling and simulation for crosstalk in system-on-chip interconnects.", ["Michael Cuviello", "Sujit Dey", "Xiaoliang Bai", "Yi Zhao"], "https://doi.org/10.1109/ICCAD.1999.810665", 7], ["Robust optimization based backtrace method for analog circuits.", ["Alfred V. Gomes", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.1999.810666", 5], ["A methodology for correct-by-construction latency insensitive design.", ["Luca P. Carloni", "Kenneth L. McMillan", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1999.810667", 7], ["What is the cost of delay insensitivity?", ["Hiroshi Saito", "Alex Kondratyev", "Jordi Cortadella", "Luciano Lavagno", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1999.810668", 8], ["Synthesis of asynchronous control circuits with automatically generated relative timing assumptions.", ["Jordi Cortadella", "Michael Kishinevsky", "Steven M. Burns", "Ken S. Stevens"], "https://doi.org/10.1109/ICCAD.1999.810669", 8], ["Direct synthesis of timed asynchronous circuits.", ["Sung Tae Jung", "Chris J. Myers"], "https://doi.org/10.1109/ICCAD.1999.810670", 7], ["Co-synthesis of heterogeneous multiprocessor systems using arbitrated communication.", ["David L. Rhodes", "Wayne H. Wolf"], "https://doi.org/10.1109/ICCAD.1999.810671", 4], ["Power minimization using system-level partitioning of applications with quality of service requirements.", ["Gang Qu", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1999.810672", 4], ["Worst-case analysis of discrete systems.", ["Felice Balarin"], "https://doi.org/10.1109/ICCAD.1999.810673", 7], ["Integrated floorplanning and interconnect planning.", ["Hung-Ming Chen", "Hai Zhou", "Fung Yu Young", "D. F. Wong", "Hannah Honghua Yang", "Naveed A. Sherwani"], "https://doi.org/10.1109/ICCAD.1999.810674", 4], ["Buffer block planning for interconnect-driven floorplanning.", ["Jason Cong", "Tianming Kong", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.1999.810675", 6], ["A clustering- and probability-based approach for time-multiplexed FPGA partitioning.", ["Mango Chia-Tso Chao", "Guang-Ming Wu", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.1999.810676", 6], ["The Chebyshev expansion based passive model for distributed interconnect networks.", ["Janet Meiling Wang", "Ernest S. Kuh", "Qingjian Yu"], "https://doi.org/10.1109/ICCAD.1999.810677", 6], ["Model reduction for DC solution of large nonlinear circuits.", ["Emad Gad", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1999.810678", 4], ["Efficient model reduction of interconnect via approximate system gramians.", ["Jing-Rebecca Li", "Jacob White"], "https://doi.org/10.1109/ICCAD.1999.810679", 5], ["A framework for testing core-based systems-on-a-chip.", ["Srivaths Ravi", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1999.810680", 6], ["Test scheduling for core-based systems.", ["Krishnendu Chakrabarty"], "https://doi.org/10.1109/ICCAD.1999.810681", 4], ["Partial BIST insertion to eliminate data correlation.", ["Qiushuang Zhang", "Ian G. Harris"], "https://doi.org/10.1109/ICCAD.1999.810682", 5], ["A graph theoretic optimal algorithm for schedule compression in time-multiplexed FPGA partitioning.", ["Huiqun Liu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1999.810683", 6], ["Throughput optimization of general non-linear computations.", ["Inki Hong", "Miodrag Potkonjak", "Lisa M. Guerra"], "https://doi.org/10.1109/ICCAD.1999.810684", 4], ["Optimal allocation of carry-save-adders in arithmetic optimization.", ["Junhyung Um", "Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1999.810685", 4], ["Regularity extraction via clan-based structural circuit decomposition.", ["Soha Hassoun", "Carolyn McCreary"], "https://doi.org/10.1109/ICCAD.1999.810686", 6], ["Repeater insertion in tree structured inductive interconnect.", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1109/ICCAD.1999.810687", 5], ["Interconnect scaling implications for CAD.", ["Ron Ho", "Ken Mai", "Hema Kapadia", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1999.810688", 5], ["Is wire tapering worthwhile?", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1109/ICCAD.1999.810689", 7], ["Electromagnetic parasitic extraction via a multipole method with hierarchical refinement.", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1999.810690", 8], ["Virtual screening: a step towards a sparse partial inductance matrix.", ["A. J. Dammers", "N. P. van der Meijs"], "https://doi.org/10.1109/ICCAD.1999.810691", 8], ["A wide frequency range surface integral formulation for 3-D RLC extraction.", ["Junfeng Wang", "Johannes Tausch", "Jacob K. White"], "https://doi.org/10.1109/ICCAD.1999.810692", 6], ["SOI technology and tools (abstract).", ["Sani R. Nassif", "Tuyen V. Nguyen"], "http://portal.acm.org/citation.cfm?id=339492.340058", 0], ["System level design and debug of high-performance embedded media systems (tutorial).", ["Rolf Ernst", "Kees A. Vissers", "Pieter van der Wolf", "Gert-Jan van Rootselaar"], "http://portal.acm.org/citation.cfm?id=339492.340059", 0], ["An approach for improving the levels of compaction achieved by vector omission.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1999.810694", 4], ["Deep submicron defect detection with the energy consumption ratio.", ["Bapiraju Vinnakota"], "https://doi.org/10.1109/ICCAD.1999.810695", 4], ["Efficient diagnosis of path delay faults in digital logic circuits.", ["Pankaj Pant", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.1999.810696", 6], ["Memory bank customization and assignment in behavioral synthesis.", ["Preeti Ranjan Panda"], "https://doi.org/10.1109/ICCAD.1999.810697", 5], ["Memory binding for performance optimization of control-flow intensive behaviors.", ["Kamal S. Khouri", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1999.810698", 7], ["Improved interconnect sharing by identity operation insertion.", ["Dirk Herrmann", "Rolf Ernst"], "https://doi.org/10.1109/ICCAD.1999.810699", 5], ["Formal specification and verification of a dataflow processor array.", ["Thomas A. Henzinger", "Xiaojun Liu", "Shaz Qadeer", "Sriram K. Rajamani"], "https://doi.org/10.1109/ICCAD.1999.810700", 6], ["Distributed simulation of VLSI systems via lookahead-free self-adaptive optimistic and conservative synchronization.", ["Dragos Lungeanu", "C.-J. Richard Shi"], "https://doi.org/10.1109/ICCAD.1999.810701", 5], ["Synchronous equivalence for embedded systems: a tool for design exploration.", ["Harry Hsieh", "Felice Balarin"], "https://doi.org/10.1109/ICCAD.1999.810702", 6], ["On the global fanout optimization problem.", ["Rajeev Murgai"], "https://doi.org/10.1109/ICCAD.1999.810703", 5], ["LEOPARD: a Logical Effort-based fanout OPtimizer for ARea and Delay.", ["Peyman Rezvani", "Amir H. Ajami", "Massoud Pedram", "Hamid Savoj"], "https://doi.org/10.1109/ICCAD.1999.810704", 4], ["Optimum loading dispersion for high-speed tree-type decision circuitry.", ["Jie-Hong Roland Jiang", "Iris Hui-Ru Jiang"], "https://doi.org/10.1109/ICCAD.1999.810705", 6], ["Symbolic functional and timing verification of transistor-level circuits.", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1999.810706", 5], ["Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis.", ["Kenneth L. Shepard", "Dae-Jin Kim"], "https://doi.org/10.1109/ICCAD.1999.810707", 8], ["Functional timing optimization.", ["Alexander Saldanha"], "https://doi.org/10.1109/ICCAD.1999.810708", 5], ["Timing-safe false path removal for combinational modules.", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1999.810709", 7], ["JMTP: an architecture for exploiting concurrency in embedded Java applications with real-time considerations.", ["Rachid Helaihel", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1999.810710", 7], ["FunState - an internal design representation for codesign.", ["Lothar Thiele", "Karsten Strehl", "Dirk Ziegenbein", "Rolf Ernst", "Jurgen Teich"], "https://doi.org/10.1109/ICCAD.1999.810711", 8], ["Fast performance analysis of bus-based system-on-chip communication architectures.", ["Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1109/ICCAD.1999.810712", 8], ["Probabilistic state space search.", ["Andreas Kuehlmann", "Kenneth L. McMillan", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1999.810713", 6], ["Improving coverage analysis and test generation for large designs.", ["Jules P. Bergmann", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.1999.810714", 4], ["Modeling design constraints and biasing in simulation using BDDs.", ["Jun Yuan", "Kurt Shultz", "Carl Pixley", "Hillel Miller", "Adnan Aziz"], "https://doi.org/10.1109/ICCAD.1999.810715", 7], ["Copyright protection of designs based on multi source IPs.", ["Edoardo Charbon", "Ilhami Torunoglu"], "https://doi.org/10.1109/ICCAD.1999.810716", 5], ["Localized watermarking: methodology and application to operation scheduling.", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1999.810717", 4], ["Copy detection for intellectual property protection of VLSI designs.", ["Andrew B. Kahng", "Darko Kirovski", "Stefanus Mantik", "Miodrag Potkonjak", "Jennifer L. Wong"], "https://doi.org/10.1109/ICCAD.1999.810718", 6], ["Path toward future CAD environments for MEMS (tutorial abstract).", ["Jacob White", "Gary K. Fedder", "Tamal Mukherjee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10018", 0], ["Design of a set-top box system on a chip (abstract).", ["Nikil D. Dutt", "Eric M. Foster"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10000", 0], ["On the rapid prototyping and design of a wireless communication system on a chip (abstract).", ["Nikil D. Dutt", "Brian Kelley"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10002", 0], ["Advances in transistor timing, simulation, and optimization (tutorial abstract).", ["Jacob White", "Jacob Avidan", "Ibrahim Abe M. Elfadel", "D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10003", 0], ["Embedded Java: techniques and applications (tutorial abstract).", ["Reinaldo A. Bergamaschi", "Brian M. Barry", "John Duimovich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10006", 0]]