[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 60000000
Number of CPUs: 4
Page size: 4096

Off-chip DRAM Size: 32 GiB Channels: 2 Width: 64-bit Data Rate: 6410 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 4719741 heartbeat IPC: 2.119 cumulative IPC: 2.119 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 2 instructions: 10000001 cycles: 4721513 heartbeat IPC: 2.118 cumulative IPC: 2.118 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 3 instructions: 10000001 cycles: 4721939 heartbeat IPC: 2.118 cumulative IPC: 2.118 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 1 instructions: 10000001 cycles: 4722682 heartbeat IPC: 2.117 cumulative IPC: 2.117 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9649918 heartbeat IPC: 2.028 cumulative IPC: 2.073 (Simulation time: 00 hr 04 min 55 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 9649918 cumulative IPC: 2.073 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 1 instructions: 20000002 cycles: 9730026 heartbeat IPC: 1.997 cumulative IPC: 2.055 (Simulation time: 00 hr 04 min 57 sec)
Warmup finished CPU 1 instructions: 20000002 cycles: 9730026 cumulative IPC: 2.055 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 2 instructions: 20000001 cycles: 9766860 heartbeat IPC: 1.982 cumulative IPC: 2.048 (Simulation time: 00 hr 04 min 58 sec)
Warmup finished CPU 2 instructions: 20000001 cycles: 9766860 cumulative IPC: 2.048 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 3 instructions: 20000002 cycles: 9788876 heartbeat IPC: 1.974 cumulative IPC: 2.043 (Simulation time: 00 hr 04 min 58 sec)
Warmup finished CPU 3 instructions: 20000002 cycles: 9788876 cumulative IPC: 2.043 (Simulation time: 00 hr 04 min 58 sec)
Warmup complete CPU 3 instructions: 20000002 cycles: 9788876 cumulative IPC: 2.043 (Simulation time: 00 hr 04 min 58 sec)
Warmup complete CPU 2 instructions: 20041817 cycles: 9788876 cumulative IPC: 2.047 (Simulation time: 00 hr 04 min 58 sec)
Warmup complete CPU 1 instructions: 20111399 cycles: 9788876 cumulative IPC: 2.055 (Simulation time: 00 hr 04 min 58 sec)
Warmup complete CPU 0 instructions: 20247214 cycles: 9788876 cumulative IPC: 2.068 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 60464989 heartbeat IPC: 0.1968 cumulative IPC: 0.1925 (Simulation time: 00 hr 18 min 17 sec)
Heartbeat CPU 1 instructions: 30000004 cycles: 61027673 heartbeat IPC: 0.1949 cumulative IPC: 0.193 (Simulation time: 00 hr 18 min 26 sec)
Heartbeat CPU 2 instructions: 30000004 cycles: 61204948 heartbeat IPC: 0.1944 cumulative IPC: 0.1937 (Simulation time: 00 hr 18 min 29 sec)
Heartbeat CPU 3 instructions: 30000004 cycles: 61324934 heartbeat IPC: 0.194 cumulative IPC: 0.194 (Simulation time: 00 hr 18 min 31 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 93588880 heartbeat IPC: 0.3019 cumulative IPC: 0.2357 (Simulation time: 00 hr 26 min 52 sec)
Heartbeat CPU 1 instructions: 40000004 cycles: 94058455 heartbeat IPC: 0.3027 cumulative IPC: 0.236 (Simulation time: 00 hr 26 min 59 sec)
Heartbeat CPU 2 instructions: 40000004 cycles: 94229723 heartbeat IPC: 0.3028 cumulative IPC: 0.2364 (Simulation time: 00 hr 27 min 01 sec)
Heartbeat CPU 3 instructions: 40000004 cycles: 94324081 heartbeat IPC: 0.303 cumulative IPC: 0.2366 (Simulation time: 00 hr 27 min 03 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 128331303 heartbeat IPC: 0.2878 cumulative IPC: 0.251 (Simulation time: 00 hr 35 min 59 sec)
Heartbeat CPU 1 instructions: 50000007 cycles: 128861188 heartbeat IPC: 0.2873 cumulative IPC: 0.251 (Simulation time: 00 hr 36 min 08 sec)
Heartbeat CPU 2 instructions: 50000005 cycles: 129024732 heartbeat IPC: 0.2874 cumulative IPC: 0.2513 (Simulation time: 00 hr 36 min 10 sec)
Heartbeat CPU 3 instructions: 50000005 cycles: 129086164 heartbeat IPC: 0.2877 cumulative IPC: 0.2515 (Simulation time: 00 hr 36 min 11 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 163312584 heartbeat IPC: 0.2859 cumulative IPC: 0.2589 (Simulation time: 00 hr 45 min 07 sec)
Heartbeat CPU 1 instructions: 60000010 cycles: 163765964 heartbeat IPC: 0.2865 cumulative IPC: 0.2591 (Simulation time: 00 hr 45 min 13 sec)
Heartbeat CPU 2 instructions: 60000006 cycles: 163906056 heartbeat IPC: 0.2867 cumulative IPC: 0.2593 (Simulation time: 00 hr 45 min 15 sec)
Heartbeat CPU 3 instructions: 60000006 cycles: 163955323 heartbeat IPC: 0.2868 cumulative IPC: 0.2595 (Simulation time: 00 hr 45 min 16 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 195854384 heartbeat IPC: 0.3073 cumulative IPC: 0.2674 (Simulation time: 00 hr 53 min 07 sec)
Heartbeat CPU 1 instructions: 70000014 cycles: 196341674 heartbeat IPC: 0.307 cumulative IPC: 0.2674 (Simulation time: 00 hr 53 min 14 sec)
Heartbeat CPU 2 instructions: 70000006 cycles: 196470675 heartbeat IPC: 0.3071 cumulative IPC: 0.2676 (Simulation time: 00 hr 53 min 15 sec)
Heartbeat CPU 3 instructions: 70000006 cycles: 196484295 heartbeat IPC: 0.3074 cumulative IPC: 0.2678 (Simulation time: 00 hr 53 min 15 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 238922945 heartbeat IPC: 0.2322 cumulative IPC: 0.2608 (Simulation time: 01 hr 03 min 38 sec)
Heartbeat CPU 1 instructions: 80000014 cycles: 239394606 heartbeat IPC: 0.2323 cumulative IPC: 0.2608 (Simulation time: 01 hr 03 min 44 sec)
Simulation finished CPU 0 instructions: 60000003 cycles: 229666794 cumulative IPC: 0.2612 (Simulation time: 01 hr 03 min 45 sec)
Heartbeat CPU 2 instructions: 80000009 cycles: 239500522 heartbeat IPC: 0.2324 cumulative IPC: 0.261 (Simulation time: 01 hr 03 min 46 sec)
Simulation finished CPU 3 instructions: 60000001 cycles: 229749920 cumulative IPC: 0.2612 (Simulation time: 01 hr 03 min 46 sec)
Heartbeat CPU 3 instructions: 80000009 cycles: 239538810 heartbeat IPC: 0.2323 cumulative IPC: 0.2612 (Simulation time: 01 hr 03 min 46 sec)
Simulation finished CPU 2 instructions: 60000001 cycles: 229811222 cumulative IPC: 0.2611 (Simulation time: 01 hr 03 min 47 sec)
Simulation finished CPU 1 instructions: 60000004 cycles: 229848199 cumulative IPC: 0.261 (Simulation time: 01 hr 03 min 48 sec)
Simulation complete CPU 3 instructions: 60040466 cycles: 229848199 cumulative IPC: 0.2612 (Simulation time: 01 hr 03 min 48 sec)
Simulation complete CPU 2 instructions: 60018040 cycles: 229848199 cumulative IPC: 0.2611 (Simulation time: 01 hr 03 min 48 sec)
Simulation complete CPU 1 instructions: 60000004 cycles: 229848199 cumulative IPC: 0.261 (Simulation time: 01 hr 03 min 48 sec)
Simulation complete CPU 0 instructions: 60093821 cycles: 229848199 cumulative IPC: 0.2615 (Simulation time: 01 hr 03 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/605.mcf_s-472B.champsimtrace.xz
CPU 1 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/605.mcf_s-472B.champsimtrace.xz
CPU 2 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/605.mcf_s-472B.champsimtrace.xz
CPU 3 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/605.mcf_s-472B.champsimtrace.xz

Total Simulation Statistics (not including warmup)

CPU 3 cumulative IPC: 0.2612 instructions: 60040466 cycles: 229848199
CPU 3 Branch Prediction Accuracy: 98.31% MPKI: 1.971 Average ROB Occupancy at Mispredict: 137.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.971
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.2611 instructions: 60018040 cycles: 229848199
CPU 2 Branch Prediction Accuracy: 98.31% MPKI: 1.971 Average ROB Occupancy at Mispredict: 137.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.971
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.261 instructions: 60000004 cycles: 229848199
CPU 1 Branch Prediction Accuracy: 98.31% MPKI: 1.971 Average ROB Occupancy at Mispredict: 137.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.971
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 0 cumulative IPC: 0.2615 instructions: 60093821 cycles: 229848199
CPU 0 Branch Prediction Accuracy: 98.31% MPKI: 1.969 Average ROB Occupancy at Mispredict: 137.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.969
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu3->cpu3_STLB TOTAL        ACCESS:     168423 HIT:      84351 MISS:      84072 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:     168423 HIT:      84351 MISS:      84072 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 273.2 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    3634353 HIT:     383128 MISS:    3251225 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    3045652 HIT:      42129 MISS:    3003523 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:     159020 HIT:       9546 MISS:     149474 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:     330495 HIT:     328789 MISS:       1706 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:      99186 HIT:       2664 MISS:      96522 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 175.8 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:   10385490 HIT:   10385490 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I LOAD         ACCESS:   10385490 HIT:   10385490 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   28680221 HIT:   24403000 MISS:    4277221 MSHR_MERGE:     973362
cpu3->cpu3_L1D LOAD         ACCESS:   14407532 HIT:   10817705 MISS:    3589827 MSHR_MERGE:     544175
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:   14104483 HIT:   13516297 MISS:     588186 MSHR_MERGE:     429165
cpu3->cpu3_L1D TRANSLATION  ACCESS:     168206 HIT:      68998 MISS:      99208 MSHR_MERGE:         22
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 178 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:   10370534 HIT:   10370534 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB LOAD         ACCESS:   10370534 HIT:   10370534 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   28449709 HIT:   28158048 MISS:     291661 MSHR_MERGE:     123238
cpu3->cpu3_DTLB LOAD         ACCESS:   28449709 HIT:   28158048 MISS:     291661 MSHR_MERGE:     123238
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 141.8 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:     168380 HIT:      84338 MISS:      84042 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:     168380 HIT:      84338 MISS:      84042 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 274.4 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    3633458 HIT:     382919 MISS:    3250539 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    3045197 HIT:      42274 MISS:    3002923 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:     158984 HIT:       9543 MISS:     149441 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:     330133 HIT:     328406 MISS:       1727 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:      99144 HIT:       2696 MISS:      96448 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 176.1 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:   10385804 HIT:   10385804 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I LOAD         ACCESS:   10385804 HIT:   10385804 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   28685910 HIT:   24411268 MISS:    4274642 MSHR_MERGE:     971316
cpu2->cpu2_L1D LOAD         ACCESS:   14420129 HIT:   10832118 MISS:    3588011 MSHR_MERGE:     542814
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:   14097635 HIT:   13510165 MISS:     587470 MSHR_MERGE:     428485
cpu2->cpu2_L1D TRANSLATION  ACCESS:     168146 HIT:      68985 MISS:      99161 MSHR_MERGE:         17
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 178.3 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:   10370747 HIT:   10370747 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB LOAD         ACCESS:   10370747 HIT:   10370747 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   28456054 HIT:   28164375 MISS:     291679 MSHR_MERGE:     123299
cpu2->cpu2_DTLB LOAD         ACCESS:   28456054 HIT:   28164375 MISS:     291679 MSHR_MERGE:     123299
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 142.5 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:     168338 HIT:      84337 MISS:      84001 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:     168338 HIT:      84337 MISS:      84001 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 273.8 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    3632152 HIT:     382391 MISS:    3249761 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    3044559 HIT:      42257 MISS:    3002302 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:     158930 HIT:       9538 MISS:     149392 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:     329569 HIT:     327893 MISS:       1676 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:      99094 HIT:       2703 MISS:      96391 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 176.5 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:   10393953 HIT:   10393953 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I LOAD         ACCESS:   10393953 HIT:   10393953 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   28658300 HIT:   24384951 MISS:    4273349 MSHR_MERGE:     970764
cpu1->cpu1_L1D LOAD         ACCESS:   14396990 HIT:   10810831 MISS:    3586159 MSHR_MERGE:     541600
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:   14093243 HIT:   13505168 MISS:     588075 MSHR_MERGE:     429143
cpu1->cpu1_L1D TRANSLATION  ACCESS:     168067 HIT:      68952 MISS:      99115 MSHR_MERGE:         21
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 178.7 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:   10378951 HIT:   10378951 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB LOAD         ACCESS:   10378951 HIT:   10378951 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   28427638 HIT:   28136815 MISS:     290823 MSHR_MERGE:     122485
cpu1->cpu1_DTLB LOAD         ACCESS:   28427638 HIT:   28136815 MISS:     290823 MSHR_MERGE:     122485
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 142.1 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:     168135 HIT:      84280 MISS:      83855 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     168135 HIT:      84280 MISS:      83855 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 274.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3630402 HIT:     381263 MISS:    3249139 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3043814 HIT:      42103 MISS:    3001711 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     159055 HIT:       9479 MISS:     149576 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     328658 HIT:     327001 MISS:       1657 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      98875 HIT:       2680 MISS:      96195 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 176.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10421723 HIT:   10421723 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   10421723 HIT:   10421723 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28693243 HIT:   24421001 MISS:    4272242 MSHR_MERGE:     970497
cpu0->cpu0_L1D LOAD         ACCESS:   14400408 HIT:   10815458 MISS:    3584950 MSHR_MERGE:     541136
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14125063 HIT:   13536669 MISS:     588394 MSHR_MERGE:     429338
cpu0->cpu0_L1D TRANSLATION  ACCESS:     167772 HIT:      68874 MISS:      98898 MSHR_MERGE:         23
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 178.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10407065 HIT:   10407065 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10407065 HIT:   10407065 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28462706 HIT:   28170725 MISS:     291981 MSHR_MERGE:     123846
cpu0->cpu0_DTLB LOAD         ACCESS:   28462706 HIT:   28170725 MISS:     291981 MSHR_MERGE:     123846
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 142.3 cycles
cpu0->LLC TOTAL        ACCESS:    3539469 HIT:     114311 MISS:    3425158 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3001711 HIT:       1619 MISS:    3000092 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     149576 HIT:        101 MISS:     149475 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     291987 HIT:     112545 MISS:     179442 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      96195 HIT:         46 MISS:      96149 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 635.4 cycles
cpu1->LLC TOTAL        ACCESS:    3541323 HIT:      84997 MISS:    3456326 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    3002302 HIT:       1495 MISS:    3000807 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:     149392 HIT:         40 MISS:     149352 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:     293238 HIT:      83428 MISS:     209810 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:      96391 HIT:         34 MISS:      96357 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 629.7 cycles
cpu2->LLC TOTAL        ACCESS:    3542683 HIT:      75383 MISS:    3467300 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    3002923 HIT:       1536 MISS:    3001387 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:     149441 HIT:         54 MISS:     149387 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:     293871 HIT:      73752 MISS:     220119 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:      96448 HIT:         41 MISS:      96407 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 627.7 cycles
cpu3->LLC TOTAL        ACCESS:    3543403 HIT:      72016 MISS:    3471387 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    3003523 HIT:       1692 MISS:    3001831 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:     149474 HIT:         54 MISS:     149420 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:     293884 HIT:      70218 MISS:     223666 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:      96522 HIT:         52 MISS:      96470 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 626.9 cycles

Region of Interest Statistics

CPU 3 cumulative IPC: 0.2612 instructions: 60000001 cycles: 229749920
CPU 3 Branch Prediction Accuracy: 98.31% MPKI: 1.97 Average ROB Occupancy at Mispredict: 137.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.97
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.2611 instructions: 60000001 cycles: 229811222
CPU 2 Branch Prediction Accuracy: 98.31% MPKI: 1.971 Average ROB Occupancy at Mispredict: 137.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.971
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.261 instructions: 60000004 cycles: 229848199
CPU 1 Branch Prediction Accuracy: 98.31% MPKI: 1.971 Average ROB Occupancy at Mispredict: 137.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.971
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 0 cumulative IPC: 0.2612 instructions: 60000003 cycles: 229666794
CPU 0 Branch Prediction Accuracy: 98.31% MPKI: 1.97 Average ROB Occupancy at Mispredict: 137.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.97
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu3->cpu3_STLB TOTAL        ACCESS:     168423 HIT:      84351 MISS:      84072 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:     168423 HIT:      84351 MISS:      84072 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 273.2 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    3634353 HIT:     383128 MISS:    3251225 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    3045652 HIT:      42129 MISS:    3003523 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:     159020 HIT:       9546 MISS:     149474 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:     330495 HIT:     328789 MISS:       1706 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:      99186 HIT:       2664 MISS:      96522 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 175.8 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:   10385490 HIT:   10385490 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I LOAD         ACCESS:   10385490 HIT:   10385490 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   28680221 HIT:   24403000 MISS:    4277221 MSHR_MERGE:     973362
cpu3->cpu3_L1D LOAD         ACCESS:   14407532 HIT:   10817705 MISS:    3589827 MSHR_MERGE:     544175
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:   14104483 HIT:   13516297 MISS:     588186 MSHR_MERGE:     429165
cpu3->cpu3_L1D TRANSLATION  ACCESS:     168206 HIT:      68998 MISS:      99208 MSHR_MERGE:         22
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 178 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:   10370534 HIT:   10370534 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB LOAD         ACCESS:   10370534 HIT:   10370534 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   28449709 HIT:   28158048 MISS:     291661 MSHR_MERGE:     123238
cpu3->cpu3_DTLB LOAD         ACCESS:   28449709 HIT:   28158048 MISS:     291661 MSHR_MERGE:     123238
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 141.8 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:     168380 HIT:      84338 MISS:      84042 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:     168380 HIT:      84338 MISS:      84042 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 274.4 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    3633458 HIT:     382919 MISS:    3250539 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    3045197 HIT:      42274 MISS:    3002923 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:     158984 HIT:       9543 MISS:     149441 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:     330133 HIT:     328406 MISS:       1727 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:      99144 HIT:       2696 MISS:      96448 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 176.1 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:   10385804 HIT:   10385804 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I LOAD         ACCESS:   10385804 HIT:   10385804 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   28685910 HIT:   24411268 MISS:    4274642 MSHR_MERGE:     971316
cpu2->cpu2_L1D LOAD         ACCESS:   14420129 HIT:   10832118 MISS:    3588011 MSHR_MERGE:     542814
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:   14097635 HIT:   13510165 MISS:     587470 MSHR_MERGE:     428485
cpu2->cpu2_L1D TRANSLATION  ACCESS:     168146 HIT:      68985 MISS:      99161 MSHR_MERGE:         17
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 178.3 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:   10370747 HIT:   10370747 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB LOAD         ACCESS:   10370747 HIT:   10370747 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   28456054 HIT:   28164375 MISS:     291679 MSHR_MERGE:     123299
cpu2->cpu2_DTLB LOAD         ACCESS:   28456054 HIT:   28164375 MISS:     291679 MSHR_MERGE:     123299
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 142.5 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:     168338 HIT:      84337 MISS:      84001 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:     168338 HIT:      84337 MISS:      84001 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 273.8 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    3632152 HIT:     382391 MISS:    3249761 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    3044559 HIT:      42257 MISS:    3002302 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:     158930 HIT:       9538 MISS:     149392 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:     329569 HIT:     327893 MISS:       1676 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:      99094 HIT:       2703 MISS:      96391 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 176.5 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:   10393953 HIT:   10393953 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I LOAD         ACCESS:   10393953 HIT:   10393953 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   28658300 HIT:   24384951 MISS:    4273349 MSHR_MERGE:     970764
cpu1->cpu1_L1D LOAD         ACCESS:   14396990 HIT:   10810831 MISS:    3586159 MSHR_MERGE:     541600
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:   14093243 HIT:   13505168 MISS:     588075 MSHR_MERGE:     429143
cpu1->cpu1_L1D TRANSLATION  ACCESS:     168067 HIT:      68952 MISS:      99115 MSHR_MERGE:         21
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 178.7 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:   10378951 HIT:   10378951 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB LOAD         ACCESS:   10378951 HIT:   10378951 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   28427638 HIT:   28136815 MISS:     290823 MSHR_MERGE:     122485
cpu1->cpu1_DTLB LOAD         ACCESS:   28427638 HIT:   28136815 MISS:     290823 MSHR_MERGE:     122485
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 142.1 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:     168135 HIT:      84280 MISS:      83855 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     168135 HIT:      84280 MISS:      83855 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 274.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3630402 HIT:     381263 MISS:    3249139 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3043814 HIT:      42103 MISS:    3001711 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     159055 HIT:       9479 MISS:     149576 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     328658 HIT:     327001 MISS:       1657 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      98875 HIT:       2680 MISS:      96195 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 176.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10421723 HIT:   10421723 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   10421723 HIT:   10421723 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28693243 HIT:   24421001 MISS:    4272242 MSHR_MERGE:     970497
cpu0->cpu0_L1D LOAD         ACCESS:   14400408 HIT:   10815458 MISS:    3584950 MSHR_MERGE:     541136
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   14125063 HIT:   13536669 MISS:     588394 MSHR_MERGE:     429338
cpu0->cpu0_L1D TRANSLATION  ACCESS:     167772 HIT:      68874 MISS:      98898 MSHR_MERGE:         23
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 178.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10407065 HIT:   10407065 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10407065 HIT:   10407065 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28462706 HIT:   28170725 MISS:     291981 MSHR_MERGE:     123846
cpu0->cpu0_DTLB LOAD         ACCESS:   28462706 HIT:   28170725 MISS:     291981 MSHR_MERGE:     123846
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 142.3 cycles
cpu0->LLC TOTAL        ACCESS:    3539469 HIT:     114311 MISS:    3425158 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3001711 HIT:       1619 MISS:    3000092 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     149576 HIT:        101 MISS:     149475 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     291987 HIT:     112545 MISS:     179442 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      96195 HIT:         46 MISS:      96149 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 635.4 cycles
cpu1->LLC TOTAL        ACCESS:    3541323 HIT:      84997 MISS:    3456326 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    3002302 HIT:       1495 MISS:    3000807 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:     149392 HIT:         40 MISS:     149352 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:     293238 HIT:      83428 MISS:     209810 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:      96391 HIT:         34 MISS:      96357 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 629.7 cycles
cpu2->LLC TOTAL        ACCESS:    3542683 HIT:      75383 MISS:    3467300 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    3002923 HIT:       1536 MISS:    3001387 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:     149441 HIT:         54 MISS:     149387 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:     293871 HIT:      73752 MISS:     220119 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:      96448 HIT:         41 MISS:      96407 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 627.7 cycles
cpu3->LLC TOTAL        ACCESS:    3543403 HIT:      72016 MISS:    3471387 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    3003523 HIT:       1692 MISS:    3001831 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:     149474 HIT:         54 MISS:     149420 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:     293884 HIT:      70218 MISS:     223666 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:      96522 HIT:         52 MISS:      96470 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 626.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13321
  ROW_BUFFER_MISS:    6480968
  AVG DBUS CONGESTED CYCLE: 14.96
Channel 0 WQ ROW_BUFFER_HIT:      95761
  ROW_BUFFER_MISS:     492877
  FULL:          0
Channel 0 REFRESHES ISSUED:      19153

Channel 1 RQ ROW_BUFFER_HIT:      13243
  ROW_BUFFER_MISS:    6479303
  AVG DBUS CONGESTED CYCLE: 14.95
Channel 1 WQ ROW_BUFFER_HIT:      96382
  ROW_BUFFER_MISS:     491991
  FULL:          0
Channel 1 REFRESHES ISSUED:      19153
