// Seed: 64427309
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wand id_6
);
  wire id_8;
  logic [7:0] id_9 = id_9;
  module_0(
      id_8, id_8
  );
  wire id_10;
  id_11(
      .id_0(id_4), .id_1(id_8), .id_2(id_9[1'b0]), .id_3({1, 1'h0}), .id_4(1)
  );
endmodule
