# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SingleCycleCPU.srcs/sources_1/new/ALU.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/ALUControlUnit.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/BeforeALU.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/CPUControl.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/CPU_top.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/DataMemory.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/NextAddress.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/PC.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/Registers.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/SelectRegWriteData.v" \
"../../../../SingleCycleCPU.srcs/sources_1/new/SignExtend.v" \
"../../../../SingleCycleCPU.srcs/sim_1/new/FinalCPUTest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
