#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x153e3a620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x153e61f80 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x153e75340 .functor BUFZ 32, L_0x153e752a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x153e13950_0 .net *"_ivl_0", 31 0, L_0x153e752a0;  1 drivers
o0x158040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x153e6d5d0_0 .net "clk", 0 0, o0x158040040;  0 drivers
o0x158040070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x153e6d670_0 .net "data_address", 31 0, o0x158040070;  0 drivers
o0x1580400a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x153e6d710_0 .net "data_read", 0 0, o0x1580400a0;  0 drivers
v0x153e6d7b0_0 .net "data_readdata", 31 0, L_0x153e75340;  1 drivers
o0x158040100 .functor BUFZ 1, C4<z>; HiZ drive
v0x153e6d8a0_0 .net "data_write", 0 0, o0x158040100;  0 drivers
o0x158040130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x153e6d940_0 .net "data_writedata", 31 0, o0x158040130;  0 drivers
v0x153e6d9f0_0 .var/i "i", 31 0;
v0x153e6daa0 .array "ram", 0 65535, 31 0;
E_0x153e4b050 .event posedge, v0x153e6d5d0_0;
L_0x153e752a0 .array/port v0x153e6daa0, o0x158040070;
S_0x153e5bd00 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x153e4af40 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x153e755b0 .functor BUFZ 32, L_0x153e75410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x153e6de80_0 .net *"_ivl_0", 31 0, L_0x153e75410;  1 drivers
v0x153e6df40_0 .net *"_ivl_3", 29 0, L_0x153e754d0;  1 drivers
o0x158040340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x153e6dfe0_0 .net "instr_address", 31 0, o0x158040340;  0 drivers
v0x153e6e080_0 .net "instr_readdata", 31 0, L_0x153e755b0;  1 drivers
v0x153e6e130 .array "memory1", 0 65535, 31 0;
L_0x153e75410 .array/port v0x153e6e130, L_0x153e754d0;
L_0x153e754d0 .part o0x158040340, 0, 30;
S_0x153e6dc30 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x153e5bd00;
 .timescale 0 0;
v0x153e6ddf0_0 .var/i "i", 31 0;
S_0x153e4c850 .scope module, "sw_tb" "sw_tb" 5 1;
 .timescale 0 0;
v0x153e74a60_0 .net "active", 0 0, v0x153e72df0_0;  1 drivers
v0x153e74b10_0 .var "clk", 0 0;
v0x153e74ba0_0 .var "clk_enable", 0 0;
v0x153e74c30_0 .net "data_address", 31 0, L_0x153e77ae0;  1 drivers
v0x153e74cc0_0 .net "data_read", 0 0, L_0x153e76720;  1 drivers
v0x153e74d90_0 .var "data_readdata", 31 0;
v0x153e74e20_0 .net "data_write", 0 0, L_0x153e766b0;  1 drivers
v0x153e74ed0_0 .net "data_writedata", 31 0, L_0x153e77490;  1 drivers
v0x153e74f80_0 .net "instr_address", 31 0, L_0x153e78980;  1 drivers
v0x153e750b0_0 .var "instr_readdata", 31 0;
v0x153e75140_0 .net "register_v0", 31 0, L_0x153e77420;  1 drivers
v0x153e75210_0 .var "reset", 0 0;
S_0x153e6e240 .scope module, "dut" "mips_cpu_harvard" 5 58, 6 1 0, S_0x153e4c850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x153e766b0 .functor BUFZ 1, L_0x153e76240, C4<0>, C4<0>, C4<0>;
L_0x153e76720 .functor BUFZ 1, L_0x153e761a0, C4<0>, C4<0>, C4<0>;
L_0x153e76e10 .functor BUFZ 1, L_0x153e76070, C4<0>, C4<0>, C4<0>;
L_0x153e77490 .functor BUFZ 32, L_0x153e77330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153e77620 .functor BUFZ 32, L_0x153e77080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153e77ae0 .functor BUFZ 32, v0x153e6eba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153e782e0 .functor OR 1, L_0x153e77f80, L_0x153e78200, C4<0>, C4<0>;
L_0x153e784b0 .functor AND 1, L_0x153e78580, L_0x153e78860, C4<1>, C4<1>;
L_0x153e78980 .functor BUFZ 32, v0x153e70890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x153e71fd0_0 .net *"_ivl_11", 4 0, L_0x153e76a10;  1 drivers
v0x153e72060_0 .net *"_ivl_13", 4 0, L_0x153e76ab0;  1 drivers
L_0x158078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153e720f0_0 .net/2u *"_ivl_26", 15 0, L_0x158078208;  1 drivers
v0x153e72180_0 .net *"_ivl_29", 15 0, L_0x153e776d0;  1 drivers
L_0x158078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x153e72210_0 .net/2u *"_ivl_36", 31 0, L_0x158078298;  1 drivers
v0x153e722c0_0 .net *"_ivl_40", 31 0, L_0x153e77e30;  1 drivers
L_0x1580782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153e72370_0 .net *"_ivl_43", 25 0, L_0x1580782e0;  1 drivers
L_0x158078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x153e72420_0 .net/2u *"_ivl_44", 31 0, L_0x158078328;  1 drivers
v0x153e724d0_0 .net *"_ivl_46", 0 0, L_0x153e77f80;  1 drivers
v0x153e725e0_0 .net *"_ivl_48", 31 0, L_0x153e78060;  1 drivers
L_0x158078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153e72680_0 .net *"_ivl_51", 25 0, L_0x158078370;  1 drivers
L_0x1580783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x153e72730_0 .net/2u *"_ivl_52", 31 0, L_0x1580783b8;  1 drivers
v0x153e727e0_0 .net *"_ivl_54", 0 0, L_0x153e78200;  1 drivers
v0x153e72880_0 .net *"_ivl_58", 31 0, L_0x153e78410;  1 drivers
L_0x158078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153e72930_0 .net *"_ivl_61", 25 0, L_0x158078400;  1 drivers
L_0x158078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153e729e0_0 .net/2u *"_ivl_62", 31 0, L_0x158078448;  1 drivers
v0x153e72a90_0 .net *"_ivl_64", 0 0, L_0x153e78580;  1 drivers
v0x153e72c20_0 .net *"_ivl_67", 5 0, L_0x153e78620;  1 drivers
L_0x158078490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x153e72cb0_0 .net/2u *"_ivl_68", 5 0, L_0x158078490;  1 drivers
v0x153e72d50_0 .net *"_ivl_70", 0 0, L_0x153e78860;  1 drivers
v0x153e72df0_0 .var "active", 0 0;
v0x153e72e90_0 .net "alu_control_out", 3 0, v0x153e6eff0_0;  1 drivers
v0x153e72f70_0 .net "alu_fcode", 5 0, L_0x153e77540;  1 drivers
v0x153e73000_0 .net "alu_op", 1 0, L_0x153e76510;  1 drivers
v0x153e73090_0 .net "alu_op1", 31 0, L_0x153e77620;  1 drivers
v0x153e73120_0 .net "alu_op2", 31 0, L_0x153e77960;  1 drivers
v0x153e731b0_0 .net "alu_out", 31 0, v0x153e6eba0_0;  1 drivers
v0x153e73260_0 .net "alu_src", 0 0, L_0x153e75e90;  1 drivers
v0x153e73310_0 .net "alu_z_flag", 0 0, L_0x153e77bd0;  1 drivers
v0x153e733c0_0 .net "branch", 0 0, L_0x153e762f0;  1 drivers
v0x153e73470_0 .net "clk", 0 0, v0x153e74b10_0;  1 drivers
v0x153e73540_0 .net "clk_enable", 0 0, v0x153e74ba0_0;  1 drivers
v0x153e735d0_0 .net "curr_addr", 31 0, v0x153e70890_0;  1 drivers
v0x153e72b40_0 .net "curr_addr_p4", 31 0, L_0x153e77cf0;  1 drivers
v0x153e73860_0 .net "data_address", 31 0, L_0x153e77ae0;  alias, 1 drivers
v0x153e738f0_0 .net "data_read", 0 0, L_0x153e76720;  alias, 1 drivers
v0x153e73980_0 .net "data_readdata", 31 0, v0x153e74d90_0;  1 drivers
v0x153e73a10_0 .net "data_write", 0 0, L_0x153e766b0;  alias, 1 drivers
v0x153e73aa0_0 .net "data_writedata", 31 0, L_0x153e77490;  alias, 1 drivers
v0x153e73b30_0 .net "instr_address", 31 0, L_0x153e78980;  alias, 1 drivers
v0x153e73be0_0 .net "instr_opcode", 5 0, L_0x153e75680;  1 drivers
v0x153e73ca0_0 .net "instr_readdata", 31 0, v0x153e750b0_0;  1 drivers
v0x153e73d40_0 .net "j_type", 0 0, L_0x153e782e0;  1 drivers
v0x153e73de0_0 .net "jr_type", 0 0, L_0x153e784b0;  1 drivers
v0x153e73e80_0 .net "mem_read", 0 0, L_0x153e761a0;  1 drivers
v0x153e73f30_0 .net "mem_to_reg", 0 0, L_0x153e75fc0;  1 drivers
v0x153e73fe0_0 .net "mem_write", 0 0, L_0x153e76240;  1 drivers
v0x153e74090_0 .var "next_instr_addr", 31 0;
v0x153e74140_0 .net "offset", 31 0, L_0x153e778c0;  1 drivers
v0x153e741d0_0 .net "reg_a_read_data", 31 0, L_0x153e77080;  1 drivers
v0x153e74280_0 .net "reg_a_read_index", 4 0, L_0x153e767d0;  1 drivers
v0x153e74330_0 .net "reg_b_read_data", 31 0, L_0x153e77330;  1 drivers
v0x153e743e0_0 .net "reg_b_read_index", 4 0, L_0x153e768b0;  1 drivers
v0x153e74490_0 .net "reg_dst", 0 0, L_0x153e75da0;  1 drivers
v0x153e74540_0 .net "reg_write", 0 0, L_0x153e76070;  1 drivers
v0x153e745f0_0 .net "reg_write_data", 31 0, L_0x153e76c70;  1 drivers
v0x153e746a0_0 .net "reg_write_enable", 0 0, L_0x153e76e10;  1 drivers
v0x153e74750_0 .net "reg_write_index", 4 0, L_0x153e76b50;  1 drivers
v0x153e74800_0 .net "register_v0", 31 0, L_0x153e77420;  alias, 1 drivers
v0x153e748b0_0 .net "reset", 0 0, v0x153e75210_0;  1 drivers
E_0x153e6e580/0 .event edge, v0x153e6fd80_0, v0x153e6ec90_0, v0x153e72b40_0, v0x153e74140_0;
E_0x153e6e580/1 .event edge, v0x153e73d40_0, v0x153e73ca0_0, v0x153e73de0_0, v0x153e713d0_0;
E_0x153e6e580 .event/or E_0x153e6e580/0, E_0x153e6e580/1;
L_0x153e75680 .part v0x153e750b0_0, 26, 6;
L_0x153e767d0 .part v0x153e750b0_0, 21, 5;
L_0x153e768b0 .part v0x153e750b0_0, 16, 5;
L_0x153e76a10 .part v0x153e750b0_0, 11, 5;
L_0x153e76ab0 .part v0x153e750b0_0, 16, 5;
L_0x153e76b50 .functor MUXZ 5, L_0x153e76ab0, L_0x153e76a10, L_0x153e75da0, C4<>;
L_0x153e76c70 .functor MUXZ 32, v0x153e6eba0_0, v0x153e74d90_0, L_0x153e75fc0, C4<>;
L_0x153e77540 .part v0x153e750b0_0, 0, 6;
L_0x153e776d0 .part v0x153e750b0_0, 0, 16;
L_0x153e778c0 .concat [ 16 16 0 0], L_0x153e776d0, L_0x158078208;
L_0x153e77960 .functor MUXZ 32, L_0x153e77330, L_0x153e778c0, L_0x153e75e90, C4<>;
L_0x153e77cf0 .arith/sum 32, v0x153e70890_0, L_0x158078298;
L_0x153e77e30 .concat [ 6 26 0 0], L_0x153e75680, L_0x1580782e0;
L_0x153e77f80 .cmp/eq 32, L_0x153e77e30, L_0x158078328;
L_0x153e78060 .concat [ 6 26 0 0], L_0x153e75680, L_0x158078370;
L_0x153e78200 .cmp/eq 32, L_0x153e78060, L_0x1580783b8;
L_0x153e78410 .concat [ 6 26 0 0], L_0x153e75680, L_0x158078400;
L_0x153e78580 .cmp/eq 32, L_0x153e78410, L_0x158078448;
L_0x153e78620 .part v0x153e750b0_0, 0, 6;
L_0x153e78860 .cmp/ne 6, L_0x153e78620, L_0x158078490;
S_0x153e6e5f0 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x153e6e240;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x158078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153e6e8c0_0 .net/2u *"_ivl_0", 31 0, L_0x158078250;  1 drivers
v0x153e6e980_0 .net "control", 3 0, v0x153e6eff0_0;  alias, 1 drivers
v0x153e6ea30_0 .net "op1", 31 0, L_0x153e77620;  alias, 1 drivers
v0x153e6eaf0_0 .net "op2", 31 0, L_0x153e77960;  alias, 1 drivers
v0x153e6eba0_0 .var "result", 31 0;
v0x153e6ec90_0 .net "z_flag", 0 0, L_0x153e77bd0;  alias, 1 drivers
E_0x153e6e860 .event edge, v0x153e6eaf0_0, v0x153e6ea30_0, v0x153e6e980_0;
L_0x153e77bd0 .cmp/eq 32, v0x153e6eba0_0, L_0x158078250;
S_0x153e6edb0 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x153e6e240;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x153e6eff0_0 .var "alu_control_out", 3 0;
v0x153e6f0b0_0 .net "alu_fcode", 5 0, L_0x153e77540;  alias, 1 drivers
v0x153e6f150_0 .net "alu_opcode", 1 0, L_0x153e76510;  alias, 1 drivers
E_0x153e6efc0 .event edge, v0x153e6f150_0, v0x153e6f0b0_0;
S_0x153e6f260 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x153e6e240;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x153e75da0 .functor BUFZ 1, L_0x153e758d0, C4<0>, C4<0>, C4<0>;
L_0x153e75e90 .functor OR 1, L_0x153e759f0, L_0x153e75b50, C4<0>, C4<0>;
L_0x153e75fc0 .functor BUFZ 1, L_0x153e759f0, C4<0>, C4<0>, C4<0>;
L_0x153e76070 .functor OR 1, L_0x153e758d0, L_0x153e759f0, C4<0>, C4<0>;
L_0x153e761a0 .functor BUFZ 1, L_0x153e759f0, C4<0>, C4<0>, C4<0>;
L_0x153e76240 .functor BUFZ 1, L_0x153e75b50, C4<0>, C4<0>, C4<0>;
L_0x153e762f0 .functor BUFZ 1, L_0x153e75c90, C4<0>, C4<0>, C4<0>;
L_0x153e76420 .functor BUFZ 1, L_0x153e758d0, C4<0>, C4<0>, C4<0>;
L_0x153e765b0 .functor BUFZ 1, L_0x153e75c90, C4<0>, C4<0>, C4<0>;
v0x153e6f560_0 .net *"_ivl_0", 31 0, L_0x153e757a0;  1 drivers
L_0x1580780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x153e6f610_0 .net/2u *"_ivl_12", 5 0, L_0x1580780e8;  1 drivers
L_0x158078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x153e6f6c0_0 .net/2u *"_ivl_16", 5 0, L_0x158078130;  1 drivers
L_0x158078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153e6f780_0 .net *"_ivl_3", 25 0, L_0x158078010;  1 drivers
v0x153e6f830_0 .net *"_ivl_37", 0 0, L_0x153e76420;  1 drivers
L_0x158078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153e6f920_0 .net/2u *"_ivl_4", 31 0, L_0x158078058;  1 drivers
v0x153e6f9d0_0 .net *"_ivl_42", 0 0, L_0x153e765b0;  1 drivers
L_0x1580780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x153e6fa80_0 .net/2u *"_ivl_8", 5 0, L_0x1580780a0;  1 drivers
v0x153e6fb30_0 .net "alu_op", 1 0, L_0x153e76510;  alias, 1 drivers
v0x153e6fc60_0 .net "alu_src", 0 0, L_0x153e75e90;  alias, 1 drivers
v0x153e6fcf0_0 .net "beq", 0 0, L_0x153e75c90;  1 drivers
v0x153e6fd80_0 .net "branch", 0 0, L_0x153e762f0;  alias, 1 drivers
v0x153e6fe10_0 .net "instr_opcode", 5 0, L_0x153e75680;  alias, 1 drivers
v0x153e6fea0_0 .var "jump", 0 0;
v0x153e6ff30_0 .net "lw", 0 0, L_0x153e759f0;  1 drivers
v0x153e6ffd0_0 .net "mem_read", 0 0, L_0x153e761a0;  alias, 1 drivers
v0x153e70070_0 .net "mem_to_reg", 0 0, L_0x153e75fc0;  alias, 1 drivers
v0x153e70210_0 .net "mem_write", 0 0, L_0x153e76240;  alias, 1 drivers
v0x153e702b0_0 .net "r_format", 0 0, L_0x153e758d0;  1 drivers
v0x153e70350_0 .net "reg_dst", 0 0, L_0x153e75da0;  alias, 1 drivers
v0x153e703f0_0 .net "reg_write", 0 0, L_0x153e76070;  alias, 1 drivers
v0x153e70490_0 .net "sw", 0 0, L_0x153e75b50;  1 drivers
L_0x153e757a0 .concat [ 6 26 0 0], L_0x153e75680, L_0x158078010;
L_0x153e758d0 .cmp/eq 32, L_0x153e757a0, L_0x158078058;
L_0x153e759f0 .cmp/eq 6, L_0x153e75680, L_0x1580780a0;
L_0x153e75b50 .cmp/eq 6, L_0x153e75680, L_0x1580780e8;
L_0x153e75c90 .cmp/eq 6, L_0x153e75680, L_0x158078130;
L_0x153e76510 .concat8 [ 1 1 0 0], L_0x153e765b0, L_0x153e76420;
S_0x153e70620 .scope module, "cpu_pc" "pc" 6 158, 10 1 0, S_0x153e6e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x153e707e0_0 .net "clk", 0 0, v0x153e74b10_0;  alias, 1 drivers
v0x153e70890_0 .var "curr_addr", 31 0;
v0x153e70940_0 .net "next_addr", 31 0, v0x153e74090_0;  1 drivers
v0x153e70a00_0 .net "reset", 0 0, v0x153e75210_0;  alias, 1 drivers
E_0x153e70790 .event posedge, v0x153e707e0_0;
S_0x153e70b00 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x153e6e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x153e77080 .functor BUFZ 32, L_0x153e76ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153e77330 .functor BUFZ 32, L_0x153e77170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x153e717c0_2 .array/port v0x153e717c0, 2;
L_0x153e77420 .functor BUFZ 32, v0x153e717c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x153e70e70_0 .net *"_ivl_0", 31 0, L_0x153e76ec0;  1 drivers
v0x153e70f10_0 .net *"_ivl_10", 6 0, L_0x153e77210;  1 drivers
L_0x1580781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x153e70fb0_0 .net *"_ivl_13", 1 0, L_0x1580781c0;  1 drivers
v0x153e71060_0 .net *"_ivl_2", 6 0, L_0x153e76f60;  1 drivers
L_0x158078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x153e71110_0 .net *"_ivl_5", 1 0, L_0x158078178;  1 drivers
v0x153e71200_0 .net *"_ivl_8", 31 0, L_0x153e77170;  1 drivers
v0x153e712b0_0 .net "r_clk", 0 0, v0x153e74b10_0;  alias, 1 drivers
v0x153e71340_0 .net "r_clk_enable", 0 0, v0x153e74ba0_0;  alias, 1 drivers
v0x153e713d0_0 .net "read_data1", 31 0, L_0x153e77080;  alias, 1 drivers
v0x153e71500_0 .net "read_data2", 31 0, L_0x153e77330;  alias, 1 drivers
v0x153e715b0_0 .net "read_reg1", 4 0, L_0x153e767d0;  alias, 1 drivers
v0x153e71660_0 .net "read_reg2", 4 0, L_0x153e768b0;  alias, 1 drivers
v0x153e71710_0 .net "register_v0", 31 0, L_0x153e77420;  alias, 1 drivers
v0x153e717c0 .array "registers", 0 31, 31 0;
v0x153e71b60_0 .net "reset", 0 0, v0x153e75210_0;  alias, 1 drivers
v0x153e71c10_0 .net "write_control", 0 0, L_0x153e76e10;  alias, 1 drivers
v0x153e71ca0_0 .net "write_data", 31 0, L_0x153e76c70;  alias, 1 drivers
v0x153e71e30_0 .net "write_reg", 4 0, L_0x153e76b50;  alias, 1 drivers
L_0x153e76ec0 .array/port v0x153e717c0, L_0x153e76f60;
L_0x153e76f60 .concat [ 5 2 0 0], L_0x153e767d0, L_0x158078178;
L_0x153e77170 .array/port v0x153e717c0, L_0x153e77210;
L_0x153e77210 .concat [ 5 2 0 0], L_0x153e768b0, L_0x1580781c0;
    .scope S_0x153e61f80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153e6d9f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x153e6d9f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x153e6d9f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e6daa0, 0, 4;
    %load/vec4 v0x153e6d9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x153e6d9f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x153e61f80;
T_1 ;
    %wait E_0x153e4b050;
    %load/vec4 v0x153e6d8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x153e6d940_0;
    %ix/getv 3, v0x153e6d670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e6daa0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x153e5bd00;
T_2 ;
    %fork t_1, S_0x153e6dc30;
    %jmp t_0;
    .scope S_0x153e6dc30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x153e6ddf0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x153e6ddf0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x153e6ddf0_0;
    %store/vec4a v0x153e6e130, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x153e6ddf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x153e6ddf0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e6e130, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e6e130, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e6e130, 4, 0;
    %end;
    .scope S_0x153e5bd00;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x153e70b00;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153e717c0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x153e70b00;
T_4 ;
    %wait E_0x153e70790;
    %load/vec4 v0x153e71b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x153e71340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x153e71c10_0;
    %load/vec4 v0x153e71e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x153e71ca0_0;
    %load/vec4 v0x153e71e30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153e717c0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x153e6edb0;
T_5 ;
    %wait E_0x153e6efc0;
    %load/vec4 v0x153e6f150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x153e6eff0_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x153e6f150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x153e6eff0_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x153e6f150_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x153e6f0b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x153e6eff0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x153e6eff0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x153e6eff0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x153e6eff0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x153e6eff0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x153e6e5f0;
T_6 ;
    %wait E_0x153e6e860;
    %load/vec4 v0x153e6e980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x153e6eba0_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x153e6ea30_0;
    %load/vec4 v0x153e6eaf0_0;
    %and;
    %assign/vec4 v0x153e6eba0_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x153e6ea30_0;
    %load/vec4 v0x153e6eaf0_0;
    %or;
    %assign/vec4 v0x153e6eba0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x153e6ea30_0;
    %load/vec4 v0x153e6eaf0_0;
    %add;
    %assign/vec4 v0x153e6eba0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x153e6ea30_0;
    %load/vec4 v0x153e6eaf0_0;
    %sub;
    %assign/vec4 v0x153e6eba0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x153e6ea30_0;
    %load/vec4 v0x153e6eaf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x153e6eba0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x153e6ea30_0;
    %load/vec4 v0x153e6eaf0_0;
    %or;
    %inv;
    %assign/vec4 v0x153e6eba0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x153e70620;
T_7 ;
    %wait E_0x153e70790;
    %load/vec4 v0x153e70a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x153e70890_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x153e70940_0;
    %assign/vec4 v0x153e70890_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x153e6e240;
T_8 ;
    %wait E_0x153e6e580;
    %load/vec4 v0x153e733c0_0;
    %load/vec4 v0x153e73310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x153e72b40_0;
    %load/vec4 v0x153e74140_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x153e74090_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x153e73d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x153e72b40_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x153e73ca0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x153e74090_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x153e73de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x153e741d0_0;
    %store/vec4 v0x153e74090_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x153e72b40_0;
    %store/vec4 v0x153e74090_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x153e6e240;
T_9 ;
    %pushi/vec4 10, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x153e70790;
    %vpi_call/w 6 152 "$display", "next_instr_addr=%d", v0x153e74280_0 {0 0 0};
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x153e4c850;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153e74b10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x153e74b10_0;
    %inv;
    %store/vec4 v0x153e74b10_0, 0, 1;
    %delay 1, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x153e4c850;
T_11 ;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x153e750b0_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x153e74d90_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x153e750b0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x153e74d90_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 2890334312, 0, 32;
    %store/vec4 v0x153e750b0_0, 0, 32;
    %load/vec4 v0x153e74e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 5 50 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_11.1 ;
    %load/vec4 v0x153e74cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 5 51 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x153e74c30_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 5 52 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x153e74c30_0 {0 0 0};
T_11.5 ;
    %load/vec4 v0x153e74ed0_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 5 53 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x153e74ed0_0 {0 0 0};
T_11.7 ;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
