#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x250b030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24d9320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x24e08a0 .functor NOT 1, L_0x25372e0, C4<0>, C4<0>, C4<0>;
L_0x25370c0 .functor XOR 2, L_0x2536f80, L_0x2537020, C4<00>, C4<00>;
L_0x25371d0 .functor XOR 2, L_0x25370c0, L_0x2537130, C4<00>, C4<00>;
v0x25338f0_0 .net *"_ivl_10", 1 0, L_0x2537130;  1 drivers
v0x25339f0_0 .net *"_ivl_12", 1 0, L_0x25371d0;  1 drivers
v0x2533ad0_0 .net *"_ivl_2", 1 0, L_0x2536ee0;  1 drivers
v0x2533b90_0 .net *"_ivl_4", 1 0, L_0x2536f80;  1 drivers
v0x2533c70_0 .net *"_ivl_6", 1 0, L_0x2537020;  1 drivers
v0x2533da0_0 .net *"_ivl_8", 1 0, L_0x25370c0;  1 drivers
v0x2533e80_0 .net "a", 0 0, v0x2531630_0;  1 drivers
v0x2533f20_0 .net "b", 0 0, v0x25316d0_0;  1 drivers
v0x2533fc0_0 .net "c", 0 0, v0x2531770_0;  1 drivers
v0x2534060_0 .var "clk", 0 0;
v0x2534100_0 .net "d", 0 0, v0x25318b0_0;  1 drivers
v0x25341a0_0 .net "out_pos_dut", 0 0, L_0x2536d00;  1 drivers
v0x2534240_0 .net "out_pos_ref", 0 0, L_0x2535880;  1 drivers
v0x25342e0_0 .net "out_sop_dut", 0 0, L_0x2536240;  1 drivers
v0x2534380_0 .net "out_sop_ref", 0 0, L_0x250c540;  1 drivers
v0x2534420_0 .var/2u "stats1", 223 0;
v0x25344c0_0 .var/2u "strobe", 0 0;
v0x2534670_0 .net "tb_match", 0 0, L_0x25372e0;  1 drivers
v0x2534740_0 .net "tb_mismatch", 0 0, L_0x24e08a0;  1 drivers
v0x25347e0_0 .net "wavedrom_enable", 0 0, v0x2531b80_0;  1 drivers
v0x25348b0_0 .net "wavedrom_title", 511 0, v0x2531c20_0;  1 drivers
L_0x2536ee0 .concat [ 1 1 0 0], L_0x2535880, L_0x250c540;
L_0x2536f80 .concat [ 1 1 0 0], L_0x2535880, L_0x250c540;
L_0x2537020 .concat [ 1 1 0 0], L_0x2536d00, L_0x2536240;
L_0x2537130 .concat [ 1 1 0 0], L_0x2535880, L_0x250c540;
L_0x25372e0 .cmp/eeq 2, L_0x2536ee0, L_0x25371d0;
S_0x24dd5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x24d9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24e0c80 .functor AND 1, v0x2531770_0, v0x25318b0_0, C4<1>, C4<1>;
L_0x24e1060 .functor NOT 1, v0x2531630_0, C4<0>, C4<0>, C4<0>;
L_0x24e1440 .functor NOT 1, v0x25316d0_0, C4<0>, C4<0>, C4<0>;
L_0x24e16c0 .functor AND 1, L_0x24e1060, L_0x24e1440, C4<1>, C4<1>;
L_0x24f8650 .functor AND 1, L_0x24e16c0, v0x2531770_0, C4<1>, C4<1>;
L_0x250c540 .functor OR 1, L_0x24e0c80, L_0x24f8650, C4<0>, C4<0>;
L_0x2534d00 .functor NOT 1, v0x25316d0_0, C4<0>, C4<0>, C4<0>;
L_0x2534d70 .functor OR 1, L_0x2534d00, v0x25318b0_0, C4<0>, C4<0>;
L_0x2534e80 .functor AND 1, v0x2531770_0, L_0x2534d70, C4<1>, C4<1>;
L_0x2534f40 .functor NOT 1, v0x2531630_0, C4<0>, C4<0>, C4<0>;
L_0x2535010 .functor OR 1, L_0x2534f40, v0x25316d0_0, C4<0>, C4<0>;
L_0x2535080 .functor AND 1, L_0x2534e80, L_0x2535010, C4<1>, C4<1>;
L_0x2535200 .functor NOT 1, v0x25316d0_0, C4<0>, C4<0>, C4<0>;
L_0x2535270 .functor OR 1, L_0x2535200, v0x25318b0_0, C4<0>, C4<0>;
L_0x2535190 .functor AND 1, v0x2531770_0, L_0x2535270, C4<1>, C4<1>;
L_0x2535400 .functor NOT 1, v0x2531630_0, C4<0>, C4<0>, C4<0>;
L_0x2535500 .functor OR 1, L_0x2535400, v0x25318b0_0, C4<0>, C4<0>;
L_0x25355c0 .functor AND 1, L_0x2535190, L_0x2535500, C4<1>, C4<1>;
L_0x2535770 .functor XNOR 1, L_0x2535080, L_0x25355c0, C4<0>, C4<0>;
v0x24e01d0_0 .net *"_ivl_0", 0 0, L_0x24e0c80;  1 drivers
v0x24e05d0_0 .net *"_ivl_12", 0 0, L_0x2534d00;  1 drivers
v0x24e09b0_0 .net *"_ivl_14", 0 0, L_0x2534d70;  1 drivers
v0x24e0d90_0 .net *"_ivl_16", 0 0, L_0x2534e80;  1 drivers
v0x24e1170_0 .net *"_ivl_18", 0 0, L_0x2534f40;  1 drivers
v0x24e1550_0 .net *"_ivl_2", 0 0, L_0x24e1060;  1 drivers
v0x24e17d0_0 .net *"_ivl_20", 0 0, L_0x2535010;  1 drivers
v0x252fba0_0 .net *"_ivl_24", 0 0, L_0x2535200;  1 drivers
v0x252fc80_0 .net *"_ivl_26", 0 0, L_0x2535270;  1 drivers
v0x252fd60_0 .net *"_ivl_28", 0 0, L_0x2535190;  1 drivers
v0x252fe40_0 .net *"_ivl_30", 0 0, L_0x2535400;  1 drivers
v0x252ff20_0 .net *"_ivl_32", 0 0, L_0x2535500;  1 drivers
v0x2530000_0 .net *"_ivl_36", 0 0, L_0x2535770;  1 drivers
L_0x7f3f9731b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x25300c0_0 .net *"_ivl_38", 0 0, L_0x7f3f9731b018;  1 drivers
v0x25301a0_0 .net *"_ivl_4", 0 0, L_0x24e1440;  1 drivers
v0x2530280_0 .net *"_ivl_6", 0 0, L_0x24e16c0;  1 drivers
v0x2530360_0 .net *"_ivl_8", 0 0, L_0x24f8650;  1 drivers
v0x2530440_0 .net "a", 0 0, v0x2531630_0;  alias, 1 drivers
v0x2530500_0 .net "b", 0 0, v0x25316d0_0;  alias, 1 drivers
v0x25305c0_0 .net "c", 0 0, v0x2531770_0;  alias, 1 drivers
v0x2530680_0 .net "d", 0 0, v0x25318b0_0;  alias, 1 drivers
v0x2530740_0 .net "out_pos", 0 0, L_0x2535880;  alias, 1 drivers
v0x2530800_0 .net "out_sop", 0 0, L_0x250c540;  alias, 1 drivers
v0x25308c0_0 .net "pos0", 0 0, L_0x2535080;  1 drivers
v0x2530980_0 .net "pos1", 0 0, L_0x25355c0;  1 drivers
L_0x2535880 .functor MUXZ 1, L_0x7f3f9731b018, L_0x2535080, L_0x2535770, C4<>;
S_0x2530b00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x24d9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2531630_0 .var "a", 0 0;
v0x25316d0_0 .var "b", 0 0;
v0x2531770_0 .var "c", 0 0;
v0x2531810_0 .net "clk", 0 0, v0x2534060_0;  1 drivers
v0x25318b0_0 .var "d", 0 0;
v0x25319a0_0 .var/2u "fail", 0 0;
v0x2531a40_0 .var/2u "fail1", 0 0;
v0x2531ae0_0 .net "tb_match", 0 0, L_0x25372e0;  alias, 1 drivers
v0x2531b80_0 .var "wavedrom_enable", 0 0;
v0x2531c20_0 .var "wavedrom_title", 511 0;
E_0x24ec010/0 .event negedge, v0x2531810_0;
E_0x24ec010/1 .event posedge, v0x2531810_0;
E_0x24ec010 .event/or E_0x24ec010/0, E_0x24ec010/1;
S_0x2530e30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2530b00;
 .timescale -12 -12;
v0x2531070_0 .var/2s "i", 31 0;
E_0x24ebeb0 .event posedge, v0x2531810_0;
S_0x2531170 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2530b00;
 .timescale -12 -12;
v0x2531370_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2531450 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2530b00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2531e00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x24d9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2535a30 .functor AND 1, v0x2531770_0, v0x25318b0_0, C4<1>, C4<1>;
L_0x2535ce0 .functor NOT 1, v0x2531630_0, C4<0>, C4<0>, C4<0>;
L_0x2535d70 .functor NOT 1, v0x25316d0_0, C4<0>, C4<0>, C4<0>;
L_0x2535ef0 .functor AND 1, L_0x2535ce0, L_0x2535d70, C4<1>, C4<1>;
L_0x2536030 .functor AND 1, L_0x2535ef0, v0x2531770_0, C4<1>, C4<1>;
L_0x25360f0 .functor OR 1, L_0x2535a30, L_0x2536030, C4<0>, C4<0>;
L_0x2536240 .functor BUFZ 1, L_0x25360f0, C4<0>, C4<0>, C4<0>;
L_0x2536350 .functor NOT 1, v0x25316d0_0, C4<0>, C4<0>, C4<0>;
L_0x2536410 .functor OR 1, L_0x2536350, v0x25318b0_0, C4<0>, C4<0>;
L_0x25364d0 .functor AND 1, v0x2531770_0, L_0x2536410, C4<1>, C4<1>;
L_0x25365f0 .functor NOT 1, v0x2531630_0, C4<0>, C4<0>, C4<0>;
L_0x2536770 .functor OR 1, L_0x25365f0, v0x25316d0_0, C4<0>, C4<0>;
L_0x2536850 .functor AND 1, L_0x25364d0, L_0x2536770, C4<1>, C4<1>;
L_0x2536960 .functor NOT 1, v0x2531630_0, C4<0>, C4<0>, C4<0>;
L_0x25367e0 .functor OR 1, L_0x2536960, v0x25318b0_0, C4<0>, C4<0>;
L_0x2536aa0 .functor AND 1, v0x2531770_0, L_0x25367e0, C4<1>, C4<1>;
L_0x2536bf0 .functor AND 1, L_0x2536850, L_0x2536aa0, C4<1>, C4<1>;
v0x2531fc0_0 .net *"_ivl_0", 0 0, L_0x2535a30;  1 drivers
v0x25320a0_0 .net *"_ivl_14", 0 0, L_0x2536350;  1 drivers
v0x2532180_0 .net *"_ivl_16", 0 0, L_0x2536410;  1 drivers
v0x2532270_0 .net *"_ivl_18", 0 0, L_0x25364d0;  1 drivers
v0x2532350_0 .net *"_ivl_2", 0 0, L_0x2535ce0;  1 drivers
v0x2532480_0 .net *"_ivl_20", 0 0, L_0x25365f0;  1 drivers
v0x2532560_0 .net *"_ivl_22", 0 0, L_0x2536770;  1 drivers
v0x2532640_0 .net *"_ivl_26", 0 0, L_0x2536960;  1 drivers
v0x2532720_0 .net *"_ivl_28", 0 0, L_0x25367e0;  1 drivers
v0x2532890_0 .net *"_ivl_32", 0 0, L_0x2536bf0;  1 drivers
L_0x7f3f9731b060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2532970_0 .net/2u *"_ivl_34", 0 0, L_0x7f3f9731b060;  1 drivers
L_0x7f3f9731b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2532a50_0 .net/2u *"_ivl_36", 0 0, L_0x7f3f9731b0a8;  1 drivers
v0x2532b30_0 .net *"_ivl_4", 0 0, L_0x2535d70;  1 drivers
v0x2532c10_0 .net *"_ivl_6", 0 0, L_0x2535ef0;  1 drivers
v0x2532cf0_0 .net *"_ivl_8", 0 0, L_0x2536030;  1 drivers
v0x2532dd0_0 .net "a", 0 0, v0x2531630_0;  alias, 1 drivers
v0x2532e70_0 .net "b", 0 0, v0x25316d0_0;  alias, 1 drivers
v0x2533070_0 .net "c", 0 0, v0x2531770_0;  alias, 1 drivers
v0x2533160_0 .net "d", 0 0, v0x25318b0_0;  alias, 1 drivers
v0x2533250_0 .net "out_pos", 0 0, L_0x2536d00;  alias, 1 drivers
v0x2533310_0 .net "out_sop", 0 0, L_0x2536240;  alias, 1 drivers
v0x25333d0_0 .net "pos0", 0 0, L_0x2536850;  1 drivers
v0x2533490_0 .net "pos1", 0 0, L_0x2536aa0;  1 drivers
v0x2533550_0 .net "sop", 0 0, L_0x25360f0;  1 drivers
L_0x2536d00 .functor MUXZ 1, L_0x7f3f9731b0a8, L_0x7f3f9731b060, L_0x2536bf0, C4<>;
S_0x25336d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x24d9320;
 .timescale -12 -12;
E_0x24d59f0 .event anyedge, v0x25344c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x25344c0_0;
    %nor/r;
    %assign/vec4 v0x25344c0_0, 0;
    %wait E_0x24d59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2530b00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25319a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2531a40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2530b00;
T_4 ;
    %wait E_0x24ec010;
    %load/vec4 v0x2531ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x25319a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2530b00;
T_5 ;
    %wait E_0x24ebeb0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %wait E_0x24ebeb0;
    %load/vec4 v0x25319a0_0;
    %store/vec4 v0x2531a40_0, 0, 1;
    %fork t_1, S_0x2530e30;
    %jmp t_0;
    .scope S_0x2530e30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2531070_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2531070_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x24ebeb0;
    %load/vec4 v0x2531070_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2531070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2531070_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2530b00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24ec010;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x25318b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2531770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25316d0_0, 0;
    %assign/vec4 v0x2531630_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x25319a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2531a40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x24d9320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2534060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25344c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x24d9320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2534060_0;
    %inv;
    %store/vec4 v0x2534060_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x24d9320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2531810_0, v0x2534740_0, v0x2533e80_0, v0x2533f20_0, v0x2533fc0_0, v0x2534100_0, v0x2534380_0, v0x25342e0_0, v0x2534240_0, v0x25341a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x24d9320;
T_9 ;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2534420_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x24d9320;
T_10 ;
    %wait E_0x24ec010;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2534420_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2534420_0, 4, 32;
    %load/vec4 v0x2534670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2534420_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2534420_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2534420_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2534380_0;
    %load/vec4 v0x2534380_0;
    %load/vec4 v0x25342e0_0;
    %xor;
    %load/vec4 v0x2534380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2534420_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2534420_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2534240_0;
    %load/vec4 v0x2534240_0;
    %load/vec4 v0x25341a0_0;
    %xor;
    %load/vec4 v0x2534240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2534420_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2534420_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2534420_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/machine/ece241_2013_q2/iter2/response0/top_module.sv";
