#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d17173bc40 .scope module, "controller_tb" "controller_tb" 2 1;
 .timescale 0 0;
v000001d1715a3cc0_0 .net "A", 4 0, v000001d1715731a0_0;  1 drivers
v000001d1715a3d60_0 .net "B", 4 0, v000001d171572b20_0;  1 drivers
v000001d1715a3e00_0 .net "OP", 0 0, v000001d1715a6c40_0;  1 drivers
v000001d1715a3ea0_0 .var "clk", 0 0;
v000001d1715a3f40_0 .var "reset", 0 0;
S_000001d1715a6ab0 .scope module, "uut" "controller" 2 7, 3 1 0, S_000001d17173bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 5 "A";
    .port_info 3 /OUTPUT 5 "B";
    .port_info 4 /OUTPUT 1 "OP";
P_000001d17173bdd0 .param/l "FINISH" 0 3 14, C4<100>;
P_000001d17173be08 .param/l "ONE" 0 3 11, C4<001>;
P_000001d17173be40 .param/l "START" 0 3 10, C4<000>;
P_000001d17173be78 .param/l "THREE" 0 3 13, C4<011>;
P_000001d17173beb0 .param/l "TWO" 0 3 12, C4<010>;
v000001d1715731a0_0 .var "A", 4 0;
v000001d171572b20_0 .var "B", 4 0;
v000001d1715a6c40_0 .var "OP", 0 0;
v000001d1715a6ce0_0 .net "clk", 0 0, v000001d1715a3ea0_0;  1 drivers
v000001d1715a6d80_0 .var "nstate", 2 0;
v000001d1715a6e20_0 .var "pstate", 2 0;
v000001d1715a3c20_0 .net "reset", 0 0, v000001d1715a3f40_0;  1 drivers
E_000001d17173ad20 .event anyedge, v000001d1715a6e20_0;
E_000001d17173b6e0 .event posedge, v000001d1715a3c20_0, v000001d1715a6ce0_0;
    .scope S_000001d1715a6ab0;
T_0 ;
    %wait E_000001d17173b6e0;
    %load/vec4 v000001d1715a3c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d1715a6e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d1715a6d80_0;
    %assign/vec4 v000001d1715a6e20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d1715a6ab0;
T_1 ;
    %wait E_000001d17173ad20;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d1715731a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001d171572b20_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1715a6c40_0, 0, 1;
    %load/vec4 v000001d1715a6e20_0;
    %store/vec4 v000001d1715a6d80_0, 0, 3;
    %load/vec4 v000001d1715a6e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d1715a6d80_0, 0, 3;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d1715a6d80_0, 0, 3;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v000001d1715731a0_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v000001d171572b20_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1715a6c40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d1715a6d80_0, 0, 3;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v000001d1715731a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001d171572b20_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1715a6c40_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001d1715a6d80_0, 0, 3;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v000001d1715731a0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001d171572b20_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1715a6c40_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001d1715a6d80_0, 0, 3;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d1715a6d80_0, 0, 3;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d17173bc40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1715a3ea0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000001d1715a3ea0_0;
    %inv;
    %store/vec4 v000001d1715a3ea0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001d17173bc40;
T_3 ;
    %vpi_call 2 22 "$dumpfile", "controller_tb_test.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d17173bc40 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1715a3f40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1715a3f40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1715a3f40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1715a3f40_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
