// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _quantize_activation_HH_
#define _quantize_activation_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_udiv_40ns_40neOg.h"

namespace ap_rtl {

struct quantize_activation : public sc_module {
    // Port declarations 269
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > input_0_V_address0;
    sc_out< sc_logic > input_0_V_ce0;
    sc_in< sc_lv<40> > input_0_V_q0;
    sc_out< sc_lv<9> > input_0_V_address1;
    sc_out< sc_logic > input_0_V_ce1;
    sc_in< sc_lv<40> > input_0_V_q1;
    sc_out< sc_lv<3> > output_states_0_0_0_V_address0;
    sc_out< sc_logic > output_states_0_0_0_V_ce0;
    sc_out< sc_logic > output_states_0_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_0_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_0_1_0_V_address0;
    sc_out< sc_logic > output_states_0_1_0_V_ce0;
    sc_out< sc_logic > output_states_0_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_0_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_0_2_0_V_address0;
    sc_out< sc_logic > output_states_0_2_0_V_ce0;
    sc_out< sc_logic > output_states_0_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_0_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_0_3_0_V_address0;
    sc_out< sc_logic > output_states_0_3_0_V_ce0;
    sc_out< sc_logic > output_states_0_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_0_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_1_0_0_V_address0;
    sc_out< sc_logic > output_states_1_0_0_V_ce0;
    sc_out< sc_logic > output_states_1_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_1_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_1_1_0_V_address0;
    sc_out< sc_logic > output_states_1_1_0_V_ce0;
    sc_out< sc_logic > output_states_1_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_1_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_1_2_0_V_address0;
    sc_out< sc_logic > output_states_1_2_0_V_ce0;
    sc_out< sc_logic > output_states_1_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_1_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_1_3_0_V_address0;
    sc_out< sc_logic > output_states_1_3_0_V_ce0;
    sc_out< sc_logic > output_states_1_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_1_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_2_0_0_V_address0;
    sc_out< sc_logic > output_states_2_0_0_V_ce0;
    sc_out< sc_logic > output_states_2_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_2_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_2_1_0_V_address0;
    sc_out< sc_logic > output_states_2_1_0_V_ce0;
    sc_out< sc_logic > output_states_2_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_2_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_2_2_0_V_address0;
    sc_out< sc_logic > output_states_2_2_0_V_ce0;
    sc_out< sc_logic > output_states_2_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_2_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_2_3_0_V_address0;
    sc_out< sc_logic > output_states_2_3_0_V_ce0;
    sc_out< sc_logic > output_states_2_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_2_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_3_0_0_V_address0;
    sc_out< sc_logic > output_states_3_0_0_V_ce0;
    sc_out< sc_logic > output_states_3_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_3_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_3_1_0_V_address0;
    sc_out< sc_logic > output_states_3_1_0_V_ce0;
    sc_out< sc_logic > output_states_3_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_3_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_3_2_0_V_address0;
    sc_out< sc_logic > output_states_3_2_0_V_ce0;
    sc_out< sc_logic > output_states_3_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_3_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_3_3_0_V_address0;
    sc_out< sc_logic > output_states_3_3_0_V_ce0;
    sc_out< sc_logic > output_states_3_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_3_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_4_0_0_V_address0;
    sc_out< sc_logic > output_states_4_0_0_V_ce0;
    sc_out< sc_logic > output_states_4_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_4_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_4_1_0_V_address0;
    sc_out< sc_logic > output_states_4_1_0_V_ce0;
    sc_out< sc_logic > output_states_4_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_4_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_4_2_0_V_address0;
    sc_out< sc_logic > output_states_4_2_0_V_ce0;
    sc_out< sc_logic > output_states_4_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_4_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_4_3_0_V_address0;
    sc_out< sc_logic > output_states_4_3_0_V_ce0;
    sc_out< sc_logic > output_states_4_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_4_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_5_0_0_V_address0;
    sc_out< sc_logic > output_states_5_0_0_V_ce0;
    sc_out< sc_logic > output_states_5_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_5_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_5_1_0_V_address0;
    sc_out< sc_logic > output_states_5_1_0_V_ce0;
    sc_out< sc_logic > output_states_5_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_5_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_5_2_0_V_address0;
    sc_out< sc_logic > output_states_5_2_0_V_ce0;
    sc_out< sc_logic > output_states_5_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_5_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_5_3_0_V_address0;
    sc_out< sc_logic > output_states_5_3_0_V_ce0;
    sc_out< sc_logic > output_states_5_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_5_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_6_0_0_V_address0;
    sc_out< sc_logic > output_states_6_0_0_V_ce0;
    sc_out< sc_logic > output_states_6_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_6_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_6_1_0_V_address0;
    sc_out< sc_logic > output_states_6_1_0_V_ce0;
    sc_out< sc_logic > output_states_6_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_6_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_6_2_0_V_address0;
    sc_out< sc_logic > output_states_6_2_0_V_ce0;
    sc_out< sc_logic > output_states_6_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_6_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_6_3_0_V_address0;
    sc_out< sc_logic > output_states_6_3_0_V_ce0;
    sc_out< sc_logic > output_states_6_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_6_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_7_0_0_V_address0;
    sc_out< sc_logic > output_states_7_0_0_V_ce0;
    sc_out< sc_logic > output_states_7_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_7_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_7_1_0_V_address0;
    sc_out< sc_logic > output_states_7_1_0_V_ce0;
    sc_out< sc_logic > output_states_7_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_7_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_7_2_0_V_address0;
    sc_out< sc_logic > output_states_7_2_0_V_ce0;
    sc_out< sc_logic > output_states_7_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_7_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_7_3_0_V_address0;
    sc_out< sc_logic > output_states_7_3_0_V_ce0;
    sc_out< sc_logic > output_states_7_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_7_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_8_0_0_V_address0;
    sc_out< sc_logic > output_states_8_0_0_V_ce0;
    sc_out< sc_logic > output_states_8_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_8_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_8_1_0_V_address0;
    sc_out< sc_logic > output_states_8_1_0_V_ce0;
    sc_out< sc_logic > output_states_8_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_8_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_8_2_0_V_address0;
    sc_out< sc_logic > output_states_8_2_0_V_ce0;
    sc_out< sc_logic > output_states_8_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_8_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_8_3_0_V_address0;
    sc_out< sc_logic > output_states_8_3_0_V_ce0;
    sc_out< sc_logic > output_states_8_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_8_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_9_0_0_V_address0;
    sc_out< sc_logic > output_states_9_0_0_V_ce0;
    sc_out< sc_logic > output_states_9_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_9_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_9_1_0_V_address0;
    sc_out< sc_logic > output_states_9_1_0_V_ce0;
    sc_out< sc_logic > output_states_9_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_9_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_9_2_0_V_address0;
    sc_out< sc_logic > output_states_9_2_0_V_ce0;
    sc_out< sc_logic > output_states_9_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_9_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_9_3_0_V_address0;
    sc_out< sc_logic > output_states_9_3_0_V_ce0;
    sc_out< sc_logic > output_states_9_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_9_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_10_0_0_V_address0;
    sc_out< sc_logic > output_states_10_0_0_V_ce0;
    sc_out< sc_logic > output_states_10_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_10_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_10_1_0_V_address0;
    sc_out< sc_logic > output_states_10_1_0_V_ce0;
    sc_out< sc_logic > output_states_10_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_10_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_10_2_0_V_address0;
    sc_out< sc_logic > output_states_10_2_0_V_ce0;
    sc_out< sc_logic > output_states_10_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_10_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_10_3_0_V_address0;
    sc_out< sc_logic > output_states_10_3_0_V_ce0;
    sc_out< sc_logic > output_states_10_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_10_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_11_0_0_V_address0;
    sc_out< sc_logic > output_states_11_0_0_V_ce0;
    sc_out< sc_logic > output_states_11_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_11_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_11_1_0_V_address0;
    sc_out< sc_logic > output_states_11_1_0_V_ce0;
    sc_out< sc_logic > output_states_11_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_11_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_11_2_0_V_address0;
    sc_out< sc_logic > output_states_11_2_0_V_ce0;
    sc_out< sc_logic > output_states_11_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_11_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_11_3_0_V_address0;
    sc_out< sc_logic > output_states_11_3_0_V_ce0;
    sc_out< sc_logic > output_states_11_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_11_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_12_0_0_V_address0;
    sc_out< sc_logic > output_states_12_0_0_V_ce0;
    sc_out< sc_logic > output_states_12_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_12_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_12_1_0_V_address0;
    sc_out< sc_logic > output_states_12_1_0_V_ce0;
    sc_out< sc_logic > output_states_12_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_12_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_12_2_0_V_address0;
    sc_out< sc_logic > output_states_12_2_0_V_ce0;
    sc_out< sc_logic > output_states_12_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_12_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_12_3_0_V_address0;
    sc_out< sc_logic > output_states_12_3_0_V_ce0;
    sc_out< sc_logic > output_states_12_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_12_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_13_0_0_V_address0;
    sc_out< sc_logic > output_states_13_0_0_V_ce0;
    sc_out< sc_logic > output_states_13_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_13_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_13_1_0_V_address0;
    sc_out< sc_logic > output_states_13_1_0_V_ce0;
    sc_out< sc_logic > output_states_13_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_13_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_13_2_0_V_address0;
    sc_out< sc_logic > output_states_13_2_0_V_ce0;
    sc_out< sc_logic > output_states_13_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_13_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_13_3_0_V_address0;
    sc_out< sc_logic > output_states_13_3_0_V_ce0;
    sc_out< sc_logic > output_states_13_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_13_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_14_0_0_V_address0;
    sc_out< sc_logic > output_states_14_0_0_V_ce0;
    sc_out< sc_logic > output_states_14_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_14_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_14_1_0_V_address0;
    sc_out< sc_logic > output_states_14_1_0_V_ce0;
    sc_out< sc_logic > output_states_14_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_14_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_14_2_0_V_address0;
    sc_out< sc_logic > output_states_14_2_0_V_ce0;
    sc_out< sc_logic > output_states_14_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_14_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_14_3_0_V_address0;
    sc_out< sc_logic > output_states_14_3_0_V_ce0;
    sc_out< sc_logic > output_states_14_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_14_3_0_V_d0;
    sc_out< sc_lv<3> > output_states_15_0_0_V_address0;
    sc_out< sc_logic > output_states_15_0_0_V_ce0;
    sc_out< sc_logic > output_states_15_0_0_V_we0;
    sc_out< sc_lv<8> > output_states_15_0_0_V_d0;
    sc_out< sc_lv<3> > output_states_15_1_0_V_address0;
    sc_out< sc_logic > output_states_15_1_0_V_ce0;
    sc_out< sc_logic > output_states_15_1_0_V_we0;
    sc_out< sc_lv<8> > output_states_15_1_0_V_d0;
    sc_out< sc_lv<3> > output_states_15_2_0_V_address0;
    sc_out< sc_logic > output_states_15_2_0_V_ce0;
    sc_out< sc_logic > output_states_15_2_0_V_we0;
    sc_out< sc_lv<8> > output_states_15_2_0_V_d0;
    sc_out< sc_lv<3> > output_states_15_3_0_V_address0;
    sc_out< sc_logic > output_states_15_3_0_V_ce0;
    sc_out< sc_logic > output_states_15_3_0_V_we0;
    sc_out< sc_lv<8> > output_states_15_3_0_V_d0;
    sc_out< sc_lv<40> > ap_return;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<40> > ap_var_for_const0;


    // Module declarations
    quantize_activation(sc_module_name name);
    SC_HAS_PROCESS(quantize_activation);

    ~quantize_activation();

    sc_trace_file* mVcdFile;

    dut_udiv_40ns_40neOg<1,44,40,40,40>* dut_udiv_40ns_40neOg_U10;
    sc_signal< sc_lv<56> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<40> > reg_1209;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<40> > reg_1214;
    sc_signal< sc_lv<40> > grp_fu_1201_p3;
    sc_signal< sc_lv<40> > p_Val2_13_reg_1989;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln101_fu_1219_p2;
    sc_signal< sc_lv<9> > add_ln101_fu_1230_p2;
    sc_signal< sc_lv<9> > add_ln101_reg_2002;
    sc_signal< sc_lv<40> > p_Val2_15_reg_2007;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<40> > p_Val2_16_fu_1247_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<40> > grp_fu_1236_p2;
    sc_signal< sc_lv<40> > udiv_ln1148_reg_2018;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<56> > zext_ln108_fu_1254_p1;
    sc_signal< sc_lv<56> > zext_ln108_reg_2022;
    sc_signal< sc_lv<3> > add_ln108_fu_1264_p2;
    sc_signal< sc_lv<3> > add_ln108_reg_2033;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_lv<7> > shl_ln_fu_1270_p3;
    sc_signal< sc_lv<7> > shl_ln_reg_2038;
    sc_signal< sc_lv<1> > icmp_ln108_fu_1258_p2;
    sc_signal< sc_lv<5> > add_ln109_fu_1288_p2;
    sc_signal< sc_lv<5> > add_ln109_reg_2046;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<4> > trunc_ln110_fu_1294_p1;
    sc_signal< sc_lv<4> > trunc_ln110_reg_2051;
    sc_signal< sc_lv<1> > icmp_ln109_fu_1282_p2;
    sc_signal< sc_lv<9> > shl_ln1_fu_1303_p3;
    sc_signal< sc_lv<9> > shl_ln1_reg_2055;
    sc_signal< sc_lv<3> > lshr_ln_reg_2066;
    sc_signal< sc_lv<40> > p_Val2_9_reg_2086;
    sc_signal< sc_lv<40> > p_Val2_17_reg_2092;
    sc_signal< sc_lv<24> > select_ln850_fu_1455_p3;
    sc_signal< sc_lv<24> > select_ln850_reg_2098;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<17> > tmp_76_reg_2104;
    sc_signal< sc_lv<24> > select_ln850_1_fu_1533_p3;
    sc_signal< sc_lv<24> > select_ln850_1_reg_2109;
    sc_signal< sc_lv<17> > tmp_78_reg_2115;
    sc_signal< sc_lv<40> > p_Val2_18_reg_2120;
    sc_signal< sc_lv<40> > p_Val2_19_reg_2126;
    sc_signal< sc_lv<8> > select_ln887_1_fu_1616_p3;
    sc_signal< sc_lv<8> > select_ln887_1_reg_2132;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_lv<8> > select_ln887_3_fu_1651_p3;
    sc_signal< sc_lv<8> > select_ln887_3_reg_2152;
    sc_signal< sc_lv<24> > select_ln850_2_fu_1719_p3;
    sc_signal< sc_lv<24> > select_ln850_2_reg_2172;
    sc_signal< sc_lv<17> > tmp_80_reg_2178;
    sc_signal< sc_lv<24> > select_ln850_3_fu_1797_p3;
    sc_signal< sc_lv<24> > select_ln850_3_reg_2183;
    sc_signal< sc_lv<17> > tmp_82_reg_2189;
    sc_signal< sc_lv<40> > max_val_V_0_0_reg_1144;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<9> > j_0_0_reg_1154;
    sc_signal< sc_lv<3> > jo_0_0_reg_1165;
    sc_signal< sc_lv<5> > ji_0_0_reg_1176;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<64> > zext_ln102_fu_1225_p1;
    sc_signal< sc_lv<64> > zext_ln112_fu_1311_p1;
    sc_signal< sc_lv<64> > zext_ln112_1_fu_1332_p1;
    sc_signal< sc_lv<64> > zext_ln112_2_fu_1342_p1;
    sc_signal< sc_lv<64> > zext_ln112_3_fu_1352_p1;
    sc_signal< sc_lv<64> > zext_ln180_fu_1815_p1;
    sc_signal< sc_lv<8> > select_ln887_5_fu_1909_p3;
    sc_signal< sc_lv<8> > select_ln887_7_fu_1960_p3;
    sc_signal< sc_lv<1> > grp_fu_1187_p3;
    sc_signal< sc_lv<40> > grp_fu_1195_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1242_p2;
    sc_signal< sc_lv<7> > zext_ln109_fu_1278_p1;
    sc_signal< sc_lv<7> > add_ln110_fu_1298_p2;
    sc_signal< sc_lv<9> > or_ln112_fu_1326_p2;
    sc_signal< sc_lv<9> > or_ln112_1_fu_1337_p2;
    sc_signal< sc_lv<9> > or_ln112_2_fu_1347_p2;
    sc_signal< sc_lv<40> > mul_ln1118_fu_1361_p0;
    sc_signal< sc_lv<40> > mul_ln1118_fu_1361_p1;
    sc_signal< sc_lv<56> > mul_ln1118_fu_1361_p2;
    sc_signal< sc_lv<40> > mul_ln1118_1_fu_1380_p0;
    sc_signal< sc_lv<40> > mul_ln1118_1_fu_1380_p1;
    sc_signal< sc_lv<56> > mul_ln1118_1_fu_1380_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_26_fu_1395_p2;
    sc_signal< sc_lv<40> > select_ln81_fu_1400_p3;
    sc_signal< sc_lv<40> > add_ln81_fu_1408_p2;
    sc_signal< sc_lv<16> > trunc_ln851_fu_1431_p1;
    sc_signal< sc_lv<24> > p_Result_s_fu_1413_p4;
    sc_signal< sc_lv<1> > icmp_ln851_fu_1435_p2;
    sc_signal< sc_lv<24> > add_ln700_fu_1441_p2;
    sc_signal< sc_lv<1> > tmp_75_fu_1423_p3;
    sc_signal< sc_lv<24> > select_ln851_fu_1447_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_27_fu_1473_p2;
    sc_signal< sc_lv<40> > select_ln81_1_fu_1478_p3;
    sc_signal< sc_lv<40> > add_ln81_1_fu_1486_p2;
    sc_signal< sc_lv<16> > trunc_ln851_1_fu_1509_p1;
    sc_signal< sc_lv<24> > p_Result_0_1_fu_1491_p4;
    sc_signal< sc_lv<1> > icmp_ln851_1_fu_1513_p2;
    sc_signal< sc_lv<24> > add_ln700_1_fu_1519_p2;
    sc_signal< sc_lv<1> > tmp_77_fu_1501_p3;
    sc_signal< sc_lv<24> > select_ln851_1_fu_1525_p3;
    sc_signal< sc_lv<40> > mul_ln1118_2_fu_1555_p0;
    sc_signal< sc_lv<40> > mul_ln1118_2_fu_1555_p1;
    sc_signal< sc_lv<56> > mul_ln1118_2_fu_1555_p2;
    sc_signal< sc_lv<40> > mul_ln1118_3_fu_1574_p0;
    sc_signal< sc_lv<40> > mul_ln1118_3_fu_1574_p1;
    sc_signal< sc_lv<56> > mul_ln1118_3_fu_1574_p2;
    sc_signal< sc_lv<1> > icmp_ln887_fu_1589_p2;
    sc_signal< sc_lv<1> > icmp_ln895_fu_1594_p2;
    sc_signal< sc_lv<1> > or_ln887_fu_1610_p2;
    sc_signal< sc_lv<8> > select_ln887_fu_1602_p3;
    sc_signal< sc_lv<8> > trunc_ln113_fu_1599_p1;
    sc_signal< sc_lv<1> > icmp_ln887_1_fu_1624_p2;
    sc_signal< sc_lv<1> > icmp_ln895_1_fu_1629_p2;
    sc_signal< sc_lv<1> > or_ln887_1_fu_1645_p2;
    sc_signal< sc_lv<8> > select_ln887_2_fu_1637_p3;
    sc_signal< sc_lv<8> > trunc_ln113_1_fu_1634_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_28_fu_1659_p2;
    sc_signal< sc_lv<40> > select_ln81_2_fu_1664_p3;
    sc_signal< sc_lv<40> > add_ln81_2_fu_1672_p2;
    sc_signal< sc_lv<16> > trunc_ln851_2_fu_1695_p1;
    sc_signal< sc_lv<24> > p_Result_0_2_fu_1677_p4;
    sc_signal< sc_lv<1> > icmp_ln851_2_fu_1699_p2;
    sc_signal< sc_lv<24> > add_ln700_2_fu_1705_p2;
    sc_signal< sc_lv<1> > tmp_79_fu_1687_p3;
    sc_signal< sc_lv<24> > select_ln851_2_fu_1711_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_29_fu_1737_p2;
    sc_signal< sc_lv<40> > select_ln81_3_fu_1742_p3;
    sc_signal< sc_lv<40> > add_ln81_3_fu_1750_p2;
    sc_signal< sc_lv<16> > trunc_ln851_3_fu_1773_p1;
    sc_signal< sc_lv<24> > p_Result_0_3_fu_1755_p4;
    sc_signal< sc_lv<1> > icmp_ln851_3_fu_1777_p2;
    sc_signal< sc_lv<24> > add_ln700_3_fu_1783_p2;
    sc_signal< sc_lv<1> > tmp_81_fu_1765_p3;
    sc_signal< sc_lv<24> > select_ln851_3_fu_1789_p3;
    sc_signal< sc_lv<1> > icmp_ln887_2_fu_1882_p2;
    sc_signal< sc_lv<1> > icmp_ln895_2_fu_1887_p2;
    sc_signal< sc_lv<1> > or_ln887_2_fu_1903_p2;
    sc_signal< sc_lv<8> > select_ln887_4_fu_1895_p3;
    sc_signal< sc_lv<8> > trunc_ln113_2_fu_1892_p1;
    sc_signal< sc_lv<1> > icmp_ln887_3_fu_1933_p2;
    sc_signal< sc_lv<1> > icmp_ln895_3_fu_1938_p2;
    sc_signal< sc_lv<1> > or_ln887_3_fu_1954_p2;
    sc_signal< sc_lv<8> > select_ln887_6_fu_1946_p3;
    sc_signal< sc_lv<8> > trunc_ln113_3_fu_1943_p1;
    sc_signal< sc_logic > grp_fu_1236_ap_start;
    sc_signal< sc_logic > grp_fu_1236_ap_done;
    sc_signal< sc_lv<56> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<56> ap_ST_fsm_state1;
    static const sc_lv<56> ap_ST_fsm_state2;
    static const sc_lv<56> ap_ST_fsm_state3;
    static const sc_lv<56> ap_ST_fsm_state4;
    static const sc_lv<56> ap_ST_fsm_state5;
    static const sc_lv<56> ap_ST_fsm_state6;
    static const sc_lv<56> ap_ST_fsm_state7;
    static const sc_lv<56> ap_ST_fsm_state8;
    static const sc_lv<56> ap_ST_fsm_state9;
    static const sc_lv<56> ap_ST_fsm_state10;
    static const sc_lv<56> ap_ST_fsm_state11;
    static const sc_lv<56> ap_ST_fsm_state12;
    static const sc_lv<56> ap_ST_fsm_state13;
    static const sc_lv<56> ap_ST_fsm_state14;
    static const sc_lv<56> ap_ST_fsm_state15;
    static const sc_lv<56> ap_ST_fsm_state16;
    static const sc_lv<56> ap_ST_fsm_state17;
    static const sc_lv<56> ap_ST_fsm_state18;
    static const sc_lv<56> ap_ST_fsm_state19;
    static const sc_lv<56> ap_ST_fsm_state20;
    static const sc_lv<56> ap_ST_fsm_state21;
    static const sc_lv<56> ap_ST_fsm_state22;
    static const sc_lv<56> ap_ST_fsm_state23;
    static const sc_lv<56> ap_ST_fsm_state24;
    static const sc_lv<56> ap_ST_fsm_state25;
    static const sc_lv<56> ap_ST_fsm_state26;
    static const sc_lv<56> ap_ST_fsm_state27;
    static const sc_lv<56> ap_ST_fsm_state28;
    static const sc_lv<56> ap_ST_fsm_state29;
    static const sc_lv<56> ap_ST_fsm_state30;
    static const sc_lv<56> ap_ST_fsm_state31;
    static const sc_lv<56> ap_ST_fsm_state32;
    static const sc_lv<56> ap_ST_fsm_state33;
    static const sc_lv<56> ap_ST_fsm_state34;
    static const sc_lv<56> ap_ST_fsm_state35;
    static const sc_lv<56> ap_ST_fsm_state36;
    static const sc_lv<56> ap_ST_fsm_state37;
    static const sc_lv<56> ap_ST_fsm_state38;
    static const sc_lv<56> ap_ST_fsm_state39;
    static const sc_lv<56> ap_ST_fsm_state40;
    static const sc_lv<56> ap_ST_fsm_state41;
    static const sc_lv<56> ap_ST_fsm_state42;
    static const sc_lv<56> ap_ST_fsm_state43;
    static const sc_lv<56> ap_ST_fsm_state44;
    static const sc_lv<56> ap_ST_fsm_state45;
    static const sc_lv<56> ap_ST_fsm_state46;
    static const sc_lv<56> ap_ST_fsm_state47;
    static const sc_lv<56> ap_ST_fsm_state48;
    static const sc_lv<56> ap_ST_fsm_state49;
    static const sc_lv<56> ap_ST_fsm_state50;
    static const sc_lv<56> ap_ST_fsm_state51;
    static const sc_lv<56> ap_ST_fsm_state52;
    static const sc_lv<56> ap_ST_fsm_state53;
    static const sc_lv<56> ap_ST_fsm_state54;
    static const sc_lv<56> ap_ST_fsm_state55;
    static const sc_lv<56> ap_ST_fsm_state56;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<9> ap_const_lv9_180;
    static const sc_lv<40> ap_const_lv40_7F00000000;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<40> ap_const_lv40_8000;
    static const sc_lv<40> ap_const_lv40_FFFFFF8000;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<24> ap_const_lv24_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<24> ap_const_lv24_FFFF80;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_7F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln101_fu_1230_p2();
    void thread_add_ln108_fu_1264_p2();
    void thread_add_ln109_fu_1288_p2();
    void thread_add_ln110_fu_1298_p2();
    void thread_add_ln700_1_fu_1519_p2();
    void thread_add_ln700_2_fu_1705_p2();
    void thread_add_ln700_3_fu_1783_p2();
    void thread_add_ln700_fu_1441_p2();
    void thread_add_ln81_1_fu_1486_p2();
    void thread_add_ln81_2_fu_1672_p2();
    void thread_add_ln81_3_fu_1750_p2();
    void thread_add_ln81_fu_1408_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state6();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_fu_1187_p3();
    void thread_grp_fu_1195_p2();
    void thread_grp_fu_1201_p3();
    void thread_grp_fu_1236_ap_start();
    void thread_icmp_ln101_fu_1219_p2();
    void thread_icmp_ln108_fu_1258_p2();
    void thread_icmp_ln109_fu_1282_p2();
    void thread_icmp_ln1494_26_fu_1395_p2();
    void thread_icmp_ln1494_27_fu_1473_p2();
    void thread_icmp_ln1494_28_fu_1659_p2();
    void thread_icmp_ln1494_29_fu_1737_p2();
    void thread_icmp_ln1494_fu_1242_p2();
    void thread_icmp_ln851_1_fu_1513_p2();
    void thread_icmp_ln851_2_fu_1699_p2();
    void thread_icmp_ln851_3_fu_1777_p2();
    void thread_icmp_ln851_fu_1435_p2();
    void thread_icmp_ln887_1_fu_1624_p2();
    void thread_icmp_ln887_2_fu_1882_p2();
    void thread_icmp_ln887_3_fu_1933_p2();
    void thread_icmp_ln887_fu_1589_p2();
    void thread_icmp_ln895_1_fu_1629_p2();
    void thread_icmp_ln895_2_fu_1887_p2();
    void thread_icmp_ln895_3_fu_1938_p2();
    void thread_icmp_ln895_fu_1594_p2();
    void thread_input_0_V_address0();
    void thread_input_0_V_address1();
    void thread_input_0_V_ce0();
    void thread_input_0_V_ce1();
    void thread_mul_ln1118_1_fu_1380_p0();
    void thread_mul_ln1118_1_fu_1380_p1();
    void thread_mul_ln1118_1_fu_1380_p2();
    void thread_mul_ln1118_2_fu_1555_p0();
    void thread_mul_ln1118_2_fu_1555_p1();
    void thread_mul_ln1118_2_fu_1555_p2();
    void thread_mul_ln1118_3_fu_1574_p0();
    void thread_mul_ln1118_3_fu_1574_p1();
    void thread_mul_ln1118_3_fu_1574_p2();
    void thread_mul_ln1118_fu_1361_p0();
    void thread_mul_ln1118_fu_1361_p1();
    void thread_mul_ln1118_fu_1361_p2();
    void thread_or_ln112_1_fu_1337_p2();
    void thread_or_ln112_2_fu_1347_p2();
    void thread_or_ln112_fu_1326_p2();
    void thread_or_ln887_1_fu_1645_p2();
    void thread_or_ln887_2_fu_1903_p2();
    void thread_or_ln887_3_fu_1954_p2();
    void thread_or_ln887_fu_1610_p2();
    void thread_output_states_0_0_0_V_address0();
    void thread_output_states_0_0_0_V_ce0();
    void thread_output_states_0_0_0_V_d0();
    void thread_output_states_0_0_0_V_we0();
    void thread_output_states_0_1_0_V_address0();
    void thread_output_states_0_1_0_V_ce0();
    void thread_output_states_0_1_0_V_d0();
    void thread_output_states_0_1_0_V_we0();
    void thread_output_states_0_2_0_V_address0();
    void thread_output_states_0_2_0_V_ce0();
    void thread_output_states_0_2_0_V_d0();
    void thread_output_states_0_2_0_V_we0();
    void thread_output_states_0_3_0_V_address0();
    void thread_output_states_0_3_0_V_ce0();
    void thread_output_states_0_3_0_V_d0();
    void thread_output_states_0_3_0_V_we0();
    void thread_output_states_10_0_0_V_address0();
    void thread_output_states_10_0_0_V_ce0();
    void thread_output_states_10_0_0_V_d0();
    void thread_output_states_10_0_0_V_we0();
    void thread_output_states_10_1_0_V_address0();
    void thread_output_states_10_1_0_V_ce0();
    void thread_output_states_10_1_0_V_d0();
    void thread_output_states_10_1_0_V_we0();
    void thread_output_states_10_2_0_V_address0();
    void thread_output_states_10_2_0_V_ce0();
    void thread_output_states_10_2_0_V_d0();
    void thread_output_states_10_2_0_V_we0();
    void thread_output_states_10_3_0_V_address0();
    void thread_output_states_10_3_0_V_ce0();
    void thread_output_states_10_3_0_V_d0();
    void thread_output_states_10_3_0_V_we0();
    void thread_output_states_11_0_0_V_address0();
    void thread_output_states_11_0_0_V_ce0();
    void thread_output_states_11_0_0_V_d0();
    void thread_output_states_11_0_0_V_we0();
    void thread_output_states_11_1_0_V_address0();
    void thread_output_states_11_1_0_V_ce0();
    void thread_output_states_11_1_0_V_d0();
    void thread_output_states_11_1_0_V_we0();
    void thread_output_states_11_2_0_V_address0();
    void thread_output_states_11_2_0_V_ce0();
    void thread_output_states_11_2_0_V_d0();
    void thread_output_states_11_2_0_V_we0();
    void thread_output_states_11_3_0_V_address0();
    void thread_output_states_11_3_0_V_ce0();
    void thread_output_states_11_3_0_V_d0();
    void thread_output_states_11_3_0_V_we0();
    void thread_output_states_12_0_0_V_address0();
    void thread_output_states_12_0_0_V_ce0();
    void thread_output_states_12_0_0_V_d0();
    void thread_output_states_12_0_0_V_we0();
    void thread_output_states_12_1_0_V_address0();
    void thread_output_states_12_1_0_V_ce0();
    void thread_output_states_12_1_0_V_d0();
    void thread_output_states_12_1_0_V_we0();
    void thread_output_states_12_2_0_V_address0();
    void thread_output_states_12_2_0_V_ce0();
    void thread_output_states_12_2_0_V_d0();
    void thread_output_states_12_2_0_V_we0();
    void thread_output_states_12_3_0_V_address0();
    void thread_output_states_12_3_0_V_ce0();
    void thread_output_states_12_3_0_V_d0();
    void thread_output_states_12_3_0_V_we0();
    void thread_output_states_13_0_0_V_address0();
    void thread_output_states_13_0_0_V_ce0();
    void thread_output_states_13_0_0_V_d0();
    void thread_output_states_13_0_0_V_we0();
    void thread_output_states_13_1_0_V_address0();
    void thread_output_states_13_1_0_V_ce0();
    void thread_output_states_13_1_0_V_d0();
    void thread_output_states_13_1_0_V_we0();
    void thread_output_states_13_2_0_V_address0();
    void thread_output_states_13_2_0_V_ce0();
    void thread_output_states_13_2_0_V_d0();
    void thread_output_states_13_2_0_V_we0();
    void thread_output_states_13_3_0_V_address0();
    void thread_output_states_13_3_0_V_ce0();
    void thread_output_states_13_3_0_V_d0();
    void thread_output_states_13_3_0_V_we0();
    void thread_output_states_14_0_0_V_address0();
    void thread_output_states_14_0_0_V_ce0();
    void thread_output_states_14_0_0_V_d0();
    void thread_output_states_14_0_0_V_we0();
    void thread_output_states_14_1_0_V_address0();
    void thread_output_states_14_1_0_V_ce0();
    void thread_output_states_14_1_0_V_d0();
    void thread_output_states_14_1_0_V_we0();
    void thread_output_states_14_2_0_V_address0();
    void thread_output_states_14_2_0_V_ce0();
    void thread_output_states_14_2_0_V_d0();
    void thread_output_states_14_2_0_V_we0();
    void thread_output_states_14_3_0_V_address0();
    void thread_output_states_14_3_0_V_ce0();
    void thread_output_states_14_3_0_V_d0();
    void thread_output_states_14_3_0_V_we0();
    void thread_output_states_15_0_0_V_address0();
    void thread_output_states_15_0_0_V_ce0();
    void thread_output_states_15_0_0_V_d0();
    void thread_output_states_15_0_0_V_we0();
    void thread_output_states_15_1_0_V_address0();
    void thread_output_states_15_1_0_V_ce0();
    void thread_output_states_15_1_0_V_d0();
    void thread_output_states_15_1_0_V_we0();
    void thread_output_states_15_2_0_V_address0();
    void thread_output_states_15_2_0_V_ce0();
    void thread_output_states_15_2_0_V_d0();
    void thread_output_states_15_2_0_V_we0();
    void thread_output_states_15_3_0_V_address0();
    void thread_output_states_15_3_0_V_ce0();
    void thread_output_states_15_3_0_V_d0();
    void thread_output_states_15_3_0_V_we0();
    void thread_output_states_1_0_0_V_address0();
    void thread_output_states_1_0_0_V_ce0();
    void thread_output_states_1_0_0_V_d0();
    void thread_output_states_1_0_0_V_we0();
    void thread_output_states_1_1_0_V_address0();
    void thread_output_states_1_1_0_V_ce0();
    void thread_output_states_1_1_0_V_d0();
    void thread_output_states_1_1_0_V_we0();
    void thread_output_states_1_2_0_V_address0();
    void thread_output_states_1_2_0_V_ce0();
    void thread_output_states_1_2_0_V_d0();
    void thread_output_states_1_2_0_V_we0();
    void thread_output_states_1_3_0_V_address0();
    void thread_output_states_1_3_0_V_ce0();
    void thread_output_states_1_3_0_V_d0();
    void thread_output_states_1_3_0_V_we0();
    void thread_output_states_2_0_0_V_address0();
    void thread_output_states_2_0_0_V_ce0();
    void thread_output_states_2_0_0_V_d0();
    void thread_output_states_2_0_0_V_we0();
    void thread_output_states_2_1_0_V_address0();
    void thread_output_states_2_1_0_V_ce0();
    void thread_output_states_2_1_0_V_d0();
    void thread_output_states_2_1_0_V_we0();
    void thread_output_states_2_2_0_V_address0();
    void thread_output_states_2_2_0_V_ce0();
    void thread_output_states_2_2_0_V_d0();
    void thread_output_states_2_2_0_V_we0();
    void thread_output_states_2_3_0_V_address0();
    void thread_output_states_2_3_0_V_ce0();
    void thread_output_states_2_3_0_V_d0();
    void thread_output_states_2_3_0_V_we0();
    void thread_output_states_3_0_0_V_address0();
    void thread_output_states_3_0_0_V_ce0();
    void thread_output_states_3_0_0_V_d0();
    void thread_output_states_3_0_0_V_we0();
    void thread_output_states_3_1_0_V_address0();
    void thread_output_states_3_1_0_V_ce0();
    void thread_output_states_3_1_0_V_d0();
    void thread_output_states_3_1_0_V_we0();
    void thread_output_states_3_2_0_V_address0();
    void thread_output_states_3_2_0_V_ce0();
    void thread_output_states_3_2_0_V_d0();
    void thread_output_states_3_2_0_V_we0();
    void thread_output_states_3_3_0_V_address0();
    void thread_output_states_3_3_0_V_ce0();
    void thread_output_states_3_3_0_V_d0();
    void thread_output_states_3_3_0_V_we0();
    void thread_output_states_4_0_0_V_address0();
    void thread_output_states_4_0_0_V_ce0();
    void thread_output_states_4_0_0_V_d0();
    void thread_output_states_4_0_0_V_we0();
    void thread_output_states_4_1_0_V_address0();
    void thread_output_states_4_1_0_V_ce0();
    void thread_output_states_4_1_0_V_d0();
    void thread_output_states_4_1_0_V_we0();
    void thread_output_states_4_2_0_V_address0();
    void thread_output_states_4_2_0_V_ce0();
    void thread_output_states_4_2_0_V_d0();
    void thread_output_states_4_2_0_V_we0();
    void thread_output_states_4_3_0_V_address0();
    void thread_output_states_4_3_0_V_ce0();
    void thread_output_states_4_3_0_V_d0();
    void thread_output_states_4_3_0_V_we0();
    void thread_output_states_5_0_0_V_address0();
    void thread_output_states_5_0_0_V_ce0();
    void thread_output_states_5_0_0_V_d0();
    void thread_output_states_5_0_0_V_we0();
    void thread_output_states_5_1_0_V_address0();
    void thread_output_states_5_1_0_V_ce0();
    void thread_output_states_5_1_0_V_d0();
    void thread_output_states_5_1_0_V_we0();
    void thread_output_states_5_2_0_V_address0();
    void thread_output_states_5_2_0_V_ce0();
    void thread_output_states_5_2_0_V_d0();
    void thread_output_states_5_2_0_V_we0();
    void thread_output_states_5_3_0_V_address0();
    void thread_output_states_5_3_0_V_ce0();
    void thread_output_states_5_3_0_V_d0();
    void thread_output_states_5_3_0_V_we0();
    void thread_output_states_6_0_0_V_address0();
    void thread_output_states_6_0_0_V_ce0();
    void thread_output_states_6_0_0_V_d0();
    void thread_output_states_6_0_0_V_we0();
    void thread_output_states_6_1_0_V_address0();
    void thread_output_states_6_1_0_V_ce0();
    void thread_output_states_6_1_0_V_d0();
    void thread_output_states_6_1_0_V_we0();
    void thread_output_states_6_2_0_V_address0();
    void thread_output_states_6_2_0_V_ce0();
    void thread_output_states_6_2_0_V_d0();
    void thread_output_states_6_2_0_V_we0();
    void thread_output_states_6_3_0_V_address0();
    void thread_output_states_6_3_0_V_ce0();
    void thread_output_states_6_3_0_V_d0();
    void thread_output_states_6_3_0_V_we0();
    void thread_output_states_7_0_0_V_address0();
    void thread_output_states_7_0_0_V_ce0();
    void thread_output_states_7_0_0_V_d0();
    void thread_output_states_7_0_0_V_we0();
    void thread_output_states_7_1_0_V_address0();
    void thread_output_states_7_1_0_V_ce0();
    void thread_output_states_7_1_0_V_d0();
    void thread_output_states_7_1_0_V_we0();
    void thread_output_states_7_2_0_V_address0();
    void thread_output_states_7_2_0_V_ce0();
    void thread_output_states_7_2_0_V_d0();
    void thread_output_states_7_2_0_V_we0();
    void thread_output_states_7_3_0_V_address0();
    void thread_output_states_7_3_0_V_ce0();
    void thread_output_states_7_3_0_V_d0();
    void thread_output_states_7_3_0_V_we0();
    void thread_output_states_8_0_0_V_address0();
    void thread_output_states_8_0_0_V_ce0();
    void thread_output_states_8_0_0_V_d0();
    void thread_output_states_8_0_0_V_we0();
    void thread_output_states_8_1_0_V_address0();
    void thread_output_states_8_1_0_V_ce0();
    void thread_output_states_8_1_0_V_d0();
    void thread_output_states_8_1_0_V_we0();
    void thread_output_states_8_2_0_V_address0();
    void thread_output_states_8_2_0_V_ce0();
    void thread_output_states_8_2_0_V_d0();
    void thread_output_states_8_2_0_V_we0();
    void thread_output_states_8_3_0_V_address0();
    void thread_output_states_8_3_0_V_ce0();
    void thread_output_states_8_3_0_V_d0();
    void thread_output_states_8_3_0_V_we0();
    void thread_output_states_9_0_0_V_address0();
    void thread_output_states_9_0_0_V_ce0();
    void thread_output_states_9_0_0_V_d0();
    void thread_output_states_9_0_0_V_we0();
    void thread_output_states_9_1_0_V_address0();
    void thread_output_states_9_1_0_V_ce0();
    void thread_output_states_9_1_0_V_d0();
    void thread_output_states_9_1_0_V_we0();
    void thread_output_states_9_2_0_V_address0();
    void thread_output_states_9_2_0_V_ce0();
    void thread_output_states_9_2_0_V_d0();
    void thread_output_states_9_2_0_V_we0();
    void thread_output_states_9_3_0_V_address0();
    void thread_output_states_9_3_0_V_ce0();
    void thread_output_states_9_3_0_V_d0();
    void thread_output_states_9_3_0_V_we0();
    void thread_p_Result_0_1_fu_1491_p4();
    void thread_p_Result_0_2_fu_1677_p4();
    void thread_p_Result_0_3_fu_1755_p4();
    void thread_p_Result_s_fu_1413_p4();
    void thread_p_Val2_16_fu_1247_p3();
    void thread_select_ln81_1_fu_1478_p3();
    void thread_select_ln81_2_fu_1664_p3();
    void thread_select_ln81_3_fu_1742_p3();
    void thread_select_ln81_fu_1400_p3();
    void thread_select_ln850_1_fu_1533_p3();
    void thread_select_ln850_2_fu_1719_p3();
    void thread_select_ln850_3_fu_1797_p3();
    void thread_select_ln850_fu_1455_p3();
    void thread_select_ln851_1_fu_1525_p3();
    void thread_select_ln851_2_fu_1711_p3();
    void thread_select_ln851_3_fu_1789_p3();
    void thread_select_ln851_fu_1447_p3();
    void thread_select_ln887_1_fu_1616_p3();
    void thread_select_ln887_2_fu_1637_p3();
    void thread_select_ln887_3_fu_1651_p3();
    void thread_select_ln887_4_fu_1895_p3();
    void thread_select_ln887_5_fu_1909_p3();
    void thread_select_ln887_6_fu_1946_p3();
    void thread_select_ln887_7_fu_1960_p3();
    void thread_select_ln887_fu_1602_p3();
    void thread_shl_ln1_fu_1303_p3();
    void thread_shl_ln_fu_1270_p3();
    void thread_tmp_75_fu_1423_p3();
    void thread_tmp_77_fu_1501_p3();
    void thread_tmp_79_fu_1687_p3();
    void thread_tmp_81_fu_1765_p3();
    void thread_trunc_ln110_fu_1294_p1();
    void thread_trunc_ln113_1_fu_1634_p1();
    void thread_trunc_ln113_2_fu_1892_p1();
    void thread_trunc_ln113_3_fu_1943_p1();
    void thread_trunc_ln113_fu_1599_p1();
    void thread_trunc_ln851_1_fu_1509_p1();
    void thread_trunc_ln851_2_fu_1695_p1();
    void thread_trunc_ln851_3_fu_1773_p1();
    void thread_trunc_ln851_fu_1431_p1();
    void thread_zext_ln102_fu_1225_p1();
    void thread_zext_ln108_fu_1254_p1();
    void thread_zext_ln109_fu_1278_p1();
    void thread_zext_ln112_1_fu_1332_p1();
    void thread_zext_ln112_2_fu_1342_p1();
    void thread_zext_ln112_3_fu_1352_p1();
    void thread_zext_ln112_fu_1311_p1();
    void thread_zext_ln180_fu_1815_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
