#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaab04bc2e00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaab04ba4050 .scope autofunction.vec4.s64, "pow10" "pow10" 3 7, 3 7 0, S_0xaaab04bc2e00;
 .timescale 0 0;
v0xaaab04adfee0_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaab04ba4050
TD_$unit.pow10 ;
    %load/vec4 v0xaaab04adfee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaab04bac1e0 .scope module, "aoc2_tb" "aoc2_tb" 4 1;
 .timescale 0 0;
v0xaaab04c2f810_0 .var/2s "c", 31 0;
v0xaaab04c2f910_0 .var "clock", 0 0;
v0xaaab04c2f9d0_0 .net "count_out", 63 0, L_0xaaab04c57650;  1 drivers
v0xaaab04c2faa0_0 .net "count_out_valid", 0 0, L_0xaaab04c57800;  1 drivers
v0xaaab04c2fb70_0 .var/2u "cum_sum", 63 0;
v0xaaab04c2fc60_0 .var/2s "done", 31 0;
v0xaaab04c2fd20_0 .var/2u "end_count", 63 0;
v0xaaab04c2fe00_0 .var/2s "fd", 31 0;
v0xaaab04c2fee0_0 .var "n_in", 63 0;
v0xaaab04c2ffa0_0 .var "num_i", 0 0;
v0xaaab04c30060 .array/2u "nums", 0 1, 63 0;
v0xaaab04c30120_0 .var "reset", 0 0;
v0xaaab04c301c0_0 .var/2u "start_count", 63 0;
v0xaaab04c302a0_0 .var/2u "tmp_sum", 63 0;
v0xaaab04c30380_0 .var/2u "total_sum", 63 0;
S_0xaaab04be1cb0 .scope module, "dut" "count_combs" 4 8, 5 3 0, S_0xaaab04bac1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /OUTPUT 1 "count_out_valid";
    .port_info 4 /OUTPUT 64 "count_out";
L_0xffff9f1c6540 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04c2e580_0 .net/2s *"_ivl_21", 31 0, L_0xffff9f1c6540;  1 drivers
L_0xffff9f1c6588 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c2e660_0 .net/2u *"_ivl_25", 3 0, L_0xffff9f1c6588;  1 drivers
v0xaaab04c2e740_0 .net "clock", 0 0, v0xaaab04c2f910_0;  1 drivers
v0xaaab04c2e7e0_0 .net "count_out", 63 0, L_0xaaab04c57650;  alias, 1 drivers
v0xaaab04c2e8a0_0 .net "count_out_valid", 0 0, L_0xaaab04c57800;  alias, 1 drivers
v0xaaab04c2e9b0_0 .net "digs_out", 3 0, v0xaaab04c2dea0_0;  1 drivers
v0xaaab04c2ea70 .array "gc_outs", 2 10;
v0xaaab04c2ea70_0 .net v0xaaab04c2ea70 0, 63 0, L_0xaaab04c42810; 1 drivers
v0xaaab04c2ea70_1 .net v0xaaab04c2ea70 1, 63 0, L_0xaaab04c450d0; 1 drivers
v0xaaab04c2ea70_2 .net v0xaaab04c2ea70 2, 63 0, L_0xaaab04c47a20; 1 drivers
v0xaaab04c2ea70_3 .net v0xaaab04c2ea70 3, 63 0, L_0xaaab04c4a1b0; 1 drivers
v0xaaab04c2ea70_4 .net v0xaaab04c2ea70 4, 63 0, L_0xaaab04c4c940; 1 drivers
v0xaaab04c2ea70_5 .net v0xaaab04c2ea70 5, 63 0, L_0xaaab04c4f0d0; 1 drivers
v0xaaab04c2ea70_6 .net v0xaaab04c2ea70 6, 63 0, L_0xaaab04c52070; 1 drivers
v0xaaab04c2ea70_7 .net v0xaaab04c2ea70 7, 63 0, L_0xaaab04c54800; 1 drivers
v0xaaab04c2ea70_8 .net v0xaaab04c2ea70 8, 63 0, L_0xaaab04c56f90; 1 drivers
v0xaaab04c2ed00_0 .net "gc_valid", 10 2, L_0xaaab04c57280;  1 drivers
v0xaaab04c2eda0_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  1 drivers
v0xaaab04c2ee40_0 .net "pref_out", 63 0, v0xaaab04c2e440_0;  1 drivers
v0xaaab04c2ef10_0 .net "reset", 0 0, v0xaaab04c30120_0;  1 drivers
v0xaaab04c2efb0 .array "stage1", 0 4, 63 0;
v0xaaab04c2f050 .array "stage2", 0 2, 67 0;
v0xaaab04c2f0f0 .array "stage3", 0 1, 63 0;
v0xaaab04c2f190_0 .var "stage4", 63 0;
v0xaaab04c2f230_0 .var/2s "stage_count", 31 0;
LS_0xaaab04c57280_0_0 .concat8 [ 1 1 1 1], L_0xaaab04c42a40, L_0xaaab04c45300, L_0xaaab04c47c50, L_0xaaab04c4a3e0;
LS_0xaaab04c57280_0_4 .concat8 [ 1 1 1 1], L_0xaaab04c4cb70, L_0xaaab04c4f300, L_0xaaab04c522a0, L_0xaaab04c54a30;
LS_0xaaab04c57280_0_8 .concat8 [ 1 0 0 0], L_0xaaab04c571c0;
L_0xaaab04c57280 .concat8 [ 4 4 1 0], LS_0xaaab04c57280_0_0, LS_0xaaab04c57280_0_4, LS_0xaaab04c57280_0_8;
L_0xaaab04c57650 .arith/sum 64, v0xaaab04c2f190_0, v0xaaab04c2e440_0;
L_0xaaab04c57800 .cmp/ge.s 32, v0xaaab04c2f230_0, L_0xffff9f1c6540;
L_0xaaab04c57940 .arith/sub 4, v0xaaab04c2dea0_0, L_0xffff9f1c6588;
S_0xaaab04be1f30 .scope generate, "genblk1[2]" "genblk1[2]" 5 22, 5 22 0, S_0xaaab04be1cb0;
 .timescale 0 0;
P_0xaaab04be2150 .param/l "i" 0 5 22, +C4<010>;
S_0xaaab04be2230 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaab04be1f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaab04be2410 .param/l "group_count_n" 0 6 46, +C4<0010>;
L_0xaaab04c42660 .functor AND 1, L_0xaaab04c40ad0, L_0xaaab04ad1d20, C4<1>, C4<1>;
L_0xaaab04c42a40 .functor AND 1, L_0xaaab04c42660, L_0xaaab04c422a0, C4<1>, C4<1>;
v0xaaab04be7980_0 .var "M", 63 0;
v0xaaab04be7a80_0 .var "M_reg", 63 0;
v0xaaab04be7b60_0 .var "N", 63 0;
v0xaaab04be7c50_0 .var "N_reg", 63 0;
v0xaaab04be7d30_0 .var "S", 63 0;
v0xaaab04be7e10_0 .var "S_reg", 63 0;
L_0xffff9f1c3018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaab04be7ef0_0 .net/2u *"_ivl_0", 3 0, L_0xffff9f1c3018;  1 drivers
L_0xffff9f1c30a8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04be7fd0_0 .net *"_ivl_11", 59 0, L_0xffff9f1c30a8;  1 drivers
L_0xffff9f1c30f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04be80b0_0 .net/2u *"_ivl_12", 63 0, L_0xffff9f1c30f0;  1 drivers
L_0xffff9f1c3138 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04be8190_0 .net/2u *"_ivl_16", 31 0, L_0xffff9f1c3138;  1 drivers
v0xaaab04be8270_0 .net *"_ivl_2", 3 0, L_0xaaab04c30460;  1 drivers
L_0xffff9f1c3180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04be8350_0 .net/2u *"_ivl_20", 31 0, L_0xffff9f1c3180;  1 drivers
v0xaaab04be8430_0 .net *"_ivl_24", 63 0, L_0xaaab04c425c0;  1 drivers
v0xaaab04be8510_0 .net *"_ivl_26", 63 0, L_0xaaab04c426d0;  1 drivers
L_0xffff9f1c35b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04be85f0_0 .net/2u *"_ivl_28", 63 0, L_0xffff9f1c35b8;  1 drivers
v0xaaab04be86d0_0 .net *"_ivl_32", 0 0, L_0xaaab04c42660;  1 drivers
L_0xffff9f1c3060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaab04be87b0_0 .net/2u *"_ivl_4", 3 0, L_0xffff9f1c3060;  1 drivers
v0xaaab04be8890_0 .net *"_ivl_8", 63 0, L_0xaaab04c306a0;  1 drivers
v0xaaab04be8970_0 .net "block_size", 63 0, L_0xaaab04c40820;  1 drivers
v0xaaab04be8a30_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04be8b20_0 .var "cur_base", 63 0;
v0xaaab04be8c30_0 .net "cur_base_valid", 0 0, L_0xaaab04c409e0;  1 drivers
v0xaaab04be8d20_0 .net "group_count_out", 63 0, L_0xaaab04c42810;  alias, 1 drivers
v0xaaab04be8e00_0 .net "group_count_out_valid", 0 0, L_0xaaab04c42a40;  1 drivers
v0xaaab04be8ec0_0 .net "group_en", 0 0, L_0xaaab04c30530;  1 drivers
v0xaaab04be8f80_0 .var/2u "k", 31 0;
v0xaaab04be9060_0 .var "lb", 63 0;
v0xaaab04be9140_0 .var "lb_reg", 63 0;
v0xaaab04be9220_0 .net "n_digs_in", 3 0, v0xaaab04c2dea0_0;  alias, 1 drivers
v0xaaab04be9300_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  alias, 1 drivers
v0xaaab04be93e0_0 .var/2u "pow_m", 31 0;
v0xaaab04be94c0_0 .net "prim_sub_out_1", 63 0, L_0xaaab04c416f0;  1 drivers
v0xaaab04be9580_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaab04ad1d20;  1 drivers
v0xaaab04be9830_0 .net "prim_sub_out_2", 63 0, L_0xaaab04c42430;  1 drivers
v0xaaab04be98d0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaab04c422a0;  1 drivers
v0xaaab04be9970_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04be9a60_0 .var "tmp_sum", 63 0;
v0xaaab04be9b00_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaab04be9bc0_0 .var "tmp_sum_reg", 63 0;
v0xaaab04be9ca0_0 .net "tmp_sum_valid", 0 0, L_0xaaab04c40ad0;  1 drivers
v0xaaab04be9d60_0 .var "ub", 63 0;
v0xaaab04be9e70_0 .var "ub_cand_0", 63 0;
v0xaaab04be9f50_0 .var "ub_cand_1", 63 0;
v0xaaab04bea030_0 .var "ub_reg", 63 0;
E_0xaaab04a246f0/0 .event edge, v0xaaab04be9140_0, v0xaaab04bea030_0, v0xaaab04be7e10_0, v0xaaab04be7c50_0;
E_0xaaab04a246f0/1 .event edge, v0xaaab04be3e60_0, v0xaaab04be7a80_0;
E_0xaaab04a246f0 .event/or E_0xaaab04a246f0/0, E_0xaaab04a246f0/1;
E_0xaaab049fbe70 .event edge, v0xaaab04be3cc0_0, v0xaaab04be9300_0, v0xaaab04be3e60_0;
L_0xaaab04c30460 .arith/mod 4, v0xaaab04c2dea0_0, L_0xffff9f1c3018;
L_0xaaab04c30530 .cmp/eq 4, L_0xaaab04c30460, L_0xffff9f1c3060;
L_0xaaab04c306a0 .concat [ 4 60 0 0], v0xaaab04c2dea0_0, L_0xffff9f1c30a8;
L_0xaaab04c40820 .arith/div 64, L_0xaaab04c306a0, L_0xffff9f1c30f0;
L_0xaaab04c409e0 .cmp/gt 32, v0xaaab04be8f80_0, L_0xffff9f1c3138;
L_0xaaab04c40ad0 .cmp/eq 32, v0xaaab04be9b00_0, L_0xffff9f1c3180;
L_0xaaab04c425c0 .arith/sub 64, v0xaaab04be9bc0_0, L_0xaaab04c416f0;
L_0xaaab04c426d0 .arith/sub 64, L_0xaaab04c425c0, L_0xaaab04c42430;
L_0xaaab04c42810 .functor MUXZ 64, L_0xffff9f1c35b8, L_0xaaab04c426d0, L_0xaaab04c30530, C4<>;
S_0xaaab04be2550 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaab04be2230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04be2750 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaab04adfd00 .functor AND 1, L_0xaaab04c40cd0, L_0xaaab04c40ed0, C4<1>, C4<1>;
L_0xaaab04acd920 .functor AND 1, L_0xaaab04c41280, L_0xaaab04c409e0, C4<1>, C4<1>;
L_0xaaab04acf8c0 .functor NOT 1, L_0xaaab04adfd00, C4<0>, C4<0>, C4<0>;
L_0xaaab04ad1d20 .functor OR 1, L_0xaaab04c414e0, L_0xaaab04acf8c0, C4<0>, C4<0>;
v0xaaab04ad1f00_0 .var "BM", 63 0;
v0xaaab04ac7490_0 .var "BM_reg", 63 0;
v0xaaab04acb1c0_0 .var "M", 63 0;
v0xaaab04abd310_0 .var "M_reg", 63 0;
v0xaaab04be2a90_0 .var "N", 63 0;
v0xaaab04be2bc0_0 .var "N_reg", 63 0;
v0xaaab04be2ca0_0 .var "PS", 63 0;
v0xaaab04be2d80_0 .var "PS_reg", 63 0;
v0xaaab04be2e60_0 .var "S", 63 0;
v0xaaab04be2f40_0 .var "S_reg", 63 0;
L_0xffff9f1c31c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04be3020_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c31c8;  1 drivers
v0xaaab04be3100_0 .net *"_ivl_10", 0 0, L_0xaaab04c40ed0;  1 drivers
v0xaaab04be31c0_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c41010;  1 drivers
L_0xffff9f1c32a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04be32a0_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c32a0;  1 drivers
L_0xffff9f1c32e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04be3380_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c32e8;  1 drivers
v0xaaab04be3460_0 .net *"_ivl_2", 63 0, L_0xaaab04c40c30;  1 drivers
v0xaaab04be3540_0 .net *"_ivl_20", 63 0, L_0xaaab04c41160;  1 drivers
v0xaaab04be3620_0 .net *"_ivl_22", 0 0, L_0xaaab04c41280;  1 drivers
L_0xffff9f1c3330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04be36e0_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c3330;  1 drivers
v0xaaab04be37c0_0 .net *"_ivl_28", 0 0, L_0xaaab04c414e0;  1 drivers
v0xaaab04be3880_0 .net *"_ivl_30", 0 0, L_0xaaab04acf8c0;  1 drivers
L_0xffff9f1c3378 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04be3960_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c3378;  1 drivers
L_0xffff9f1c3210 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04be3a40_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c3210;  1 drivers
v0xaaab04be3b20_0 .net *"_ivl_6", 0 0, L_0xaaab04c40cd0;  1 drivers
L_0xffff9f1c3258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04be3be0_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c3258;  1 drivers
v0xaaab04be3cc0_0 .net "block_size_in", 63 0, L_0xaaab04c40820;  alias, 1 drivers
v0xaaab04be3da0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04be3e60_0 .net "cur_base_in", 63 0, v0xaaab04be8b20_0;  1 drivers
v0xaaab04be3f40_0 .net "cur_base_valid", 0 0, L_0xaaab04c409e0;  alias, 1 drivers
v0xaaab04be4000_0 .var/2u "k", 31 0;
v0xaaab04be40e0_0 .var "lb_r", 63 0;
v0xaaab04be41c0_0 .var "lb_r_reg", 63 0;
v0xaaab04be42a0_0 .var/2u "pow_m", 31 0;
v0xaaab04be4590_0 .net "prim_en", 0 0, L_0xaaab04adfd00;  1 drivers
v0xaaab04be4650_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04be4730_0 .net "prim_sub_out", 63 0, L_0xaaab04c416f0;  alias, 1 drivers
v0xaaab04be4810_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04ad1d20;  alias, 1 drivers
v0xaaab04be48d0_0 .var "rep_base", 63 0;
v0xaaab04be49b0_0 .net "rep_base_valid", 0 0, L_0xaaab04acd920;  1 drivers
v0xaaab04be4a70_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04be4b30_0 .net "ub_in", 63 0, v0xaaab04be9d60_0;  1 drivers
v0xaaab04be4c10_0 .var "ub_r", 63 0;
v0xaaab04be4cf0_0 .var "ub_r_reg", 63 0;
E_0xaaab04bda010 .event posedge, v0xaaab04be3da0_0;
E_0xaaab04bda050/0 .event edge, v0xaaab04be4b30_0, v0xaaab04be48d0_0, v0xaaab04be41c0_0, v0xaaab04be4cf0_0;
E_0xaaab04bda050/1 .event edge, v0xaaab04be2f40_0, v0xaaab04be2bc0_0, v0xaaab04be3e60_0;
E_0xaaab04bda050 .event/or E_0xaaab04bda050/0, E_0xaaab04bda050/1;
L_0xaaab04c40c30 .arith/mod 64, L_0xaaab04c40820, L_0xffff9f1c31c8;
L_0xaaab04c40cd0 .cmp/eq 64, L_0xaaab04c40c30, L_0xffff9f1c3210;
L_0xaaab04c40ed0 .cmp/gt 64, L_0xaaab04c40820, L_0xffff9f1c3258;
L_0xaaab04c41010 .concat [ 32 32 0 0], v0xaaab04be4000_0, L_0xffff9f1c32a0;
L_0xaaab04c41160 .arith/div 64, L_0xaaab04c40820, L_0xffff9f1c32e8;
L_0xaaab04c41280 .cmp/gt 64, L_0xaaab04c41010, L_0xaaab04c41160;
L_0xaaab04c414e0 .cmp/eq 32, v0xaaab04be4650_0, L_0xffff9f1c3330;
L_0xaaab04c416f0 .functor MUXZ 64, L_0xffff9f1c3378, v0xaaab04be2d80_0, L_0xaaab04adfd00, C4<>;
S_0xaaab04be4ed0 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaab04be2230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04be5080 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaab04ac7330 .functor AND 1, L_0xaaab04c41970, L_0xaaab04c41ab0, C4<1>, C4<1>;
L_0xaaab04acafe0 .functor AND 1, L_0xaaab04c41f90, L_0xaaab04c409e0, C4<1>, C4<1>;
L_0xaaab04abd1b0 .functor NOT 1, L_0xaaab04ac7330, C4<0>, C4<0>, C4<0>;
L_0xaaab04c422a0 .functor OR 1, L_0xaaab04c42160, L_0xaaab04abd1b0, C4<0>, C4<0>;
v0xaaab04be5280_0 .var "BM", 63 0;
v0xaaab04be5380_0 .var "BM_reg", 63 0;
v0xaaab04be5460_0 .var "M", 63 0;
v0xaaab04be5520_0 .var "M_reg", 63 0;
v0xaaab04be5600_0 .var "N", 63 0;
v0xaaab04be5730_0 .var "N_reg", 63 0;
v0xaaab04be5810_0 .var "PS", 63 0;
v0xaaab04be58f0_0 .var "PS_reg", 63 0;
v0xaaab04be59d0_0 .var "S", 63 0;
v0xaaab04be5ab0_0 .var "S_reg", 63 0;
L_0xffff9f1c33c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04be5b90_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c33c0;  1 drivers
v0xaaab04be5c70_0 .net *"_ivl_10", 0 0, L_0xaaab04c41ab0;  1 drivers
v0xaaab04be5d30_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c41c40;  1 drivers
L_0xffff9f1c3498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04be5e10_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c3498;  1 drivers
L_0xffff9f1c34e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04be5ef0_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c34e0;  1 drivers
v0xaaab04be5fd0_0 .net *"_ivl_2", 63 0, L_0xaaab04c41880;  1 drivers
v0xaaab04be60b0_0 .net *"_ivl_20", 63 0, L_0xaaab04c41e70;  1 drivers
v0xaaab04be6190_0 .net *"_ivl_22", 0 0, L_0xaaab04c41f90;  1 drivers
L_0xffff9f1c3528 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04be6250_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c3528;  1 drivers
v0xaaab04be6330_0 .net *"_ivl_28", 0 0, L_0xaaab04c42160;  1 drivers
v0xaaab04be63f0_0 .net *"_ivl_30", 0 0, L_0xaaab04abd1b0;  1 drivers
L_0xffff9f1c3570 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04be64d0_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c3570;  1 drivers
L_0xffff9f1c3408 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04be65b0_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c3408;  1 drivers
v0xaaab04be6690_0 .net *"_ivl_6", 0 0, L_0xaaab04c41970;  1 drivers
L_0xffff9f1c3450 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04be6750_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c3450;  1 drivers
v0xaaab04be6830_0 .net "block_size_in", 63 0, L_0xaaab04c40820;  alias, 1 drivers
v0xaaab04be68f0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04be6990_0 .net "cur_base_in", 63 0, v0xaaab04be8b20_0;  alias, 1 drivers
v0xaaab04be6a60_0 .net "cur_base_valid", 0 0, L_0xaaab04c409e0;  alias, 1 drivers
v0xaaab04be6b30_0 .var/2u "k", 31 0;
v0xaaab04be6bd0_0 .var "lb_r", 63 0;
v0xaaab04be6c90_0 .var "lb_r_reg", 63 0;
v0xaaab04be6d70_0 .var/2u "pow_m", 31 0;
v0xaaab04be7060_0 .net "prim_en", 0 0, L_0xaaab04ac7330;  1 drivers
v0xaaab04be7120_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04be7200_0 .net "prim_sub_out", 63 0, L_0xaaab04c42430;  alias, 1 drivers
v0xaaab04be72e0_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c422a0;  alias, 1 drivers
v0xaaab04be73a0_0 .var "rep_base", 63 0;
v0xaaab04be7480_0 .net "rep_base_valid", 0 0, L_0xaaab04acafe0;  1 drivers
v0xaaab04be7540_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04be7610_0 .net "ub_in", 63 0, v0xaaab04be9d60_0;  alias, 1 drivers
v0xaaab04be76e0_0 .var "ub_r", 63 0;
v0xaaab04be77a0_0 .var "ub_r_reg", 63 0;
E_0xaaab04bda520/0 .event edge, v0xaaab04be4b30_0, v0xaaab04be73a0_0, v0xaaab04be6c90_0, v0xaaab04be77a0_0;
E_0xaaab04bda520/1 .event edge, v0xaaab04be5ab0_0, v0xaaab04be5730_0, v0xaaab04be3e60_0;
E_0xaaab04bda520 .event/or E_0xaaab04bda520/0, E_0xaaab04bda520/1;
L_0xaaab04c41880 .arith/mod 64, L_0xaaab04c40820, L_0xffff9f1c33c0;
L_0xaaab04c41970 .cmp/eq 64, L_0xaaab04c41880, L_0xffff9f1c3408;
L_0xaaab04c41ab0 .cmp/gt 64, L_0xaaab04c40820, L_0xffff9f1c3450;
L_0xaaab04c41c40 .concat [ 32 32 0 0], v0xaaab04be6b30_0, L_0xffff9f1c3498;
L_0xaaab04c41e70 .arith/div 64, L_0xaaab04c40820, L_0xffff9f1c34e0;
L_0xaaab04c41f90 .cmp/gt 64, L_0xaaab04c41c40, L_0xaaab04c41e70;
L_0xaaab04c42160 .cmp/eq 32, v0xaaab04be7120_0, L_0xffff9f1c3528;
L_0xaaab04c42430 .functor MUXZ 64, L_0xffff9f1c3570, v0xaaab04be58f0_0, L_0xaaab04ac7330, C4<>;
S_0xaaab04bea210 .scope generate, "genblk1[3]" "genblk1[3]" 5 22, 5 22 0, S_0xaaab04be1cb0;
 .timescale 0 0;
P_0xaaab04bea430 .param/l "i" 0 5 22, +C4<011>;
S_0xaaab04bea4f0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaab04bea210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaab04bea6d0 .param/l "group_count_n" 0 6 46, +C4<0011>;
L_0xaaab04c44f20 .functor AND 1, L_0xaaab04c43080, L_0xaaab04c43de0, C4<1>, C4<1>;
L_0xaaab04c45300 .functor AND 1, L_0xaaab04c44f20, L_0xaaab04c44b60, C4<1>, C4<1>;
v0xaaab04bf00a0_0 .var "M", 63 0;
v0xaaab04bf01a0_0 .var "M_reg", 63 0;
v0xaaab04bf0280_0 .var "N", 63 0;
v0xaaab04bf0370_0 .var "N_reg", 63 0;
v0xaaab04bf0450_0 .var "S", 63 0;
v0xaaab04bf0530_0 .var "S_reg", 63 0;
L_0xffff9f1c3600 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf0610_0 .net/2u *"_ivl_0", 3 0, L_0xffff9f1c3600;  1 drivers
L_0xffff9f1c3690 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf06f0_0 .net *"_ivl_11", 59 0, L_0xffff9f1c3690;  1 drivers
L_0xffff9f1c36d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf07d0_0 .net/2u *"_ivl_12", 63 0, L_0xffff9f1c36d8;  1 drivers
L_0xffff9f1c3720 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf0940_0 .net/2u *"_ivl_16", 31 0, L_0xffff9f1c3720;  1 drivers
v0xaaab04bf0a20_0 .net *"_ivl_2", 3 0, L_0xaaab04c42b00;  1 drivers
L_0xffff9f1c3768 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf0b00_0 .net/2u *"_ivl_20", 31 0, L_0xffff9f1c3768;  1 drivers
v0xaaab04bf0be0_0 .net *"_ivl_24", 63 0, L_0xaaab04c44e80;  1 drivers
v0xaaab04bf0cc0_0 .net *"_ivl_26", 63 0, L_0xaaab04c44f90;  1 drivers
L_0xffff9f1c3ba0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf0da0_0 .net/2u *"_ivl_28", 63 0, L_0xffff9f1c3ba0;  1 drivers
v0xaaab04bf0e80_0 .net *"_ivl_32", 0 0, L_0xaaab04c44f20;  1 drivers
L_0xffff9f1c3648 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf0f60_0 .net/2u *"_ivl_4", 3 0, L_0xffff9f1c3648;  1 drivers
v0xaaab04bf1040_0 .net *"_ivl_8", 63 0, L_0xaaab04c42d30;  1 drivers
v0xaaab04bf1120_0 .net "block_size", 63 0, L_0xaaab04c42e20;  1 drivers
v0xaaab04bf11e0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04bf1280_0 .var "cur_base", 63 0;
v0xaaab04bf1340_0 .net "cur_base_valid", 0 0, L_0xaaab04c42f90;  1 drivers
v0xaaab04bf13e0_0 .net "group_count_out", 63 0, L_0xaaab04c450d0;  alias, 1 drivers
v0xaaab04bf14c0_0 .net "group_count_out_valid", 0 0, L_0xaaab04c45300;  1 drivers
v0xaaab04bf1580_0 .net "group_en", 0 0, L_0xaaab04c42bf0;  1 drivers
v0xaaab04bf1640_0 .var/2u "k", 31 0;
v0xaaab04bf1720_0 .var "lb", 63 0;
v0xaaab04bf1800_0 .var "lb_reg", 63 0;
v0xaaab04bf18e0_0 .net "n_digs_in", 3 0, v0xaaab04c2dea0_0;  alias, 1 drivers
v0xaaab04bf19a0_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  alias, 1 drivers
v0xaaab04bf1a40_0 .var/2u "pow_m", 31 0;
v0xaaab04bf1b00_0 .net "prim_sub_out_1", 63 0, L_0xaaab04c43f70;  1 drivers
v0xaaab04bf1bc0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaab04c43de0;  1 drivers
v0xaaab04bf1e70_0 .net "prim_sub_out_2", 63 0, L_0xaaab04c44cf0;  1 drivers
v0xaaab04bf1f40_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaab04c44b60;  1 drivers
v0xaaab04bf2010_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04bf20b0_0 .var "tmp_sum", 63 0;
v0xaaab04bf2150_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaab04bf2210_0 .var "tmp_sum_reg", 63 0;
v0xaaab04bf22f0_0 .net "tmp_sum_valid", 0 0, L_0xaaab04c43080;  1 drivers
v0xaaab04bf23b0_0 .var "ub", 63 0;
v0xaaab04bf24c0_0 .var "ub_cand_0", 63 0;
v0xaaab04bf25a0_0 .var "ub_cand_1", 63 0;
v0xaaab04bf2680_0 .var "ub_reg", 63 0;
E_0xaaab04bea850/0 .event edge, v0xaaab04bf1800_0, v0xaaab04bf2680_0, v0xaaab04bf0530_0, v0xaaab04bf0370_0;
E_0xaaab04bea850/1 .event edge, v0xaaab04bec4c0_0, v0xaaab04bf01a0_0;
E_0xaaab04bea850 .event/or E_0xaaab04bea850/0, E_0xaaab04bea850/1;
E_0xaaab04bea8d0 .event edge, v0xaaab04bec340_0, v0xaaab04be9300_0, v0xaaab04bec4c0_0;
L_0xaaab04c42b00 .arith/mod 4, v0xaaab04c2dea0_0, L_0xffff9f1c3600;
L_0xaaab04c42bf0 .cmp/eq 4, L_0xaaab04c42b00, L_0xffff9f1c3648;
L_0xaaab04c42d30 .concat [ 4 60 0 0], v0xaaab04c2dea0_0, L_0xffff9f1c3690;
L_0xaaab04c42e20 .arith/div 64, L_0xaaab04c42d30, L_0xffff9f1c36d8;
L_0xaaab04c42f90 .cmp/gt 32, v0xaaab04bf1640_0, L_0xffff9f1c3720;
L_0xaaab04c43080 .cmp/eq 32, v0xaaab04bf2150_0, L_0xffff9f1c3768;
L_0xaaab04c44e80 .arith/sub 64, v0xaaab04bf2210_0, L_0xaaab04c43f70;
L_0xaaab04c44f90 .arith/sub 64, L_0xaaab04c44e80, L_0xaaab04c44cf0;
L_0xaaab04c450d0 .functor MUXZ 64, L_0xffff9f1c3ba0, L_0xaaab04c44f90, L_0xaaab04c42bf0, C4<>;
S_0xaaab04bea930 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaab04bea4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04beab30 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaab04c434b0 .functor AND 1, L_0xaaab04c43250, L_0xaaab04c433c0, C4<1>, C4<1>;
L_0xaaab04c439b0 .functor AND 1, L_0xaaab04c43830, L_0xaaab04c42f90, C4<1>, C4<1>;
L_0xaaab04c43d20 .functor NOT 1, L_0xaaab04c434b0, C4<0>, C4<0>, C4<0>;
L_0xaaab04c43de0 .functor OR 1, L_0xaaab04c43c80, L_0xaaab04c43d20, C4<0>, C4<0>;
v0xaaab04bead90_0 .var "BM", 63 0;
v0xaaab04beae90_0 .var "BM_reg", 63 0;
v0xaaab04beaf70_0 .var "M", 63 0;
v0xaaab04beb030_0 .var "M_reg", 63 0;
v0xaaab04beb110_0 .var "N", 63 0;
v0xaaab04beb240_0 .var "N_reg", 63 0;
v0xaaab04beb320_0 .var "PS", 63 0;
v0xaaab04beb400_0 .var "PS_reg", 63 0;
v0xaaab04beb4e0_0 .var "S", 63 0;
v0xaaab04beb5c0_0 .var "S_reg", 63 0;
L_0xffff9f1c37b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04beb6a0_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c37b0;  1 drivers
v0xaaab04beb780_0 .net *"_ivl_10", 0 0, L_0xaaab04c433c0;  1 drivers
v0xaaab04beb840_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c435c0;  1 drivers
L_0xffff9f1c3888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04beb920_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c3888;  1 drivers
L_0xffff9f1c38d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04beba00_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c38d0;  1 drivers
v0xaaab04bebae0_0 .net *"_ivl_2", 63 0, L_0xaaab04c431b0;  1 drivers
v0xaaab04bebbc0_0 .net *"_ivl_20", 63 0, L_0xaaab04c43710;  1 drivers
v0xaaab04bebca0_0 .net *"_ivl_22", 0 0, L_0xaaab04c43830;  1 drivers
L_0xffff9f1c3918 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04bebd60_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c3918;  1 drivers
v0xaaab04bebe40_0 .net *"_ivl_28", 0 0, L_0xaaab04c43c80;  1 drivers
v0xaaab04bebf00_0 .net *"_ivl_30", 0 0, L_0xaaab04c43d20;  1 drivers
L_0xffff9f1c3960 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bebfe0_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c3960;  1 drivers
L_0xffff9f1c37f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bec0c0_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c37f8;  1 drivers
v0xaaab04bec1a0_0 .net *"_ivl_6", 0 0, L_0xaaab04c43250;  1 drivers
L_0xffff9f1c3840 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04bec260_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c3840;  1 drivers
v0xaaab04bec340_0 .net "block_size_in", 63 0, L_0xaaab04c42e20;  alias, 1 drivers
v0xaaab04bec420_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04bec4c0_0 .net "cur_base_in", 63 0, v0xaaab04bf1280_0;  1 drivers
v0xaaab04bec5a0_0 .net "cur_base_valid", 0 0, L_0xaaab04c42f90;  alias, 1 drivers
v0xaaab04bec660_0 .var/2u "k", 31 0;
v0xaaab04bec740_0 .var "lb_r", 63 0;
v0xaaab04bec820_0 .var "lb_r_reg", 63 0;
v0xaaab04bec900_0 .var/2u "pow_m", 31 0;
v0xaaab04becbf0_0 .net "prim_en", 0 0, L_0xaaab04c434b0;  1 drivers
v0xaaab04beccb0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04becd90_0 .net "prim_sub_out", 63 0, L_0xaaab04c43f70;  alias, 1 drivers
v0xaaab04bece70_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c43de0;  alias, 1 drivers
v0xaaab04becf30_0 .var "rep_base", 63 0;
v0xaaab04bed010_0 .net "rep_base_valid", 0 0, L_0xaaab04c439b0;  1 drivers
v0xaaab04bed0d0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04bed170_0 .net "ub_in", 63 0, v0xaaab04bf23b0_0;  1 drivers
v0xaaab04bed250_0 .var "ub_r", 63 0;
v0xaaab04bed330_0 .var "ub_r_reg", 63 0;
E_0xaaab04beacf0/0 .event edge, v0xaaab04bed170_0, v0xaaab04becf30_0, v0xaaab04bec820_0, v0xaaab04bed330_0;
E_0xaaab04beacf0/1 .event edge, v0xaaab04beb5c0_0, v0xaaab04beb240_0, v0xaaab04bec4c0_0;
E_0xaaab04beacf0 .event/or E_0xaaab04beacf0/0, E_0xaaab04beacf0/1;
L_0xaaab04c431b0 .arith/mod 64, L_0xaaab04c42e20, L_0xffff9f1c37b0;
L_0xaaab04c43250 .cmp/eq 64, L_0xaaab04c431b0, L_0xffff9f1c37f8;
L_0xaaab04c433c0 .cmp/gt 64, L_0xaaab04c42e20, L_0xffff9f1c3840;
L_0xaaab04c435c0 .concat [ 32 32 0 0], v0xaaab04bec660_0, L_0xffff9f1c3888;
L_0xaaab04c43710 .arith/div 64, L_0xaaab04c42e20, L_0xffff9f1c38d0;
L_0xaaab04c43830 .cmp/gt 64, L_0xaaab04c435c0, L_0xaaab04c43710;
L_0xaaab04c43c80 .cmp/eq 32, v0xaaab04beccb0_0, L_0xffff9f1c3918;
L_0xaaab04c43f70 .functor MUXZ 64, L_0xffff9f1c3960, v0xaaab04beb400_0, L_0xaaab04c434b0, C4<>;
S_0xaaab04bed510 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaab04bea4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04bed6c0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaab04c44420 .functor AND 1, L_0xaaab04c441f0, L_0xaaab04c44330, C4<1>, C4<1>;
L_0xaaab04c448f0 .functor AND 1, L_0xaaab04c44770, L_0xaaab04c42f90, C4<1>, C4<1>;
L_0xaaab04c44aa0 .functor NOT 1, L_0xaaab04c44420, C4<0>, C4<0>, C4<0>;
L_0xaaab04c44b60 .functor OR 1, L_0xaaab04c449b0, L_0xaaab04c44aa0, C4<0>, C4<0>;
v0xaaab04bed900_0 .var "BM", 63 0;
v0xaaab04beda00_0 .var "BM_reg", 63 0;
v0xaaab04bedae0_0 .var "M", 63 0;
v0xaaab04bedba0_0 .var "M_reg", 63 0;
v0xaaab04bedc80_0 .var "N", 63 0;
v0xaaab04beddb0_0 .var "N_reg", 63 0;
v0xaaab04bede90_0 .var "PS", 63 0;
v0xaaab04bedf70_0 .var "PS_reg", 63 0;
v0xaaab04bee050_0 .var "S", 63 0;
v0xaaab04bee130_0 .var "S_reg", 63 0;
L_0xffff9f1c39a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04bee210_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c39a8;  1 drivers
v0xaaab04bee2f0_0 .net *"_ivl_10", 0 0, L_0xaaab04c44330;  1 drivers
v0xaaab04bee3b0_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c44530;  1 drivers
L_0xffff9f1c3a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bee490_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c3a80;  1 drivers
L_0xffff9f1c3ac8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04bee570_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c3ac8;  1 drivers
v0xaaab04bee650_0 .net *"_ivl_2", 63 0, L_0xaaab04c44100;  1 drivers
v0xaaab04bee730_0 .net *"_ivl_20", 63 0, L_0xaaab04c44650;  1 drivers
v0xaaab04bee810_0 .net *"_ivl_22", 0 0, L_0xaaab04c44770;  1 drivers
L_0xffff9f1c3b10 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04bee8d0_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c3b10;  1 drivers
v0xaaab04bee9b0_0 .net *"_ivl_28", 0 0, L_0xaaab04c449b0;  1 drivers
v0xaaab04beea70_0 .net *"_ivl_30", 0 0, L_0xaaab04c44aa0;  1 drivers
L_0xffff9f1c3b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04beeb50_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c3b58;  1 drivers
L_0xffff9f1c39f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04beec30_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c39f0;  1 drivers
v0xaaab04beed10_0 .net *"_ivl_6", 0 0, L_0xaaab04c441f0;  1 drivers
L_0xffff9f1c3a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04beedd0_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c3a38;  1 drivers
v0xaaab04beeeb0_0 .net "block_size_in", 63 0, L_0xaaab04c42e20;  alias, 1 drivers
v0xaaab04beef70_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04bef010_0 .net "cur_base_in", 63 0, v0xaaab04bf1280_0;  alias, 1 drivers
v0xaaab04bef0e0_0 .net "cur_base_valid", 0 0, L_0xaaab04c42f90;  alias, 1 drivers
v0xaaab04bef1b0_0 .var/2u "k", 31 0;
v0xaaab04bef250_0 .var "lb_r", 63 0;
v0xaaab04bef330_0 .var "lb_r_reg", 63 0;
v0xaaab04bef410_0 .var/2u "pow_m", 31 0;
v0xaaab04bef700_0 .net "prim_en", 0 0, L_0xaaab04c44420;  1 drivers
v0xaaab04bef7c0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04bef8a0_0 .net "prim_sub_out", 63 0, L_0xaaab04c44cf0;  alias, 1 drivers
v0xaaab04bef980_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c44b60;  alias, 1 drivers
v0xaaab04befa40_0 .var "rep_base", 63 0;
v0xaaab04befb20_0 .net "rep_base_valid", 0 0, L_0xaaab04c448f0;  1 drivers
v0xaaab04befbe0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04befd10_0 .net "ub_in", 63 0, v0xaaab04bf23b0_0;  alias, 1 drivers
v0xaaab04befe00_0 .var "ub_r", 63 0;
v0xaaab04befec0_0 .var "ub_r_reg", 63 0;
E_0xaaab04bed880/0 .event edge, v0xaaab04bed170_0, v0xaaab04befa40_0, v0xaaab04bef330_0, v0xaaab04befec0_0;
E_0xaaab04bed880/1 .event edge, v0xaaab04bee130_0, v0xaaab04beddb0_0, v0xaaab04bec4c0_0;
E_0xaaab04bed880 .event/or E_0xaaab04bed880/0, E_0xaaab04bed880/1;
L_0xaaab04c44100 .arith/mod 64, L_0xaaab04c42e20, L_0xffff9f1c39a8;
L_0xaaab04c441f0 .cmp/eq 64, L_0xaaab04c44100, L_0xffff9f1c39f0;
L_0xaaab04c44330 .cmp/gt 64, L_0xaaab04c42e20, L_0xffff9f1c3a38;
L_0xaaab04c44530 .concat [ 32 32 0 0], v0xaaab04bef1b0_0, L_0xffff9f1c3a80;
L_0xaaab04c44650 .arith/div 64, L_0xaaab04c42e20, L_0xffff9f1c3ac8;
L_0xaaab04c44770 .cmp/gt 64, L_0xaaab04c44530, L_0xaaab04c44650;
L_0xaaab04c449b0 .cmp/eq 32, v0xaaab04bef7c0_0, L_0xffff9f1c3b10;
L_0xaaab04c44cf0 .functor MUXZ 64, L_0xffff9f1c3b58, v0xaaab04bedf70_0, L_0xaaab04c44420, C4<>;
S_0xaaab04bf2860 .scope generate, "genblk1[4]" "genblk1[4]" 5 22, 5 22 0, S_0xaaab04be1cb0;
 .timescale 0 0;
P_0xaaab04bf2a60 .param/l "i" 0 5 22, +C4<0100>;
S_0xaaab04bf2b20 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaab04bf2860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaab04bf2d00 .param/l "group_count_n" 0 6 46, +C4<0100>;
L_0xaaab04c47870 .functor AND 1, L_0xaaab04c45b50, L_0xaaab04c46730, C4<1>, C4<1>;
L_0xaaab04c47c50 .functor AND 1, L_0xaaab04c47870, L_0xaaab04c474b0, C4<1>, C4<1>;
v0xaaab04bf86d0_0 .var "M", 63 0;
v0xaaab04bf87d0_0 .var "M_reg", 63 0;
v0xaaab04bf88b0_0 .var "N", 63 0;
v0xaaab04bf89a0_0 .var "N_reg", 63 0;
v0xaaab04bf8a80_0 .var "S", 63 0;
v0xaaab04bf8b60_0 .var "S_reg", 63 0;
L_0xffff9f1c3be8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf8c40_0 .net/2u *"_ivl_0", 3 0, L_0xffff9f1c3be8;  1 drivers
L_0xffff9f1c3c78 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf8d20_0 .net *"_ivl_11", 59 0, L_0xffff9f1c3c78;  1 drivers
L_0xffff9f1c3cc0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf8e00_0 .net/2u *"_ivl_12", 63 0, L_0xffff9f1c3cc0;  1 drivers
L_0xffff9f1c3d08 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf8ee0_0 .net/2u *"_ivl_16", 31 0, L_0xffff9f1c3d08;  1 drivers
v0xaaab04bf8fc0_0 .net *"_ivl_2", 3 0, L_0xaaab04c453c0;  1 drivers
L_0xffff9f1c3d50 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf90a0_0 .net/2u *"_ivl_20", 31 0, L_0xffff9f1c3d50;  1 drivers
v0xaaab04bf9180_0 .net *"_ivl_24", 63 0, L_0xaaab04c477d0;  1 drivers
v0xaaab04bf9260_0 .net *"_ivl_26", 63 0, L_0xaaab04c478e0;  1 drivers
L_0xffff9f1c4188 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf9340_0 .net/2u *"_ivl_28", 63 0, L_0xffff9f1c4188;  1 drivers
v0xaaab04bf9420_0 .net *"_ivl_32", 0 0, L_0xaaab04c47870;  1 drivers
L_0xffff9f1c3c30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf9500_0 .net/2u *"_ivl_4", 3 0, L_0xffff9f1c3c30;  1 drivers
v0xaaab04bf95e0_0 .net *"_ivl_8", 63 0, L_0xaaab04c455f0;  1 drivers
v0xaaab04bf96c0_0 .net "block_size", 63 0, L_0xaaab04c458f0;  1 drivers
v0xaaab04bf9780_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04bf9930_0 .var "cur_base", 63 0;
v0xaaab04bf9a40_0 .net "cur_base_valid", 0 0, L_0xaaab04c45a60;  1 drivers
v0xaaab04bf9b30_0 .net "group_count_out", 63 0, L_0xaaab04c47a20;  alias, 1 drivers
v0xaaab04bf9c10_0 .net "group_count_out_valid", 0 0, L_0xaaab04c47c50;  1 drivers
v0xaaab04bf9cd0_0 .net "group_en", 0 0, L_0xaaab04c454b0;  1 drivers
v0xaaab04bf9d90_0 .var/2u "k", 31 0;
v0xaaab04bf9e70_0 .var "lb", 63 0;
v0xaaab04bf9f50_0 .var "lb_reg", 63 0;
v0xaaab04bfa030_0 .net "n_digs_in", 3 0, v0xaaab04c2dea0_0;  alias, 1 drivers
v0xaaab04bfa140_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  alias, 1 drivers
v0xaaab04bfa250_0 .var/2u "pow_m", 31 0;
v0xaaab04bfa330_0 .net "prim_sub_out_1", 63 0, L_0xaaab04c468c0;  1 drivers
v0xaaab04bfa3f0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaab04c46730;  1 drivers
v0xaaab04bfa6a0_0 .net "prim_sub_out_2", 63 0, L_0xaaab04c47640;  1 drivers
v0xaaab04bfa740_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaab04c474b0;  1 drivers
v0xaaab04bfa7e0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04bfa880_0 .var "tmp_sum", 63 0;
v0xaaab04bfa920_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaab04bfa9e0_0 .var "tmp_sum_reg", 63 0;
v0xaaab04bfaac0_0 .net "tmp_sum_valid", 0 0, L_0xaaab04c45b50;  1 drivers
v0xaaab04bfab80_0 .var "ub", 63 0;
v0xaaab04bfac90_0 .var "ub_cand_0", 63 0;
v0xaaab04bfad70_0 .var "ub_cand_1", 63 0;
v0xaaab04bfae50_0 .var "ub_reg", 63 0;
E_0xaaab04bf2e80/0 .event edge, v0xaaab04bf9f50_0, v0xaaab04bfae50_0, v0xaaab04bf8b60_0, v0xaaab04bf89a0_0;
E_0xaaab04bf2e80/1 .event edge, v0xaaab04bf4b50_0, v0xaaab04bf87d0_0;
E_0xaaab04bf2e80 .event/or E_0xaaab04bf2e80/0, E_0xaaab04bf2e80/1;
E_0xaaab04bf2f00 .event edge, v0xaaab04bf49d0_0, v0xaaab04be9300_0, v0xaaab04bf4b50_0;
L_0xaaab04c453c0 .arith/mod 4, v0xaaab04c2dea0_0, L_0xffff9f1c3be8;
L_0xaaab04c454b0 .cmp/eq 4, L_0xaaab04c453c0, L_0xffff9f1c3c30;
L_0xaaab04c455f0 .concat [ 4 60 0 0], v0xaaab04c2dea0_0, L_0xffff9f1c3c78;
L_0xaaab04c458f0 .arith/div 64, L_0xaaab04c455f0, L_0xffff9f1c3cc0;
L_0xaaab04c45a60 .cmp/gt 32, v0xaaab04bf9d90_0, L_0xffff9f1c3d08;
L_0xaaab04c45b50 .cmp/eq 32, v0xaaab04bfa920_0, L_0xffff9f1c3d50;
L_0xaaab04c477d0 .arith/sub 64, v0xaaab04bfa9e0_0, L_0xaaab04c468c0;
L_0xaaab04c478e0 .arith/sub 64, L_0xaaab04c477d0, L_0xaaab04c47640;
L_0xaaab04c47a20 .functor MUXZ 64, L_0xffff9f1c4188, L_0xaaab04c478e0, L_0xaaab04c454b0, C4<>;
S_0xaaab04bf2f60 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaab04bf2b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04bf3160 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaab04c45f80 .functor AND 1, L_0xaaab04c45d20, L_0xaaab04c45e90, C4<1>, C4<1>;
L_0xaaab04c46480 .functor AND 1, L_0xaaab04c46300, L_0xaaab04c45a60, C4<1>, C4<1>;
L_0xaaab04c46670 .functor NOT 1, L_0xaaab04c45f80, C4<0>, C4<0>, C4<0>;
L_0xaaab04c46730 .functor OR 1, L_0xaaab04c465d0, L_0xaaab04c46670, C4<0>, C4<0>;
v0xaaab04bf33f0_0 .var "BM", 63 0;
v0xaaab04bf34f0_0 .var "BM_reg", 63 0;
v0xaaab04bf35d0_0 .var "M", 63 0;
v0xaaab04bf36c0_0 .var "M_reg", 63 0;
v0xaaab04bf37a0_0 .var "N", 63 0;
v0xaaab04bf38d0_0 .var "N_reg", 63 0;
v0xaaab04bf39b0_0 .var "PS", 63 0;
v0xaaab04bf3a90_0 .var "PS_reg", 63 0;
v0xaaab04bf3b70_0 .var "S", 63 0;
v0xaaab04bf3c50_0 .var "S_reg", 63 0;
L_0xffff9f1c3d98 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf3d30_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c3d98;  1 drivers
v0xaaab04bf3e10_0 .net *"_ivl_10", 0 0, L_0xaaab04c45e90;  1 drivers
v0xaaab04bf3ed0_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c46090;  1 drivers
L_0xffff9f1c3e70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf3fb0_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c3e70;  1 drivers
L_0xffff9f1c3eb8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf4090_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c3eb8;  1 drivers
v0xaaab04bf4170_0 .net *"_ivl_2", 63 0, L_0xaaab04c45c80;  1 drivers
v0xaaab04bf4250_0 .net *"_ivl_20", 63 0, L_0xaaab04c461e0;  1 drivers
v0xaaab04bf4330_0 .net *"_ivl_22", 0 0, L_0xaaab04c46300;  1 drivers
L_0xffff9f1c3f00 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf43f0_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c3f00;  1 drivers
v0xaaab04bf44d0_0 .net *"_ivl_28", 0 0, L_0xaaab04c465d0;  1 drivers
v0xaaab04bf4590_0 .net *"_ivl_30", 0 0, L_0xaaab04c46670;  1 drivers
L_0xffff9f1c3f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf4670_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c3f48;  1 drivers
L_0xffff9f1c3de0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf4750_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c3de0;  1 drivers
v0xaaab04bf4830_0 .net *"_ivl_6", 0 0, L_0xaaab04c45d20;  1 drivers
L_0xffff9f1c3e28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf48f0_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c3e28;  1 drivers
v0xaaab04bf49d0_0 .net "block_size_in", 63 0, L_0xaaab04c458f0;  alias, 1 drivers
v0xaaab04bf4ab0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04bf4b50_0 .net "cur_base_in", 63 0, v0xaaab04bf9930_0;  1 drivers
v0xaaab04bf4c30_0 .net "cur_base_valid", 0 0, L_0xaaab04c45a60;  alias, 1 drivers
v0xaaab04bf4cf0_0 .var/2u "k", 31 0;
v0xaaab04bf4dd0_0 .var "lb_r", 63 0;
v0xaaab04bf4eb0_0 .var "lb_r_reg", 63 0;
v0xaaab04bf4f90_0 .var/2u "pow_m", 31 0;
v0xaaab04bf5280_0 .net "prim_en", 0 0, L_0xaaab04c45f80;  1 drivers
v0xaaab04bf5340_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04bf5420_0 .net "prim_sub_out", 63 0, L_0xaaab04c468c0;  alias, 1 drivers
v0xaaab04bf5500_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c46730;  alias, 1 drivers
v0xaaab04bf55c0_0 .var "rep_base", 63 0;
v0xaaab04bf56a0_0 .net "rep_base_valid", 0 0, L_0xaaab04c46480;  1 drivers
v0xaaab04bf5760_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04bf5800_0 .net "ub_in", 63 0, v0xaaab04bfab80_0;  1 drivers
v0xaaab04bf58e0_0 .var "ub_r", 63 0;
v0xaaab04bf59c0_0 .var "ub_r_reg", 63 0;
E_0xaaab04bf3350/0 .event edge, v0xaaab04bf5800_0, v0xaaab04bf55c0_0, v0xaaab04bf4eb0_0, v0xaaab04bf59c0_0;
E_0xaaab04bf3350/1 .event edge, v0xaaab04bf3c50_0, v0xaaab04bf38d0_0, v0xaaab04bf4b50_0;
E_0xaaab04bf3350 .event/or E_0xaaab04bf3350/0, E_0xaaab04bf3350/1;
L_0xaaab04c45c80 .arith/mod 64, L_0xaaab04c458f0, L_0xffff9f1c3d98;
L_0xaaab04c45d20 .cmp/eq 64, L_0xaaab04c45c80, L_0xffff9f1c3de0;
L_0xaaab04c45e90 .cmp/gt 64, L_0xaaab04c458f0, L_0xffff9f1c3e28;
L_0xaaab04c46090 .concat [ 32 32 0 0], v0xaaab04bf4cf0_0, L_0xffff9f1c3e70;
L_0xaaab04c461e0 .arith/div 64, L_0xaaab04c458f0, L_0xffff9f1c3eb8;
L_0xaaab04c46300 .cmp/gt 64, L_0xaaab04c46090, L_0xaaab04c461e0;
L_0xaaab04c465d0 .cmp/eq 32, v0xaaab04bf5340_0, L_0xffff9f1c3f00;
L_0xaaab04c468c0 .functor MUXZ 64, L_0xffff9f1c3f48, v0xaaab04bf3a90_0, L_0xaaab04c45f80, C4<>;
S_0xaaab04bf5ba0 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaab04bf2b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04bf5d50 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaab04c46d70 .functor AND 1, L_0xaaab04c46b40, L_0xaaab04c46c80, C4<1>, C4<1>;
L_0xaaab04c47240 .functor AND 1, L_0xaaab04c470c0, L_0xaaab04c45a60, C4<1>, C4<1>;
L_0xaaab04c473f0 .functor NOT 1, L_0xaaab04c46d70, C4<0>, C4<0>, C4<0>;
L_0xaaab04c474b0 .functor OR 1, L_0xaaab04c47300, L_0xaaab04c473f0, C4<0>, C4<0>;
v0xaaab04bf5f90_0 .var "BM", 63 0;
v0xaaab04bf6090_0 .var "BM_reg", 63 0;
v0xaaab04bf6170_0 .var "M", 63 0;
v0xaaab04bf6260_0 .var "M_reg", 63 0;
v0xaaab04bf6340_0 .var "N", 63 0;
v0xaaab04bf6470_0 .var "N_reg", 63 0;
v0xaaab04bf6550_0 .var "PS", 63 0;
v0xaaab04bf6630_0 .var "PS_reg", 63 0;
v0xaaab04bf6710_0 .var "S", 63 0;
v0xaaab04bf67f0_0 .var "S_reg", 63 0;
L_0xffff9f1c3f90 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf68d0_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c3f90;  1 drivers
v0xaaab04bf69b0_0 .net *"_ivl_10", 0 0, L_0xaaab04c46c80;  1 drivers
v0xaaab04bf6a70_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c46e80;  1 drivers
L_0xffff9f1c4068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf6b50_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c4068;  1 drivers
L_0xffff9f1c40b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf6c30_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c40b0;  1 drivers
v0xaaab04bf6d10_0 .net *"_ivl_2", 63 0, L_0xaaab04c46a50;  1 drivers
v0xaaab04bf6df0_0 .net *"_ivl_20", 63 0, L_0xaaab04c46fa0;  1 drivers
v0xaaab04bf6ed0_0 .net *"_ivl_22", 0 0, L_0xaaab04c470c0;  1 drivers
L_0xffff9f1c40f8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf6f90_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c40f8;  1 drivers
v0xaaab04bf7070_0 .net *"_ivl_28", 0 0, L_0xaaab04c47300;  1 drivers
v0xaaab04bf7130_0 .net *"_ivl_30", 0 0, L_0xaaab04c473f0;  1 drivers
L_0xffff9f1c4140 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf7210_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c4140;  1 drivers
L_0xffff9f1c3fd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf72f0_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c3fd8;  1 drivers
v0xaaab04bf73d0_0 .net *"_ivl_6", 0 0, L_0xaaab04c46b40;  1 drivers
L_0xffff9f1c4020 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04bf7490_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c4020;  1 drivers
v0xaaab04bf7570_0 .net "block_size_in", 63 0, L_0xaaab04c458f0;  alias, 1 drivers
v0xaaab04bf7630_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04bf76d0_0 .net "cur_base_in", 63 0, v0xaaab04bf9930_0;  alias, 1 drivers
v0xaaab04bf77a0_0 .net "cur_base_valid", 0 0, L_0xaaab04c45a60;  alias, 1 drivers
v0xaaab04bf7870_0 .var/2u "k", 31 0;
v0xaaab04bf7910_0 .var "lb_r", 63 0;
v0xaaab04bf79f0_0 .var "lb_r_reg", 63 0;
v0xaaab04bf7ad0_0 .var/2u "pow_m", 31 0;
v0xaaab04bf7dc0_0 .net "prim_en", 0 0, L_0xaaab04c46d70;  1 drivers
v0xaaab04bf7e80_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04bf7f60_0 .net "prim_sub_out", 63 0, L_0xaaab04c47640;  alias, 1 drivers
v0xaaab04bf8040_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c474b0;  alias, 1 drivers
v0xaaab04bf8100_0 .var "rep_base", 63 0;
v0xaaab04bf81e0_0 .net "rep_base_valid", 0 0, L_0xaaab04c47240;  1 drivers
v0xaaab04bf82a0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04bf8340_0 .net "ub_in", 63 0, v0xaaab04bfab80_0;  alias, 1 drivers
v0xaaab04bf8430_0 .var "ub_r", 63 0;
v0xaaab04bf84f0_0 .var "ub_r_reg", 63 0;
E_0xaaab04bf5f10/0 .event edge, v0xaaab04bf5800_0, v0xaaab04bf8100_0, v0xaaab04bf79f0_0, v0xaaab04bf84f0_0;
E_0xaaab04bf5f10/1 .event edge, v0xaaab04bf67f0_0, v0xaaab04bf6470_0, v0xaaab04bf4b50_0;
E_0xaaab04bf5f10 .event/or E_0xaaab04bf5f10/0, E_0xaaab04bf5f10/1;
L_0xaaab04c46a50 .arith/mod 64, L_0xaaab04c458f0, L_0xffff9f1c3f90;
L_0xaaab04c46b40 .cmp/eq 64, L_0xaaab04c46a50, L_0xffff9f1c3fd8;
L_0xaaab04c46c80 .cmp/gt 64, L_0xaaab04c458f0, L_0xffff9f1c4020;
L_0xaaab04c46e80 .concat [ 32 32 0 0], v0xaaab04bf7870_0, L_0xffff9f1c4068;
L_0xaaab04c46fa0 .arith/div 64, L_0xaaab04c458f0, L_0xffff9f1c40b0;
L_0xaaab04c470c0 .cmp/gt 64, L_0xaaab04c46e80, L_0xaaab04c46fa0;
L_0xaaab04c47300 .cmp/eq 32, v0xaaab04bf7e80_0, L_0xffff9f1c40f8;
L_0xaaab04c47640 .functor MUXZ 64, L_0xffff9f1c4140, v0xaaab04bf6630_0, L_0xaaab04c46d70, C4<>;
S_0xaaab04bfb030 .scope generate, "genblk1[5]" "genblk1[5]" 5 22, 5 22 0, S_0xaaab04be1cb0;
 .timescale 0 0;
P_0xaaab04bfb230 .param/l "i" 0 5 22, +C4<0101>;
S_0xaaab04bfb310 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaab04bfb030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaab04bfb4f0 .param/l "group_count_n" 0 6 46, +C4<0101>;
L_0xaaab04c4a000 .functor AND 1, L_0xaaab04c48290, L_0xaaab04c48df0, C4<1>, C4<1>;
L_0xaaab04c4a3e0 .functor AND 1, L_0xaaab04c4a000, L_0xaaab04c49c40, C4<1>, C4<1>;
v0xaaab04c00f40_0 .var "M", 63 0;
v0xaaab04c01040_0 .var "M_reg", 63 0;
v0xaaab04c01120_0 .var "N", 63 0;
v0xaaab04c01210_0 .var "N_reg", 63 0;
v0xaaab04c012f0_0 .var "S", 63 0;
v0xaaab04c013d0_0 .var "S_reg", 63 0;
L_0xffff9f1c41d0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0xaaab04c014b0_0 .net/2u *"_ivl_0", 3 0, L_0xffff9f1c41d0;  1 drivers
L_0xffff9f1c4260 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c01590_0 .net *"_ivl_11", 59 0, L_0xffff9f1c4260;  1 drivers
L_0xffff9f1c42a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaab04c01670_0 .net/2u *"_ivl_12", 63 0, L_0xffff9f1c42a8;  1 drivers
L_0xffff9f1c42f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xaaab04c01750_0 .net/2u *"_ivl_16", 31 0, L_0xffff9f1c42f0;  1 drivers
v0xaaab04c01830_0 .net *"_ivl_2", 3 0, L_0xaaab04c47d10;  1 drivers
L_0xffff9f1c4338 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04c01910_0 .net/2u *"_ivl_20", 31 0, L_0xffff9f1c4338;  1 drivers
v0xaaab04c019f0_0 .net *"_ivl_24", 63 0, L_0xaaab04c49f60;  1 drivers
v0xaaab04c01ad0_0 .net *"_ivl_26", 63 0, L_0xaaab04c4a070;  1 drivers
L_0xffff9f1c4770 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c01bb0_0 .net/2u *"_ivl_28", 63 0, L_0xffff9f1c4770;  1 drivers
v0xaaab04c01c90_0 .net *"_ivl_32", 0 0, L_0xaaab04c4a000;  1 drivers
L_0xffff9f1c4218 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c01d70_0 .net/2u *"_ivl_4", 3 0, L_0xffff9f1c4218;  1 drivers
v0xaaab04c01e50_0 .net *"_ivl_8", 63 0, L_0xaaab04c47f40;  1 drivers
v0xaaab04c01f30_0 .net "block_size", 63 0, L_0xaaab04c48030;  1 drivers
v0xaaab04c01ff0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c02090_0 .var "cur_base", 63 0;
v0xaaab04c021a0_0 .net "cur_base_valid", 0 0, L_0xaaab04c481a0;  1 drivers
v0xaaab04c02290_0 .net "group_count_out", 63 0, L_0xaaab04c4a1b0;  alias, 1 drivers
v0xaaab04c02370_0 .net "group_count_out_valid", 0 0, L_0xaaab04c4a3e0;  1 drivers
v0xaaab04c02430_0 .net "group_en", 0 0, L_0xaaab04c47e00;  1 drivers
v0xaaab04c024f0_0 .var/2u "k", 31 0;
v0xaaab04c025d0_0 .var "lb", 63 0;
v0xaaab04c026b0_0 .var "lb_reg", 63 0;
v0xaaab04c02790_0 .net "n_digs_in", 3 0, v0xaaab04c2dea0_0;  alias, 1 drivers
v0xaaab04c02850_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  alias, 1 drivers
v0xaaab04c02910_0 .var/2u "pow_m", 31 0;
v0xaaab04c029f0_0 .net "prim_sub_out_1", 63 0, L_0xaaab04c48f80;  1 drivers
v0xaaab04c02ab0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaab04c48df0;  1 drivers
v0xaaab04c02d60_0 .net "prim_sub_out_2", 63 0, L_0xaaab04c49dd0;  1 drivers
v0xaaab04c02e00_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaab04c49c40;  1 drivers
v0xaaab04c02ea0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c02f40_0 .var "tmp_sum", 63 0;
v0xaaab04c02fe0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaab04c030a0_0 .var "tmp_sum_reg", 63 0;
v0xaaab04c03180_0 .net "tmp_sum_valid", 0 0, L_0xaaab04c48290;  1 drivers
v0xaaab04c03240_0 .var "ub", 63 0;
v0xaaab04c03350_0 .var "ub_cand_0", 63 0;
v0xaaab04c03430_0 .var "ub_cand_1", 63 0;
v0xaaab04c03510_0 .var "ub_reg", 63 0;
E_0xaaab04bfb670/0 .event edge, v0xaaab04c026b0_0, v0xaaab04c03510_0, v0xaaab04c013d0_0, v0xaaab04c01210_0;
E_0xaaab04bfb670/1 .event edge, v0xaaab04bfd3f0_0, v0xaaab04c01040_0;
E_0xaaab04bfb670 .event/or E_0xaaab04bfb670/0, E_0xaaab04bfb670/1;
E_0xaaab04bfb6f0 .event edge, v0xaaab04bfd270_0, v0xaaab04be9300_0, v0xaaab04bfd3f0_0;
L_0xaaab04c47d10 .arith/mod 4, v0xaaab04c2dea0_0, L_0xffff9f1c41d0;
L_0xaaab04c47e00 .cmp/eq 4, L_0xaaab04c47d10, L_0xffff9f1c4218;
L_0xaaab04c47f40 .concat [ 4 60 0 0], v0xaaab04c2dea0_0, L_0xffff9f1c4260;
L_0xaaab04c48030 .arith/div 64, L_0xaaab04c47f40, L_0xffff9f1c42a8;
L_0xaaab04c481a0 .cmp/gt 32, v0xaaab04c024f0_0, L_0xffff9f1c42f0;
L_0xaaab04c48290 .cmp/eq 32, v0xaaab04c02fe0_0, L_0xffff9f1c4338;
L_0xaaab04c49f60 .arith/sub 64, v0xaaab04c030a0_0, L_0xaaab04c48f80;
L_0xaaab04c4a070 .arith/sub 64, L_0xaaab04c49f60, L_0xaaab04c49dd0;
L_0xaaab04c4a1b0 .functor MUXZ 64, L_0xffff9f1c4770, L_0xaaab04c4a070, L_0xaaab04c47e00, C4<>;
S_0xaaab04bfb750 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaab04bfb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04bfb950 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaab04c48680 .functor AND 1, L_0xaaab04c48420, L_0xaaab04c48590, C4<1>, C4<1>;
L_0xaaab04c48b40 .functor AND 1, L_0xaaab04c48a00, L_0xaaab04c481a0, C4<1>, C4<1>;
L_0xaaab04c48d30 .functor NOT 1, L_0xaaab04c48680, C4<0>, C4<0>, C4<0>;
L_0xaaab04c48df0 .functor OR 1, L_0xaaab04c48c90, L_0xaaab04c48d30, C4<0>, C4<0>;
v0xaaab04bfbbb0_0 .var "BM", 63 0;
v0xaaab04bfbcb0_0 .var "BM_reg", 63 0;
v0xaaab04bfbd90_0 .var "M", 63 0;
v0xaaab04bfbe50_0 .var "M_reg", 63 0;
v0xaaab04bfbf30_0 .var "N", 63 0;
v0xaaab04bfc060_0 .var "N_reg", 63 0;
v0xaaab04bfc140_0 .var "PS", 63 0;
v0xaaab04bfc220_0 .var "PS_reg", 63 0;
v0xaaab04bfc300_0 .var "S", 63 0;
v0xaaab04bfc3e0_0 .var "S_reg", 63 0;
L_0xffff9f1c4380 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04bfc4c0_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c4380;  1 drivers
v0xaaab04bfc5a0_0 .net *"_ivl_10", 0 0, L_0xaaab04c48590;  1 drivers
v0xaaab04bfc660_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c48790;  1 drivers
L_0xffff9f1c4458 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bfc740_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c4458;  1 drivers
L_0xffff9f1c44a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04bfc820_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c44a0;  1 drivers
v0xaaab04bfc900_0 .net *"_ivl_2", 63 0, L_0xaaab04c48380;  1 drivers
v0xaaab04bfc9e0_0 .net *"_ivl_20", 63 0, L_0xaaab04c488e0;  1 drivers
v0xaaab04bfcbd0_0 .net *"_ivl_22", 0 0, L_0xaaab04c48a00;  1 drivers
L_0xffff9f1c44e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04bfcc90_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c44e8;  1 drivers
v0xaaab04bfcd70_0 .net *"_ivl_28", 0 0, L_0xaaab04c48c90;  1 drivers
v0xaaab04bfce30_0 .net *"_ivl_30", 0 0, L_0xaaab04c48d30;  1 drivers
L_0xffff9f1c4530 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bfcf10_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c4530;  1 drivers
L_0xffff9f1c43c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bfcff0_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c43c8;  1 drivers
v0xaaab04bfd0d0_0 .net *"_ivl_6", 0 0, L_0xaaab04c48420;  1 drivers
L_0xffff9f1c4410 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04bfd190_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c4410;  1 drivers
v0xaaab04bfd270_0 .net "block_size_in", 63 0, L_0xaaab04c48030;  alias, 1 drivers
v0xaaab04bfd350_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04bfd3f0_0 .net "cur_base_in", 63 0, v0xaaab04c02090_0;  1 drivers
v0xaaab04bfd4d0_0 .net "cur_base_valid", 0 0, L_0xaaab04c481a0;  alias, 1 drivers
v0xaaab04bfd590_0 .var/2u "k", 31 0;
v0xaaab04bfd670_0 .var "lb_r", 63 0;
v0xaaab04bfd750_0 .var "lb_r_reg", 63 0;
v0xaaab04bfd830_0 .var/2u "pow_m", 31 0;
v0xaaab04bfdb20_0 .net "prim_en", 0 0, L_0xaaab04c48680;  1 drivers
v0xaaab04bfdbe0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04bfdcc0_0 .net "prim_sub_out", 63 0, L_0xaaab04c48f80;  alias, 1 drivers
v0xaaab04bfdda0_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c48df0;  alias, 1 drivers
v0xaaab04bfde60_0 .var "rep_base", 63 0;
v0xaaab04bfdf40_0 .net "rep_base_valid", 0 0, L_0xaaab04c48b40;  1 drivers
v0xaaab04bfe000_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04bfe0a0_0 .net "ub_in", 63 0, v0xaaab04c03240_0;  1 drivers
v0xaaab04bfe180_0 .var "ub_r", 63 0;
v0xaaab04bfe260_0 .var "ub_r_reg", 63 0;
E_0xaaab04bfbb10/0 .event edge, v0xaaab04bfe0a0_0, v0xaaab04bfde60_0, v0xaaab04bfd750_0, v0xaaab04bfe260_0;
E_0xaaab04bfbb10/1 .event edge, v0xaaab04bfc3e0_0, v0xaaab04bfc060_0, v0xaaab04bfd3f0_0;
E_0xaaab04bfbb10 .event/or E_0xaaab04bfbb10/0, E_0xaaab04bfbb10/1;
L_0xaaab04c48380 .arith/mod 64, L_0xaaab04c48030, L_0xffff9f1c4380;
L_0xaaab04c48420 .cmp/eq 64, L_0xaaab04c48380, L_0xffff9f1c43c8;
L_0xaaab04c48590 .cmp/gt 64, L_0xaaab04c48030, L_0xffff9f1c4410;
L_0xaaab04c48790 .concat [ 32 32 0 0], v0xaaab04bfd590_0, L_0xffff9f1c4458;
L_0xaaab04c488e0 .arith/div 64, L_0xaaab04c48030, L_0xffff9f1c44a0;
L_0xaaab04c48a00 .cmp/gt 64, L_0xaaab04c48790, L_0xaaab04c488e0;
L_0xaaab04c48c90 .cmp/eq 32, v0xaaab04bfdbe0_0, L_0xffff9f1c44e8;
L_0xaaab04c48f80 .functor MUXZ 64, L_0xffff9f1c4530, v0xaaab04bfc220_0, L_0xaaab04c48680, C4<>;
S_0xaaab04bfe440 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaab04bfb310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04bfe5f0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaab04c49540 .functor AND 1, L_0xaaab04c49200, L_0xaaab04c49340, C4<1>, C4<1>;
L_0xaaab04c499d0 .functor AND 1, L_0xaaab04c49890, L_0xaaab04c481a0, C4<1>, C4<1>;
L_0xaaab04c49b80 .functor NOT 1, L_0xaaab04c49540, C4<0>, C4<0>, C4<0>;
L_0xaaab04c49c40 .functor OR 1, L_0xaaab04c49a90, L_0xaaab04c49b80, C4<0>, C4<0>;
v0xaaab04bfe830_0 .var "BM", 63 0;
v0xaaab04bfe930_0 .var "BM_reg", 63 0;
v0xaaab04bfea10_0 .var "M", 63 0;
v0xaaab04bfead0_0 .var "M_reg", 63 0;
v0xaaab04bfebb0_0 .var "N", 63 0;
v0xaaab04bfece0_0 .var "N_reg", 63 0;
v0xaaab04bfedc0_0 .var "PS", 63 0;
v0xaaab04bfeea0_0 .var "PS_reg", 63 0;
v0xaaab04bfef80_0 .var "S", 63 0;
v0xaaab04bff060_0 .var "S_reg", 63 0;
L_0xffff9f1c4578 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04bff140_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c4578;  1 drivers
v0xaaab04bff220_0 .net *"_ivl_10", 0 0, L_0xaaab04c49340;  1 drivers
v0xaaab04bff2e0_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c49650;  1 drivers
L_0xffff9f1c4650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bff3c0_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c4650;  1 drivers
L_0xffff9f1c4698 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04bff4a0_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c4698;  1 drivers
v0xaaab04bff580_0 .net *"_ivl_2", 63 0, L_0xaaab04c49110;  1 drivers
v0xaaab04bff660_0 .net *"_ivl_20", 63 0, L_0xaaab04c49770;  1 drivers
v0xaaab04bff740_0 .net *"_ivl_22", 0 0, L_0xaaab04c49890;  1 drivers
L_0xffff9f1c46e0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04bff800_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c46e0;  1 drivers
v0xaaab04bff8e0_0 .net *"_ivl_28", 0 0, L_0xaaab04c49a90;  1 drivers
v0xaaab04bff9a0_0 .net *"_ivl_30", 0 0, L_0xaaab04c49b80;  1 drivers
L_0xffff9f1c4728 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bffa80_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c4728;  1 drivers
L_0xffff9f1c45c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04bffb60_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c45c0;  1 drivers
v0xaaab04bffc40_0 .net *"_ivl_6", 0 0, L_0xaaab04c49200;  1 drivers
L_0xffff9f1c4608 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04bffd00_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c4608;  1 drivers
v0xaaab04bffde0_0 .net "block_size_in", 63 0, L_0xaaab04c48030;  alias, 1 drivers
v0xaaab04bffea0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04bfff40_0 .net "cur_base_in", 63 0, v0xaaab04c02090_0;  alias, 1 drivers
v0xaaab04c00010_0 .net "cur_base_valid", 0 0, L_0xaaab04c481a0;  alias, 1 drivers
v0xaaab04c000e0_0 .var/2u "k", 31 0;
v0xaaab04c00180_0 .var "lb_r", 63 0;
v0xaaab04c00260_0 .var "lb_r_reg", 63 0;
v0xaaab04c00340_0 .var/2u "pow_m", 31 0;
v0xaaab04c00630_0 .net "prim_en", 0 0, L_0xaaab04c49540;  1 drivers
v0xaaab04c006f0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c007d0_0 .net "prim_sub_out", 63 0, L_0xaaab04c49dd0;  alias, 1 drivers
v0xaaab04c008b0_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c49c40;  alias, 1 drivers
v0xaaab04c00970_0 .var "rep_base", 63 0;
v0xaaab04c00a50_0 .net "rep_base_valid", 0 0, L_0xaaab04c499d0;  1 drivers
v0xaaab04c00b10_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c00bb0_0 .net "ub_in", 63 0, v0xaaab04c03240_0;  alias, 1 drivers
v0xaaab04c00ca0_0 .var "ub_r", 63 0;
v0xaaab04c00d60_0 .var "ub_r_reg", 63 0;
E_0xaaab04bfe7b0/0 .event edge, v0xaaab04bfe0a0_0, v0xaaab04c00970_0, v0xaaab04c00260_0, v0xaaab04c00d60_0;
E_0xaaab04bfe7b0/1 .event edge, v0xaaab04bff060_0, v0xaaab04bfece0_0, v0xaaab04bfd3f0_0;
E_0xaaab04bfe7b0 .event/or E_0xaaab04bfe7b0/0, E_0xaaab04bfe7b0/1;
L_0xaaab04c49110 .arith/mod 64, L_0xaaab04c48030, L_0xffff9f1c4578;
L_0xaaab04c49200 .cmp/eq 64, L_0xaaab04c49110, L_0xffff9f1c45c0;
L_0xaaab04c49340 .cmp/gt 64, L_0xaaab04c48030, L_0xffff9f1c4608;
L_0xaaab04c49650 .concat [ 32 32 0 0], v0xaaab04c000e0_0, L_0xffff9f1c4650;
L_0xaaab04c49770 .arith/div 64, L_0xaaab04c48030, L_0xffff9f1c4698;
L_0xaaab04c49890 .cmp/gt 64, L_0xaaab04c49650, L_0xaaab04c49770;
L_0xaaab04c49a90 .cmp/eq 32, v0xaaab04c006f0_0, L_0xffff9f1c46e0;
L_0xaaab04c49dd0 .functor MUXZ 64, L_0xffff9f1c4728, v0xaaab04bfeea0_0, L_0xaaab04c49540, C4<>;
S_0xaaab04c036f0 .scope generate, "genblk1[6]" "genblk1[6]" 5 22, 5 22 0, S_0xaaab04be1cb0;
 .timescale 0 0;
P_0xaaab04c03940 .param/l "i" 0 5 22, +C4<0110>;
S_0xaaab04c03a20 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaab04c036f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaab04c03c00 .param/l "group_count_n" 0 6 46, +C4<0110>;
L_0xaaab04c4c790 .functor AND 1, L_0xaaab04c4aa20, L_0xaaab04c4b580, C4<1>, C4<1>;
L_0xaaab04c4cb70 .functor AND 1, L_0xaaab04c4c790, L_0xaaab04c4c3d0, C4<1>, C4<1>;
v0xaaab04c09570_0 .var "M", 63 0;
v0xaaab04c09670_0 .var "M_reg", 63 0;
v0xaaab04c09750_0 .var "N", 63 0;
v0xaaab04c09840_0 .var "N_reg", 63 0;
v0xaaab04c09920_0 .var "S", 63 0;
v0xaaab04c09a00_0 .var "S_reg", 63 0;
L_0xffff9f1c47b8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0xaaab04c09ae0_0 .net/2u *"_ivl_0", 3 0, L_0xffff9f1c47b8;  1 drivers
L_0xffff9f1c4848 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c09bc0_0 .net *"_ivl_11", 59 0, L_0xffff9f1c4848;  1 drivers
L_0xffff9f1c4890 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaab04c09ca0_0 .net/2u *"_ivl_12", 63 0, L_0xffff9f1c4890;  1 drivers
L_0xffff9f1c48d8 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xaaab04c09d80_0 .net/2u *"_ivl_16", 31 0, L_0xffff9f1c48d8;  1 drivers
v0xaaab04c09e60_0 .net *"_ivl_2", 3 0, L_0xaaab04c4a4a0;  1 drivers
L_0xffff9f1c4920 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04c09f40_0 .net/2u *"_ivl_20", 31 0, L_0xffff9f1c4920;  1 drivers
v0xaaab04c0a020_0 .net *"_ivl_24", 63 0, L_0xaaab04c4c6f0;  1 drivers
v0xaaab04c0a100_0 .net *"_ivl_26", 63 0, L_0xaaab04c4c800;  1 drivers
L_0xffff9f1c4d58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0a1e0_0 .net/2u *"_ivl_28", 63 0, L_0xffff9f1c4d58;  1 drivers
v0xaaab04c0a2c0_0 .net *"_ivl_32", 0 0, L_0xaaab04c4c790;  1 drivers
L_0xffff9f1c4800 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0a3a0_0 .net/2u *"_ivl_4", 3 0, L_0xffff9f1c4800;  1 drivers
v0xaaab04c0a480_0 .net *"_ivl_8", 63 0, L_0xaaab04c4a6d0;  1 drivers
v0xaaab04c0a560_0 .net "block_size", 63 0, L_0xaaab04c4a7c0;  1 drivers
v0xaaab04c0a620_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c0a6c0_0 .var "cur_base", 63 0;
v0xaaab04c0a7d0_0 .net "cur_base_valid", 0 0, L_0xaaab04c4a930;  1 drivers
v0xaaab04c0a8c0_0 .net "group_count_out", 63 0, L_0xaaab04c4c940;  alias, 1 drivers
v0xaaab04c0a9a0_0 .net "group_count_out_valid", 0 0, L_0xaaab04c4cb70;  1 drivers
v0xaaab04c0aa60_0 .net "group_en", 0 0, L_0xaaab04c4a590;  1 drivers
v0xaaab04c0ab20_0 .var/2u "k", 31 0;
v0xaaab04c0ac00_0 .var "lb", 63 0;
v0xaaab04c0ace0_0 .var "lb_reg", 63 0;
v0xaaab04c0adc0_0 .net "n_digs_in", 3 0, v0xaaab04c2dea0_0;  alias, 1 drivers
v0xaaab04c0ae80_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  alias, 1 drivers
v0xaaab04c0af40_0 .var/2u "pow_m", 31 0;
v0xaaab04c0b020_0 .net "prim_sub_out_1", 63 0, L_0xaaab04c4b710;  1 drivers
v0xaaab04c0b0e0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaab04c4b580;  1 drivers
v0xaaab04c0b390_0 .net "prim_sub_out_2", 63 0, L_0xaaab04c4c560;  1 drivers
v0xaaab04c0b430_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaab04c4c3d0;  1 drivers
v0xaaab04c0b4d0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c0b570_0 .var "tmp_sum", 63 0;
v0xaaab04c0b610_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaab04c0b6d0_0 .var "tmp_sum_reg", 63 0;
v0xaaab04c0b7b0_0 .net "tmp_sum_valid", 0 0, L_0xaaab04c4aa20;  1 drivers
v0xaaab04c0b870_0 .var "ub", 63 0;
v0xaaab04c0b930_0 .var "ub_cand_0", 63 0;
v0xaaab04c0ba10_0 .var "ub_cand_1", 63 0;
v0xaaab04c0baf0_0 .var "ub_reg", 63 0;
E_0xaaab04c03d80/0 .event edge, v0xaaab04c0ace0_0, v0xaaab04c0baf0_0, v0xaaab04c09a00_0, v0xaaab04c09840_0;
E_0xaaab04c03d80/1 .event edge, v0xaaab04c059f0_0, v0xaaab04c09670_0;
E_0xaaab04c03d80 .event/or E_0xaaab04c03d80/0, E_0xaaab04c03d80/1;
E_0xaaab04c03e00 .event edge, v0xaaab04c05870_0, v0xaaab04be9300_0, v0xaaab04c059f0_0;
L_0xaaab04c4a4a0 .arith/mod 4, v0xaaab04c2dea0_0, L_0xffff9f1c47b8;
L_0xaaab04c4a590 .cmp/eq 4, L_0xaaab04c4a4a0, L_0xffff9f1c4800;
L_0xaaab04c4a6d0 .concat [ 4 60 0 0], v0xaaab04c2dea0_0, L_0xffff9f1c4848;
L_0xaaab04c4a7c0 .arith/div 64, L_0xaaab04c4a6d0, L_0xffff9f1c4890;
L_0xaaab04c4a930 .cmp/gt 32, v0xaaab04c0ab20_0, L_0xffff9f1c48d8;
L_0xaaab04c4aa20 .cmp/eq 32, v0xaaab04c0b610_0, L_0xffff9f1c4920;
L_0xaaab04c4c6f0 .arith/sub 64, v0xaaab04c0b6d0_0, L_0xaaab04c4b710;
L_0xaaab04c4c800 .arith/sub 64, L_0xaaab04c4c6f0, L_0xaaab04c4c560;
L_0xaaab04c4c940 .functor MUXZ 64, L_0xffff9f1c4d58, L_0xaaab04c4c800, L_0xaaab04c4a590, C4<>;
S_0xaaab04c03e60 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaab04c03a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04c04060 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaab04c4ae10 .functor AND 1, L_0xaaab04c4abb0, L_0xaaab04c4ad20, C4<1>, C4<1>;
L_0xaaab04c4b2d0 .functor AND 1, L_0xaaab04c4b190, L_0xaaab04c4a930, C4<1>, C4<1>;
L_0xaaab04c4b4c0 .functor NOT 1, L_0xaaab04c4ae10, C4<0>, C4<0>, C4<0>;
L_0xaaab04c4b580 .functor OR 1, L_0xaaab04c4b420, L_0xaaab04c4b4c0, C4<0>, C4<0>;
v0xaaab04c042c0_0 .var "BM", 63 0;
v0xaaab04c043c0_0 .var "BM_reg", 63 0;
v0xaaab04c044a0_0 .var "M", 63 0;
v0xaaab04c04560_0 .var "M_reg", 63 0;
v0xaaab04c04640_0 .var "N", 63 0;
v0xaaab04c04770_0 .var "N_reg", 63 0;
v0xaaab04c04850_0 .var "PS", 63 0;
v0xaaab04c04930_0 .var "PS_reg", 63 0;
v0xaaab04c04a10_0 .var "S", 63 0;
v0xaaab04c04af0_0 .var "S_reg", 63 0;
L_0xffff9f1c4968 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c04bd0_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c4968;  1 drivers
v0xaaab04c04cb0_0 .net *"_ivl_10", 0 0, L_0xaaab04c4ad20;  1 drivers
v0xaaab04c04d70_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c4af20;  1 drivers
L_0xffff9f1c4a40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c04e50_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c4a40;  1 drivers
L_0xffff9f1c4a88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c04f30_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c4a88;  1 drivers
v0xaaab04c05010_0 .net *"_ivl_2", 63 0, L_0xaaab04c4ab10;  1 drivers
v0xaaab04c050f0_0 .net *"_ivl_20", 63 0, L_0xaaab04c4b070;  1 drivers
v0xaaab04c051d0_0 .net *"_ivl_22", 0 0, L_0xaaab04c4b190;  1 drivers
L_0xffff9f1c4ad0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04c05290_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c4ad0;  1 drivers
v0xaaab04c05370_0 .net *"_ivl_28", 0 0, L_0xaaab04c4b420;  1 drivers
v0xaaab04c05430_0 .net *"_ivl_30", 0 0, L_0xaaab04c4b4c0;  1 drivers
L_0xffff9f1c4b18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c05510_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c4b18;  1 drivers
L_0xffff9f1c49b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c055f0_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c49b0;  1 drivers
v0xaaab04c056d0_0 .net *"_ivl_6", 0 0, L_0xaaab04c4abb0;  1 drivers
L_0xffff9f1c49f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c05790_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c49f8;  1 drivers
v0xaaab04c05870_0 .net "block_size_in", 63 0, L_0xaaab04c4a7c0;  alias, 1 drivers
v0xaaab04c05950_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c059f0_0 .net "cur_base_in", 63 0, v0xaaab04c0a6c0_0;  1 drivers
v0xaaab04c05ad0_0 .net "cur_base_valid", 0 0, L_0xaaab04c4a930;  alias, 1 drivers
v0xaaab04c05b90_0 .var/2u "k", 31 0;
v0xaaab04c05c70_0 .var "lb_r", 63 0;
v0xaaab04c05d50_0 .var "lb_r_reg", 63 0;
v0xaaab04c05e30_0 .var/2u "pow_m", 31 0;
v0xaaab04c06120_0 .net "prim_en", 0 0, L_0xaaab04c4ae10;  1 drivers
v0xaaab04c061e0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c062c0_0 .net "prim_sub_out", 63 0, L_0xaaab04c4b710;  alias, 1 drivers
v0xaaab04c063a0_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c4b580;  alias, 1 drivers
v0xaaab04c06460_0 .var "rep_base", 63 0;
v0xaaab04c06540_0 .net "rep_base_valid", 0 0, L_0xaaab04c4b2d0;  1 drivers
v0xaaab04c06600_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c066a0_0 .net "ub_in", 63 0, v0xaaab04c0b870_0;  1 drivers
v0xaaab04c06780_0 .var "ub_r", 63 0;
v0xaaab04c06860_0 .var "ub_r_reg", 63 0;
E_0xaaab04c04220/0 .event edge, v0xaaab04c066a0_0, v0xaaab04c06460_0, v0xaaab04c05d50_0, v0xaaab04c06860_0;
E_0xaaab04c04220/1 .event edge, v0xaaab04c04af0_0, v0xaaab04c04770_0, v0xaaab04c059f0_0;
E_0xaaab04c04220 .event/or E_0xaaab04c04220/0, E_0xaaab04c04220/1;
L_0xaaab04c4ab10 .arith/mod 64, L_0xaaab04c4a7c0, L_0xffff9f1c4968;
L_0xaaab04c4abb0 .cmp/eq 64, L_0xaaab04c4ab10, L_0xffff9f1c49b0;
L_0xaaab04c4ad20 .cmp/gt 64, L_0xaaab04c4a7c0, L_0xffff9f1c49f8;
L_0xaaab04c4af20 .concat [ 32 32 0 0], v0xaaab04c05b90_0, L_0xffff9f1c4a40;
L_0xaaab04c4b070 .arith/div 64, L_0xaaab04c4a7c0, L_0xffff9f1c4a88;
L_0xaaab04c4b190 .cmp/gt 64, L_0xaaab04c4af20, L_0xaaab04c4b070;
L_0xaaab04c4b420 .cmp/eq 32, v0xaaab04c061e0_0, L_0xffff9f1c4ad0;
L_0xaaab04c4b710 .functor MUXZ 64, L_0xffff9f1c4b18, v0xaaab04c04930_0, L_0xaaab04c4ae10, C4<>;
S_0xaaab04c06a40 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaab04c03a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04c06bf0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaab04c4bcd0 .functor AND 1, L_0xaaab04c4b990, L_0xaaab04c4bad0, C4<1>, C4<1>;
L_0xaaab04c4c160 .functor AND 1, L_0xaaab04c4c020, L_0xaaab04c4a930, C4<1>, C4<1>;
L_0xaaab04c4c310 .functor NOT 1, L_0xaaab04c4bcd0, C4<0>, C4<0>, C4<0>;
L_0xaaab04c4c3d0 .functor OR 1, L_0xaaab04c4c220, L_0xaaab04c4c310, C4<0>, C4<0>;
v0xaaab04c06e30_0 .var "BM", 63 0;
v0xaaab04c06f30_0 .var "BM_reg", 63 0;
v0xaaab04c07010_0 .var "M", 63 0;
v0xaaab04c07100_0 .var "M_reg", 63 0;
v0xaaab04c071e0_0 .var "N", 63 0;
v0xaaab04c07310_0 .var "N_reg", 63 0;
v0xaaab04c073f0_0 .var "PS", 63 0;
v0xaaab04c074d0_0 .var "PS_reg", 63 0;
v0xaaab04c075b0_0 .var "S", 63 0;
v0xaaab04c07690_0 .var "S_reg", 63 0;
L_0xffff9f1c4b60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c07770_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c4b60;  1 drivers
v0xaaab04c07850_0 .net *"_ivl_10", 0 0, L_0xaaab04c4bad0;  1 drivers
v0xaaab04c07910_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c4bde0;  1 drivers
L_0xffff9f1c4c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c079f0_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c4c38;  1 drivers
L_0xffff9f1c4c80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c07ad0_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c4c80;  1 drivers
v0xaaab04c07bb0_0 .net *"_ivl_2", 63 0, L_0xaaab04c4b8a0;  1 drivers
v0xaaab04c07c90_0 .net *"_ivl_20", 63 0, L_0xaaab04c4bf00;  1 drivers
v0xaaab04c07d70_0 .net *"_ivl_22", 0 0, L_0xaaab04c4c020;  1 drivers
L_0xffff9f1c4cc8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04c07e30_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c4cc8;  1 drivers
v0xaaab04c07f10_0 .net *"_ivl_28", 0 0, L_0xaaab04c4c220;  1 drivers
v0xaaab04c07fd0_0 .net *"_ivl_30", 0 0, L_0xaaab04c4c310;  1 drivers
L_0xffff9f1c4d10 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c080b0_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c4d10;  1 drivers
L_0xffff9f1c4ba8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c08190_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c4ba8;  1 drivers
v0xaaab04c08270_0 .net *"_ivl_6", 0 0, L_0xaaab04c4b990;  1 drivers
L_0xffff9f1c4bf0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c08330_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c4bf0;  1 drivers
v0xaaab04c08410_0 .net "block_size_in", 63 0, L_0xaaab04c4a7c0;  alias, 1 drivers
v0xaaab04c084d0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c08570_0 .net "cur_base_in", 63 0, v0xaaab04c0a6c0_0;  alias, 1 drivers
v0xaaab04c08640_0 .net "cur_base_valid", 0 0, L_0xaaab04c4a930;  alias, 1 drivers
v0xaaab04c08710_0 .var/2u "k", 31 0;
v0xaaab04c087b0_0 .var "lb_r", 63 0;
v0xaaab04c08890_0 .var "lb_r_reg", 63 0;
v0xaaab04c08970_0 .var/2u "pow_m", 31 0;
v0xaaab04c08c60_0 .net "prim_en", 0 0, L_0xaaab04c4bcd0;  1 drivers
v0xaaab04c08d20_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c08e00_0 .net "prim_sub_out", 63 0, L_0xaaab04c4c560;  alias, 1 drivers
v0xaaab04c08ee0_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c4c3d0;  alias, 1 drivers
v0xaaab04c08fa0_0 .var "rep_base", 63 0;
v0xaaab04c09080_0 .net "rep_base_valid", 0 0, L_0xaaab04c4c160;  1 drivers
v0xaaab04c09140_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c091e0_0 .net "ub_in", 63 0, v0xaaab04c0b870_0;  alias, 1 drivers
v0xaaab04c092d0_0 .var "ub_r", 63 0;
v0xaaab04c09390_0 .var "ub_r_reg", 63 0;
E_0xaaab04c06db0/0 .event edge, v0xaaab04c066a0_0, v0xaaab04c08fa0_0, v0xaaab04c08890_0, v0xaaab04c09390_0;
E_0xaaab04c06db0/1 .event edge, v0xaaab04c07690_0, v0xaaab04c07310_0, v0xaaab04c059f0_0;
E_0xaaab04c06db0 .event/or E_0xaaab04c06db0/0, E_0xaaab04c06db0/1;
L_0xaaab04c4b8a0 .arith/mod 64, L_0xaaab04c4a7c0, L_0xffff9f1c4b60;
L_0xaaab04c4b990 .cmp/eq 64, L_0xaaab04c4b8a0, L_0xffff9f1c4ba8;
L_0xaaab04c4bad0 .cmp/gt 64, L_0xaaab04c4a7c0, L_0xffff9f1c4bf0;
L_0xaaab04c4bde0 .concat [ 32 32 0 0], v0xaaab04c08710_0, L_0xffff9f1c4c38;
L_0xaaab04c4bf00 .arith/div 64, L_0xaaab04c4a7c0, L_0xffff9f1c4c80;
L_0xaaab04c4c020 .cmp/gt 64, L_0xaaab04c4bde0, L_0xaaab04c4bf00;
L_0xaaab04c4c220 .cmp/eq 32, v0xaaab04c08d20_0, L_0xffff9f1c4cc8;
L_0xaaab04c4c560 .functor MUXZ 64, L_0xffff9f1c4d10, v0xaaab04c074d0_0, L_0xaaab04c4bcd0, C4<>;
S_0xaaab04c0bcd0 .scope generate, "genblk1[7]" "genblk1[7]" 5 22, 5 22 0, S_0xaaab04be1cb0;
 .timescale 0 0;
P_0xaaab04c0be80 .param/l "i" 0 5 22, +C4<0111>;
S_0xaaab04c0bf60 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaab04c0bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaab04c0c140 .param/l "group_count_n" 0 6 46, +C4<0111>;
L_0xaaab04c4ef20 .functor AND 1, L_0xaaab04c4d1b0, L_0xaaab04c4dd10, C4<1>, C4<1>;
L_0xaaab04c4f300 .functor AND 1, L_0xaaab04c4ef20, L_0xaaab04c4eb60, C4<1>, C4<1>;
v0xaaab04c11f00_0 .var "M", 63 0;
v0xaaab04c12000_0 .var "M_reg", 63 0;
v0xaaab04c120e0_0 .var "N", 63 0;
v0xaaab04c121d0_0 .var "N_reg", 63 0;
v0xaaab04c122b0_0 .var "S", 63 0;
v0xaaab04c12390_0 .var "S_reg", 63 0;
L_0xffff9f1c4da0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0xaaab04c12470_0 .net/2u *"_ivl_0", 3 0, L_0xffff9f1c4da0;  1 drivers
L_0xffff9f1c4e30 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c12550_0 .net *"_ivl_11", 59 0, L_0xffff9f1c4e30;  1 drivers
L_0xffff9f1c4e78 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaab04c12630_0 .net/2u *"_ivl_12", 63 0, L_0xffff9f1c4e78;  1 drivers
L_0xffff9f1c4ec0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0xaaab04c12710_0 .net/2u *"_ivl_16", 31 0, L_0xffff9f1c4ec0;  1 drivers
v0xaaab04c127f0_0 .net *"_ivl_2", 3 0, L_0xaaab04c4cc30;  1 drivers
L_0xffff9f1c4f08 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04c128d0_0 .net/2u *"_ivl_20", 31 0, L_0xffff9f1c4f08;  1 drivers
v0xaaab04c129b0_0 .net *"_ivl_24", 63 0, L_0xaaab04c4ee80;  1 drivers
v0xaaab04c12a90_0 .net *"_ivl_26", 63 0, L_0xaaab04c4ef90;  1 drivers
L_0xffff9f1c5340 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c12b70_0 .net/2u *"_ivl_28", 63 0, L_0xffff9f1c5340;  1 drivers
v0xaaab04c12c50_0 .net *"_ivl_32", 0 0, L_0xaaab04c4ef20;  1 drivers
L_0xffff9f1c4de8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c12d30_0 .net/2u *"_ivl_4", 3 0, L_0xffff9f1c4de8;  1 drivers
v0xaaab04c12e10_0 .net *"_ivl_8", 63 0, L_0xaaab04c4ce60;  1 drivers
v0xaaab04c12ef0_0 .net "block_size", 63 0, L_0xaaab04c4cf50;  1 drivers
v0xaaab04c12fb0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c13050_0 .var "cur_base", 63 0;
v0xaaab04c13160_0 .net "cur_base_valid", 0 0, L_0xaaab04c4d0c0;  1 drivers
v0xaaab04c13250_0 .net "group_count_out", 63 0, L_0xaaab04c4f0d0;  alias, 1 drivers
v0xaaab04c13330_0 .net "group_count_out_valid", 0 0, L_0xaaab04c4f300;  1 drivers
v0xaaab04c133f0_0 .net "group_en", 0 0, L_0xaaab04c4cd20;  1 drivers
v0xaaab04c134b0_0 .var/2u "k", 31 0;
v0xaaab04c13590_0 .var "lb", 63 0;
v0xaaab04c13670_0 .var "lb_reg", 63 0;
v0xaaab04c13750_0 .net "n_digs_in", 3 0, v0xaaab04c2dea0_0;  alias, 1 drivers
v0xaaab04c13810_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  alias, 1 drivers
v0xaaab04c138d0_0 .var/2u "pow_m", 31 0;
v0xaaab04c139b0_0 .net "prim_sub_out_1", 63 0, L_0xaaab04c4dea0;  1 drivers
v0xaaab04c13a70_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaab04c4dd10;  1 drivers
v0xaaab04c13d20_0 .net "prim_sub_out_2", 63 0, L_0xaaab04c4ecf0;  1 drivers
v0xaaab04c13dc0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaab04c4eb60;  1 drivers
v0xaaab04c13e60_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c13f00_0 .var "tmp_sum", 63 0;
v0xaaab04c13fa0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaab04c14060_0 .var "tmp_sum_reg", 63 0;
v0xaaab04c14140_0 .net "tmp_sum_valid", 0 0, L_0xaaab04c4d1b0;  1 drivers
v0xaaab04c14200_0 .var "ub", 63 0;
v0xaaab04c14310_0 .var "ub_cand_0", 63 0;
v0xaaab04c143f0_0 .var "ub_cand_1", 63 0;
v0xaaab04c144d0_0 .var "ub_reg", 63 0;
E_0xaaab04c0c2c0/0 .event edge, v0xaaab04c13670_0, v0xaaab04c144d0_0, v0xaaab04c12390_0, v0xaaab04c121d0_0;
E_0xaaab04c0c2c0/1 .event edge, v0xaaab04c0df60_0, v0xaaab04c12000_0;
E_0xaaab04c0c2c0 .event/or E_0xaaab04c0c2c0/0, E_0xaaab04c0c2c0/1;
E_0xaaab04c0c340 .event edge, v0xaaab04c0dde0_0, v0xaaab04be9300_0, v0xaaab04c0df60_0;
L_0xaaab04c4cc30 .arith/mod 4, v0xaaab04c2dea0_0, L_0xffff9f1c4da0;
L_0xaaab04c4cd20 .cmp/eq 4, L_0xaaab04c4cc30, L_0xffff9f1c4de8;
L_0xaaab04c4ce60 .concat [ 4 60 0 0], v0xaaab04c2dea0_0, L_0xffff9f1c4e30;
L_0xaaab04c4cf50 .arith/div 64, L_0xaaab04c4ce60, L_0xffff9f1c4e78;
L_0xaaab04c4d0c0 .cmp/gt 32, v0xaaab04c134b0_0, L_0xffff9f1c4ec0;
L_0xaaab04c4d1b0 .cmp/eq 32, v0xaaab04c13fa0_0, L_0xffff9f1c4f08;
L_0xaaab04c4ee80 .arith/sub 64, v0xaaab04c14060_0, L_0xaaab04c4dea0;
L_0xaaab04c4ef90 .arith/sub 64, L_0xaaab04c4ee80, L_0xaaab04c4ecf0;
L_0xaaab04c4f0d0 .functor MUXZ 64, L_0xffff9f1c5340, L_0xaaab04c4ef90, L_0xaaab04c4cd20, C4<>;
S_0xaaab04c0c3a0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaab04c0bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04c0c5a0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaab04c4d5a0 .functor AND 1, L_0xaaab04c4d340, L_0xaaab04c4d4b0, C4<1>, C4<1>;
L_0xaaab04c4da60 .functor AND 1, L_0xaaab04c4d920, L_0xaaab04c4d0c0, C4<1>, C4<1>;
L_0xaaab04c4dc50 .functor NOT 1, L_0xaaab04c4d5a0, C4<0>, C4<0>, C4<0>;
L_0xaaab04c4dd10 .functor OR 1, L_0xaaab04c4dbb0, L_0xaaab04c4dc50, C4<0>, C4<0>;
v0xaaab04c0c800_0 .var "BM", 63 0;
v0xaaab04c0c900_0 .var "BM_reg", 63 0;
v0xaaab04c0c9e0_0 .var "M", 63 0;
v0xaaab04c0cad0_0 .var "M_reg", 63 0;
v0xaaab04c0cbb0_0 .var "N", 63 0;
v0xaaab04c0cce0_0 .var "N_reg", 63 0;
v0xaaab04c0cdc0_0 .var "PS", 63 0;
v0xaaab04c0cea0_0 .var "PS_reg", 63 0;
v0xaaab04c0cf80_0 .var "S", 63 0;
v0xaaab04c0d060_0 .var "S_reg", 63 0;
L_0xffff9f1c4f50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0d140_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c4f50;  1 drivers
v0xaaab04c0d220_0 .net *"_ivl_10", 0 0, L_0xaaab04c4d4b0;  1 drivers
v0xaaab04c0d2e0_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c4d6b0;  1 drivers
L_0xffff9f1c5028 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0d3c0_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c5028;  1 drivers
L_0xffff9f1c5070 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0d4a0_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c5070;  1 drivers
v0xaaab04c0d580_0 .net *"_ivl_2", 63 0, L_0xaaab04c4d2a0;  1 drivers
v0xaaab04c0d660_0 .net *"_ivl_20", 63 0, L_0xaaab04c4d800;  1 drivers
v0xaaab04c0d740_0 .net *"_ivl_22", 0 0, L_0xaaab04c4d920;  1 drivers
L_0xffff9f1c50b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0d800_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c50b8;  1 drivers
v0xaaab04c0d8e0_0 .net *"_ivl_28", 0 0, L_0xaaab04c4dbb0;  1 drivers
v0xaaab04c0d9a0_0 .net *"_ivl_30", 0 0, L_0xaaab04c4dc50;  1 drivers
L_0xffff9f1c5100 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0da80_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c5100;  1 drivers
L_0xffff9f1c4f98 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0db60_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c4f98;  1 drivers
v0xaaab04c0dc40_0 .net *"_ivl_6", 0 0, L_0xaaab04c4d340;  1 drivers
L_0xffff9f1c4fe0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0dd00_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c4fe0;  1 drivers
v0xaaab04c0dde0_0 .net "block_size_in", 63 0, L_0xaaab04c4cf50;  alias, 1 drivers
v0xaaab04c0dec0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c0df60_0 .net "cur_base_in", 63 0, v0xaaab04c13050_0;  1 drivers
v0xaaab04c0e040_0 .net "cur_base_valid", 0 0, L_0xaaab04c4d0c0;  alias, 1 drivers
v0xaaab04c0e100_0 .var/2u "k", 31 0;
v0xaaab04c0e1e0_0 .var "lb_r", 63 0;
v0xaaab04c0e2c0_0 .var "lb_r_reg", 63 0;
v0xaaab04c0e3a0_0 .var/2u "pow_m", 31 0;
v0xaaab04c0e690_0 .net "prim_en", 0 0, L_0xaaab04c4d5a0;  1 drivers
v0xaaab04c0e750_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c0e830_0 .net "prim_sub_out", 63 0, L_0xaaab04c4dea0;  alias, 1 drivers
v0xaaab04c0e910_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c4dd10;  alias, 1 drivers
v0xaaab04c0e9d0_0 .var "rep_base", 63 0;
v0xaaab04c0eab0_0 .net "rep_base_valid", 0 0, L_0xaaab04c4da60;  1 drivers
v0xaaab04c0eb70_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c0ec10_0 .net "ub_in", 63 0, v0xaaab04c14200_0;  1 drivers
v0xaaab04c0ecf0_0 .var "ub_r", 63 0;
v0xaaab04c0edd0_0 .var "ub_r_reg", 63 0;
E_0xaaab04c0c760/0 .event edge, v0xaaab04c0ec10_0, v0xaaab04c0e9d0_0, v0xaaab04c0e2c0_0, v0xaaab04c0edd0_0;
E_0xaaab04c0c760/1 .event edge, v0xaaab04c0d060_0, v0xaaab04c0cce0_0, v0xaaab04c0df60_0;
E_0xaaab04c0c760 .event/or E_0xaaab04c0c760/0, E_0xaaab04c0c760/1;
L_0xaaab04c4d2a0 .arith/mod 64, L_0xaaab04c4cf50, L_0xffff9f1c4f50;
L_0xaaab04c4d340 .cmp/eq 64, L_0xaaab04c4d2a0, L_0xffff9f1c4f98;
L_0xaaab04c4d4b0 .cmp/gt 64, L_0xaaab04c4cf50, L_0xffff9f1c4fe0;
L_0xaaab04c4d6b0 .concat [ 32 32 0 0], v0xaaab04c0e100_0, L_0xffff9f1c5028;
L_0xaaab04c4d800 .arith/div 64, L_0xaaab04c4cf50, L_0xffff9f1c5070;
L_0xaaab04c4d920 .cmp/gt 64, L_0xaaab04c4d6b0, L_0xaaab04c4d800;
L_0xaaab04c4dbb0 .cmp/eq 32, v0xaaab04c0e750_0, L_0xffff9f1c50b8;
L_0xaaab04c4dea0 .functor MUXZ 64, L_0xffff9f1c5100, v0xaaab04c0cea0_0, L_0xaaab04c4d5a0, C4<>;
S_0xaaab04c0efb0 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaab04c0bf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04c0f160 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaab04c4e460 .functor AND 1, L_0xaaab04c4e120, L_0xaaab04c4e260, C4<1>, C4<1>;
L_0xaaab04c4e8f0 .functor AND 1, L_0xaaab04c4e7b0, L_0xaaab04c4d0c0, C4<1>, C4<1>;
L_0xaaab04c4eaa0 .functor NOT 1, L_0xaaab04c4e460, C4<0>, C4<0>, C4<0>;
L_0xaaab04c4eb60 .functor OR 1, L_0xaaab04c4e9b0, L_0xaaab04c4eaa0, C4<0>, C4<0>;
v0xaaab04c0f3a0_0 .var "BM", 63 0;
v0xaaab04c0f4a0_0 .var "BM_reg", 63 0;
v0xaaab04c0f580_0 .var "M", 63 0;
v0xaaab04c0f670_0 .var "M_reg", 63 0;
v0xaaab04c0f750_0 .var "N", 63 0;
v0xaaab04c0f880_0 .var "N_reg", 63 0;
v0xaaab04c0f960_0 .var "PS", 63 0;
v0xaaab04c0fa40_0 .var "PS_reg", 63 0;
v0xaaab04c0fb20_0 .var "S", 63 0;
v0xaaab04c0fc00_0 .var "S_reg", 63 0;
L_0xffff9f1c5148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0fce0_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c5148;  1 drivers
v0xaaab04c0fdc0_0 .net *"_ivl_10", 0 0, L_0xaaab04c4e260;  1 drivers
v0xaaab04c0fe80_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c4e570;  1 drivers
L_0xffff9f1c5220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c0ff60_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c5220;  1 drivers
L_0xffff9f1c5268 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c10040_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c5268;  1 drivers
v0xaaab04c10120_0 .net *"_ivl_2", 63 0, L_0xaaab04c4e030;  1 drivers
v0xaaab04c10200_0 .net *"_ivl_20", 63 0, L_0xaaab04c4e690;  1 drivers
v0xaaab04c102e0_0 .net *"_ivl_22", 0 0, L_0xaaab04c4e7b0;  1 drivers
L_0xffff9f1c52b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04c103a0_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c52b0;  1 drivers
v0xaaab04c10480_0 .net *"_ivl_28", 0 0, L_0xaaab04c4e9b0;  1 drivers
v0xaaab04c10540_0 .net *"_ivl_30", 0 0, L_0xaaab04c4eaa0;  1 drivers
L_0xffff9f1c52f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c10620_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c52f8;  1 drivers
L_0xffff9f1c5190 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c10700_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c5190;  1 drivers
v0xaaab04c107e0_0 .net *"_ivl_6", 0 0, L_0xaaab04c4e120;  1 drivers
L_0xffff9f1c51d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c108a0_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c51d8;  1 drivers
v0xaaab04c10980_0 .net "block_size_in", 63 0, L_0xaaab04c4cf50;  alias, 1 drivers
v0xaaab04c10a40_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c10cf0_0 .net "cur_base_in", 63 0, v0xaaab04c13050_0;  alias, 1 drivers
v0xaaab04c10dc0_0 .net "cur_base_valid", 0 0, L_0xaaab04c4d0c0;  alias, 1 drivers
v0xaaab04c10e90_0 .var/2u "k", 31 0;
v0xaaab04c10f30_0 .var "lb_r", 63 0;
v0xaaab04c11010_0 .var "lb_r_reg", 63 0;
v0xaaab04c110f0_0 .var/2u "pow_m", 31 0;
v0xaaab04c113e0_0 .net "prim_en", 0 0, L_0xaaab04c4e460;  1 drivers
v0xaaab04c114a0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c11580_0 .net "prim_sub_out", 63 0, L_0xaaab04c4ecf0;  alias, 1 drivers
v0xaaab04c11660_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c4eb60;  alias, 1 drivers
v0xaaab04c11720_0 .var "rep_base", 63 0;
v0xaaab04c11800_0 .net "rep_base_valid", 0 0, L_0xaaab04c4e8f0;  1 drivers
v0xaaab04c118c0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c11b70_0 .net "ub_in", 63 0, v0xaaab04c14200_0;  alias, 1 drivers
v0xaaab04c11c60_0 .var "ub_r", 63 0;
v0xaaab04c11d20_0 .var "ub_r_reg", 63 0;
E_0xaaab04c0f320/0 .event edge, v0xaaab04c0ec10_0, v0xaaab04c11720_0, v0xaaab04c11010_0, v0xaaab04c11d20_0;
E_0xaaab04c0f320/1 .event edge, v0xaaab04c0fc00_0, v0xaaab04c0f880_0, v0xaaab04c0df60_0;
E_0xaaab04c0f320 .event/or E_0xaaab04c0f320/0, E_0xaaab04c0f320/1;
L_0xaaab04c4e030 .arith/mod 64, L_0xaaab04c4cf50, L_0xffff9f1c5148;
L_0xaaab04c4e120 .cmp/eq 64, L_0xaaab04c4e030, L_0xffff9f1c5190;
L_0xaaab04c4e260 .cmp/gt 64, L_0xaaab04c4cf50, L_0xffff9f1c51d8;
L_0xaaab04c4e570 .concat [ 32 32 0 0], v0xaaab04c10e90_0, L_0xffff9f1c5220;
L_0xaaab04c4e690 .arith/div 64, L_0xaaab04c4cf50, L_0xffff9f1c5268;
L_0xaaab04c4e7b0 .cmp/gt 64, L_0xaaab04c4e570, L_0xaaab04c4e690;
L_0xaaab04c4e9b0 .cmp/eq 32, v0xaaab04c114a0_0, L_0xffff9f1c52b0;
L_0xaaab04c4ecf0 .functor MUXZ 64, L_0xffff9f1c52f8, v0xaaab04c0fa40_0, L_0xaaab04c4e460, C4<>;
S_0xaaab04c146b0 .scope generate, "genblk1[8]" "genblk1[8]" 5 22, 5 22 0, S_0xaaab04be1cb0;
 .timescale 0 0;
P_0xaaab04c148b0 .param/l "i" 0 5 22, +C4<01000>;
S_0xaaab04c14990 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaab04c146b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaab04c14b70 .param/l "group_count_n" 0 6 46, +C4<1000>;
L_0xaaab04c51ec0 .functor AND 1, L_0xaaab04c50120, L_0xaaab04c50cb0, C4<1>, C4<1>;
L_0xaaab04c522a0 .functor AND 1, L_0xaaab04c51ec0, L_0xaaab04c51b00, C4<1>, C4<1>;
v0xaaab04c1a510_0 .var "M", 63 0;
v0xaaab04c1a610_0 .var "M_reg", 63 0;
v0xaaab04c1a6f0_0 .var "N", 63 0;
v0xaaab04c1a7e0_0 .var "N_reg", 63 0;
v0xaaab04c1a8c0_0 .var "S", 63 0;
v0xaaab04c1a9a0_0 .var "S_reg", 63 0;
L_0xffff9f1c5388 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1aa80_0 .net/2u *"_ivl_0", 3 0, L_0xffff9f1c5388;  1 drivers
L_0xffff9f1c5418 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1ab60_0 .net *"_ivl_11", 59 0, L_0xffff9f1c5418;  1 drivers
L_0xffff9f1c5460 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1ac40_0 .net/2u *"_ivl_12", 63 0, L_0xffff9f1c5460;  1 drivers
L_0xffff9f1c54a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1ad20_0 .net/2u *"_ivl_16", 31 0, L_0xffff9f1c54a8;  1 drivers
v0xaaab04c1ae00_0 .net *"_ivl_2", 3 0, L_0xaaab04c4f3c0;  1 drivers
L_0xffff9f1c54f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1aee0_0 .net/2u *"_ivl_20", 31 0, L_0xffff9f1c54f0;  1 drivers
v0xaaab04c1afc0_0 .net *"_ivl_24", 63 0, L_0xaaab04c51e20;  1 drivers
v0xaaab04c1b0a0_0 .net *"_ivl_26", 63 0, L_0xaaab04c51f30;  1 drivers
L_0xffff9f1c5928 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1b180_0 .net/2u *"_ivl_28", 63 0, L_0xffff9f1c5928;  1 drivers
v0xaaab04c1b260_0 .net *"_ivl_32", 0 0, L_0xaaab04c51ec0;  1 drivers
L_0xffff9f1c53d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1b340_0 .net/2u *"_ivl_4", 3 0, L_0xffff9f1c53d0;  1 drivers
v0xaaab04c1b420_0 .net *"_ivl_8", 63 0, L_0xaaab04c4f5f0;  1 drivers
v0xaaab04c1b500_0 .net "block_size", 63 0, L_0xaaab04c4fef0;  1 drivers
v0xaaab04c1b5c0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c1b660_0 .var "cur_base", 63 0;
v0xaaab04c1b770_0 .net "cur_base_valid", 0 0, L_0xaaab04c50030;  1 drivers
v0xaaab04c1b860_0 .net "group_count_out", 63 0, L_0xaaab04c52070;  alias, 1 drivers
v0xaaab04c1b940_0 .net "group_count_out_valid", 0 0, L_0xaaab04c522a0;  1 drivers
v0xaaab04c1ba00_0 .net "group_en", 0 0, L_0xaaab04c4f4b0;  1 drivers
v0xaaab04c1bac0_0 .var/2u "k", 31 0;
v0xaaab04c1bba0_0 .var "lb", 63 0;
v0xaaab04c1bc80_0 .var "lb_reg", 63 0;
v0xaaab04c1bd60_0 .net "n_digs_in", 3 0, v0xaaab04c2dea0_0;  alias, 1 drivers
v0xaaab04c1be20_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  alias, 1 drivers
v0xaaab04c1bee0_0 .var/2u "pow_m", 31 0;
v0xaaab04c1bfc0_0 .net "prim_sub_out_1", 63 0, L_0xaaab04c50e40;  1 drivers
v0xaaab04c1c080_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaab04c50cb0;  1 drivers
v0xaaab04c1c330_0 .net "prim_sub_out_2", 63 0, L_0xaaab04c51c90;  1 drivers
v0xaaab04c1c3d0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaab04c51b00;  1 drivers
v0xaaab04c1c470_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c1c510_0 .var "tmp_sum", 63 0;
v0xaaab04c1c5b0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaab04c1c670_0 .var "tmp_sum_reg", 63 0;
v0xaaab04c1c750_0 .net "tmp_sum_valid", 0 0, L_0xaaab04c50120;  1 drivers
v0xaaab04c1c810_0 .var "ub", 63 0;
v0xaaab04c1c920_0 .var "ub_cand_0", 63 0;
v0xaaab04c1ca00_0 .var "ub_cand_1", 63 0;
v0xaaab04c1cae0_0 .var "ub_reg", 63 0;
E_0xaaab04c14cf0/0 .event edge, v0xaaab04c1bc80_0, v0xaaab04c1cae0_0, v0xaaab04c1a9a0_0, v0xaaab04c1a7e0_0;
E_0xaaab04c14cf0/1 .event edge, v0xaaab04c16990_0, v0xaaab04c1a610_0;
E_0xaaab04c14cf0 .event/or E_0xaaab04c14cf0/0, E_0xaaab04c14cf0/1;
E_0xaaab04c14d70 .event edge, v0xaaab04c16810_0, v0xaaab04be9300_0, v0xaaab04c16990_0;
L_0xaaab04c4f3c0 .arith/mod 4, v0xaaab04c2dea0_0, L_0xffff9f1c5388;
L_0xaaab04c4f4b0 .cmp/eq 4, L_0xaaab04c4f3c0, L_0xffff9f1c53d0;
L_0xaaab04c4f5f0 .concat [ 4 60 0 0], v0xaaab04c2dea0_0, L_0xffff9f1c5418;
L_0xaaab04c4fef0 .arith/div 64, L_0xaaab04c4f5f0, L_0xffff9f1c5460;
L_0xaaab04c50030 .cmp/gt 32, v0xaaab04c1bac0_0, L_0xffff9f1c54a8;
L_0xaaab04c50120 .cmp/eq 32, v0xaaab04c1c5b0_0, L_0xffff9f1c54f0;
L_0xaaab04c51e20 .arith/sub 64, v0xaaab04c1c670_0, L_0xaaab04c50e40;
L_0xaaab04c51f30 .arith/sub 64, L_0xaaab04c51e20, L_0xaaab04c51c90;
L_0xaaab04c52070 .functor MUXZ 64, L_0xffff9f1c5928, L_0xaaab04c51f30, L_0xaaab04c4f4b0, C4<>;
S_0xaaab04c14dd0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaab04c14990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04c14fd0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaab04c50540 .functor AND 1, L_0xaaab04c502b0, L_0xaaab04c50420, C4<1>, C4<1>;
L_0xaaab04c50a00 .functor AND 1, L_0xaaab04c508c0, L_0xaaab04c50030, C4<1>, C4<1>;
L_0xaaab04c50bf0 .functor NOT 1, L_0xaaab04c50540, C4<0>, C4<0>, C4<0>;
L_0xaaab04c50cb0 .functor OR 1, L_0xaaab04c50b50, L_0xaaab04c50bf0, C4<0>, C4<0>;
v0xaaab04c15230_0 .var "BM", 63 0;
v0xaaab04c15330_0 .var "BM_reg", 63 0;
v0xaaab04c15410_0 .var "M", 63 0;
v0xaaab04c15500_0 .var "M_reg", 63 0;
v0xaaab04c155e0_0 .var "N", 63 0;
v0xaaab04c15710_0 .var "N_reg", 63 0;
v0xaaab04c157f0_0 .var "PS", 63 0;
v0xaaab04c158d0_0 .var "PS_reg", 63 0;
v0xaaab04c159b0_0 .var "S", 63 0;
v0xaaab04c15a90_0 .var "S_reg", 63 0;
L_0xffff9f1c5538 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c15b70_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c5538;  1 drivers
v0xaaab04c15c50_0 .net *"_ivl_10", 0 0, L_0xaaab04c50420;  1 drivers
v0xaaab04c15d10_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c50650;  1 drivers
L_0xffff9f1c5610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c15df0_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c5610;  1 drivers
L_0xffff9f1c5658 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c15ed0_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c5658;  1 drivers
v0xaaab04c15fb0_0 .net *"_ivl_2", 63 0, L_0xaaab04c50210;  1 drivers
v0xaaab04c16090_0 .net *"_ivl_20", 63 0, L_0xaaab04c507a0;  1 drivers
v0xaaab04c16170_0 .net *"_ivl_22", 0 0, L_0xaaab04c508c0;  1 drivers
L_0xffff9f1c56a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04c16230_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c56a0;  1 drivers
v0xaaab04c16310_0 .net *"_ivl_28", 0 0, L_0xaaab04c50b50;  1 drivers
v0xaaab04c163d0_0 .net *"_ivl_30", 0 0, L_0xaaab04c50bf0;  1 drivers
L_0xffff9f1c56e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c164b0_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c56e8;  1 drivers
L_0xffff9f1c5580 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c16590_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c5580;  1 drivers
v0xaaab04c16670_0 .net *"_ivl_6", 0 0, L_0xaaab04c502b0;  1 drivers
L_0xffff9f1c55c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c16730_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c55c8;  1 drivers
v0xaaab04c16810_0 .net "block_size_in", 63 0, L_0xaaab04c4fef0;  alias, 1 drivers
v0xaaab04c168f0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c16990_0 .net "cur_base_in", 63 0, v0xaaab04c1b660_0;  1 drivers
v0xaaab04c16a70_0 .net "cur_base_valid", 0 0, L_0xaaab04c50030;  alias, 1 drivers
v0xaaab04c16b30_0 .var/2u "k", 31 0;
v0xaaab04c16c10_0 .var "lb_r", 63 0;
v0xaaab04c16cf0_0 .var "lb_r_reg", 63 0;
v0xaaab04c16dd0_0 .var/2u "pow_m", 31 0;
v0xaaab04c170c0_0 .net "prim_en", 0 0, L_0xaaab04c50540;  1 drivers
v0xaaab04c17180_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c17260_0 .net "prim_sub_out", 63 0, L_0xaaab04c50e40;  alias, 1 drivers
v0xaaab04c17340_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c50cb0;  alias, 1 drivers
v0xaaab04c17400_0 .var "rep_base", 63 0;
v0xaaab04c174e0_0 .net "rep_base_valid", 0 0, L_0xaaab04c50a00;  1 drivers
v0xaaab04c175a0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c17640_0 .net "ub_in", 63 0, v0xaaab04c1c810_0;  1 drivers
v0xaaab04c17720_0 .var "ub_r", 63 0;
v0xaaab04c17800_0 .var "ub_r_reg", 63 0;
E_0xaaab04c15190/0 .event edge, v0xaaab04c17640_0, v0xaaab04c17400_0, v0xaaab04c16cf0_0, v0xaaab04c17800_0;
E_0xaaab04c15190/1 .event edge, v0xaaab04c15a90_0, v0xaaab04c15710_0, v0xaaab04c16990_0;
E_0xaaab04c15190 .event/or E_0xaaab04c15190/0, E_0xaaab04c15190/1;
L_0xaaab04c50210 .arith/mod 64, L_0xaaab04c4fef0, L_0xffff9f1c5538;
L_0xaaab04c502b0 .cmp/eq 64, L_0xaaab04c50210, L_0xffff9f1c5580;
L_0xaaab04c50420 .cmp/gt 64, L_0xaaab04c4fef0, L_0xffff9f1c55c8;
L_0xaaab04c50650 .concat [ 32 32 0 0], v0xaaab04c16b30_0, L_0xffff9f1c5610;
L_0xaaab04c507a0 .arith/div 64, L_0xaaab04c4fef0, L_0xffff9f1c5658;
L_0xaaab04c508c0 .cmp/gt 64, L_0xaaab04c50650, L_0xaaab04c507a0;
L_0xaaab04c50b50 .cmp/eq 32, v0xaaab04c17180_0, L_0xffff9f1c56a0;
L_0xaaab04c50e40 .functor MUXZ 64, L_0xffff9f1c56e8, v0xaaab04c158d0_0, L_0xaaab04c50540, C4<>;
S_0xaaab04c179e0 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaab04c14990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04c17b90 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaab04c51400 .functor AND 1, L_0xaaab04c510c0, L_0xaaab04c51200, C4<1>, C4<1>;
L_0xaaab04c51890 .functor AND 1, L_0xaaab04c51750, L_0xaaab04c50030, C4<1>, C4<1>;
L_0xaaab04c51a40 .functor NOT 1, L_0xaaab04c51400, C4<0>, C4<0>, C4<0>;
L_0xaaab04c51b00 .functor OR 1, L_0xaaab04c51950, L_0xaaab04c51a40, C4<0>, C4<0>;
v0xaaab04c17dd0_0 .var "BM", 63 0;
v0xaaab04c17ed0_0 .var "BM_reg", 63 0;
v0xaaab04c17fb0_0 .var "M", 63 0;
v0xaaab04c180a0_0 .var "M_reg", 63 0;
v0xaaab04c18180_0 .var "N", 63 0;
v0xaaab04c182b0_0 .var "N_reg", 63 0;
v0xaaab04c18390_0 .var "PS", 63 0;
v0xaaab04c18470_0 .var "PS_reg", 63 0;
v0xaaab04c18550_0 .var "S", 63 0;
v0xaaab04c18630_0 .var "S_reg", 63 0;
L_0xffff9f1c5730 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c18710_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c5730;  1 drivers
v0xaaab04c187f0_0 .net *"_ivl_10", 0 0, L_0xaaab04c51200;  1 drivers
v0xaaab04c188b0_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c51510;  1 drivers
L_0xffff9f1c5808 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c18990_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c5808;  1 drivers
L_0xffff9f1c5850 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c18a70_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c5850;  1 drivers
v0xaaab04c18b50_0 .net *"_ivl_2", 63 0, L_0xaaab04c50fd0;  1 drivers
v0xaaab04c18c30_0 .net *"_ivl_20", 63 0, L_0xaaab04c51630;  1 drivers
v0xaaab04c18d10_0 .net *"_ivl_22", 0 0, L_0xaaab04c51750;  1 drivers
L_0xffff9f1c5898 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04c18dd0_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c5898;  1 drivers
v0xaaab04c18eb0_0 .net *"_ivl_28", 0 0, L_0xaaab04c51950;  1 drivers
v0xaaab04c18f70_0 .net *"_ivl_30", 0 0, L_0xaaab04c51a40;  1 drivers
L_0xffff9f1c58e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c19050_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c58e0;  1 drivers
L_0xffff9f1c5778 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c19130_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c5778;  1 drivers
v0xaaab04c19210_0 .net *"_ivl_6", 0 0, L_0xaaab04c510c0;  1 drivers
L_0xffff9f1c57c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c192d0_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c57c0;  1 drivers
v0xaaab04c193b0_0 .net "block_size_in", 63 0, L_0xaaab04c4fef0;  alias, 1 drivers
v0xaaab04c19470_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c19510_0 .net "cur_base_in", 63 0, v0xaaab04c1b660_0;  alias, 1 drivers
v0xaaab04c195e0_0 .net "cur_base_valid", 0 0, L_0xaaab04c50030;  alias, 1 drivers
v0xaaab04c196b0_0 .var/2u "k", 31 0;
v0xaaab04c19750_0 .var "lb_r", 63 0;
v0xaaab04c19830_0 .var "lb_r_reg", 63 0;
v0xaaab04c19910_0 .var/2u "pow_m", 31 0;
v0xaaab04c19c00_0 .net "prim_en", 0 0, L_0xaaab04c51400;  1 drivers
v0xaaab04c19cc0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c19da0_0 .net "prim_sub_out", 63 0, L_0xaaab04c51c90;  alias, 1 drivers
v0xaaab04c19e80_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c51b00;  alias, 1 drivers
v0xaaab04c19f40_0 .var "rep_base", 63 0;
v0xaaab04c1a020_0 .net "rep_base_valid", 0 0, L_0xaaab04c51890;  1 drivers
v0xaaab04c1a0e0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c1a180_0 .net "ub_in", 63 0, v0xaaab04c1c810_0;  alias, 1 drivers
v0xaaab04c1a270_0 .var "ub_r", 63 0;
v0xaaab04c1a330_0 .var "ub_r_reg", 63 0;
E_0xaaab04c17d50/0 .event edge, v0xaaab04c17640_0, v0xaaab04c19f40_0, v0xaaab04c19830_0, v0xaaab04c1a330_0;
E_0xaaab04c17d50/1 .event edge, v0xaaab04c18630_0, v0xaaab04c182b0_0, v0xaaab04c16990_0;
E_0xaaab04c17d50 .event/or E_0xaaab04c17d50/0, E_0xaaab04c17d50/1;
L_0xaaab04c50fd0 .arith/mod 64, L_0xaaab04c4fef0, L_0xffff9f1c5730;
L_0xaaab04c510c0 .cmp/eq 64, L_0xaaab04c50fd0, L_0xffff9f1c5778;
L_0xaaab04c51200 .cmp/gt 64, L_0xaaab04c4fef0, L_0xffff9f1c57c0;
L_0xaaab04c51510 .concat [ 32 32 0 0], v0xaaab04c196b0_0, L_0xffff9f1c5808;
L_0xaaab04c51630 .arith/div 64, L_0xaaab04c4fef0, L_0xffff9f1c5850;
L_0xaaab04c51750 .cmp/gt 64, L_0xaaab04c51510, L_0xaaab04c51630;
L_0xaaab04c51950 .cmp/eq 32, v0xaaab04c19cc0_0, L_0xffff9f1c5898;
L_0xaaab04c51c90 .functor MUXZ 64, L_0xffff9f1c58e0, v0xaaab04c18470_0, L_0xaaab04c51400, C4<>;
S_0xaaab04c1ccc0 .scope generate, "genblk1[9]" "genblk1[9]" 5 22, 5 22 0, S_0xaaab04be1cb0;
 .timescale 0 0;
P_0xaaab04c1cec0 .param/l "i" 0 5 22, +C4<01001>;
S_0xaaab04c1cfa0 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaab04c1ccc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaab04c1d180 .param/l "group_count_n" 0 6 46, +C4<1001>;
L_0xaaab04c54650 .functor AND 1, L_0xaaab04c528e0, L_0xaaab04c53440, C4<1>, C4<1>;
L_0xaaab04c54a30 .functor AND 1, L_0xaaab04c54650, L_0xaaab04c54290, C4<1>, C4<1>;
v0xaaab04c22b20_0 .var "M", 63 0;
v0xaaab04c22c20_0 .var "M_reg", 63 0;
v0xaaab04c22d00_0 .var "N", 63 0;
v0xaaab04c22df0_0 .var "N_reg", 63 0;
v0xaaab04c22ed0_0 .var "S", 63 0;
v0xaaab04c22fb0_0 .var "S_reg", 63 0;
L_0xffff9f1c5970 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c23090_0 .net/2u *"_ivl_0", 3 0, L_0xffff9f1c5970;  1 drivers
L_0xffff9f1c5a00 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c23170_0 .net *"_ivl_11", 59 0, L_0xffff9f1c5a00;  1 drivers
L_0xffff9f1c5a48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c23250_0 .net/2u *"_ivl_12", 63 0, L_0xffff9f1c5a48;  1 drivers
L_0xffff9f1c5a90 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c23330_0 .net/2u *"_ivl_16", 31 0, L_0xffff9f1c5a90;  1 drivers
v0xaaab04c23410_0 .net *"_ivl_2", 3 0, L_0xaaab04c52360;  1 drivers
L_0xffff9f1c5ad8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04c234f0_0 .net/2u *"_ivl_20", 31 0, L_0xffff9f1c5ad8;  1 drivers
v0xaaab04c235d0_0 .net *"_ivl_24", 63 0, L_0xaaab04c545b0;  1 drivers
v0xaaab04c236b0_0 .net *"_ivl_26", 63 0, L_0xaaab04c546c0;  1 drivers
L_0xffff9f1c5f10 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c23790_0 .net/2u *"_ivl_28", 63 0, L_0xffff9f1c5f10;  1 drivers
v0xaaab04c23870_0 .net *"_ivl_32", 0 0, L_0xaaab04c54650;  1 drivers
L_0xffff9f1c59b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c23950_0 .net/2u *"_ivl_4", 3 0, L_0xffff9f1c59b8;  1 drivers
v0xaaab04c23a30_0 .net *"_ivl_8", 63 0, L_0xaaab04c52590;  1 drivers
v0xaaab04c23b10_0 .net "block_size", 63 0, L_0xaaab04c52680;  1 drivers
v0xaaab04c23bd0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c23c70_0 .var "cur_base", 63 0;
v0xaaab04c23d80_0 .net "cur_base_valid", 0 0, L_0xaaab04c527f0;  1 drivers
v0xaaab04c23e70_0 .net "group_count_out", 63 0, L_0xaaab04c54800;  alias, 1 drivers
v0xaaab04c23f50_0 .net "group_count_out_valid", 0 0, L_0xaaab04c54a30;  1 drivers
v0xaaab04c24010_0 .net "group_en", 0 0, L_0xaaab04c52450;  1 drivers
v0xaaab04c240d0_0 .var/2u "k", 31 0;
v0xaaab04c241b0_0 .var "lb", 63 0;
v0xaaab04c24290_0 .var "lb_reg", 63 0;
v0xaaab04c24370_0 .net "n_digs_in", 3 0, v0xaaab04c2dea0_0;  alias, 1 drivers
v0xaaab04c24430_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  alias, 1 drivers
v0xaaab04c244f0_0 .var/2u "pow_m", 31 0;
v0xaaab04c245d0_0 .net "prim_sub_out_1", 63 0, L_0xaaab04c535d0;  1 drivers
v0xaaab04c24690_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaab04c53440;  1 drivers
v0xaaab04c24940_0 .net "prim_sub_out_2", 63 0, L_0xaaab04c54420;  1 drivers
v0xaaab04c249e0_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaab04c54290;  1 drivers
v0xaaab04c24a80_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c24b20_0 .var "tmp_sum", 63 0;
v0xaaab04c24bc0_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaab04c24c80_0 .var "tmp_sum_reg", 63 0;
v0xaaab04c24d60_0 .net "tmp_sum_valid", 0 0, L_0xaaab04c528e0;  1 drivers
v0xaaab04c24e20_0 .var "ub", 63 0;
v0xaaab04c24f30_0 .var "ub_cand_0", 63 0;
v0xaaab04c25010_0 .var "ub_cand_1", 63 0;
v0xaaab04c250f0_0 .var "ub_reg", 63 0;
E_0xaaab04c1d300/0 .event edge, v0xaaab04c24290_0, v0xaaab04c250f0_0, v0xaaab04c22fb0_0, v0xaaab04c22df0_0;
E_0xaaab04c1d300/1 .event edge, v0xaaab04c1efa0_0, v0xaaab04c22c20_0;
E_0xaaab04c1d300 .event/or E_0xaaab04c1d300/0, E_0xaaab04c1d300/1;
E_0xaaab04c1d380 .event edge, v0xaaab04c1ee20_0, v0xaaab04be9300_0, v0xaaab04c1efa0_0;
L_0xaaab04c52360 .arith/mod 4, v0xaaab04c2dea0_0, L_0xffff9f1c5970;
L_0xaaab04c52450 .cmp/eq 4, L_0xaaab04c52360, L_0xffff9f1c59b8;
L_0xaaab04c52590 .concat [ 4 60 0 0], v0xaaab04c2dea0_0, L_0xffff9f1c5a00;
L_0xaaab04c52680 .arith/div 64, L_0xaaab04c52590, L_0xffff9f1c5a48;
L_0xaaab04c527f0 .cmp/gt 32, v0xaaab04c240d0_0, L_0xffff9f1c5a90;
L_0xaaab04c528e0 .cmp/eq 32, v0xaaab04c24bc0_0, L_0xffff9f1c5ad8;
L_0xaaab04c545b0 .arith/sub 64, v0xaaab04c24c80_0, L_0xaaab04c535d0;
L_0xaaab04c546c0 .arith/sub 64, L_0xaaab04c545b0, L_0xaaab04c54420;
L_0xaaab04c54800 .functor MUXZ 64, L_0xffff9f1c5f10, L_0xaaab04c546c0, L_0xaaab04c52450, C4<>;
S_0xaaab04c1d3e0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaab04c1cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04c1d5e0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaab04c52cd0 .functor AND 1, L_0xaaab04c52a70, L_0xaaab04c52be0, C4<1>, C4<1>;
L_0xaaab04c53190 .functor AND 1, L_0xaaab04c53050, L_0xaaab04c527f0, C4<1>, C4<1>;
L_0xaaab04c53380 .functor NOT 1, L_0xaaab04c52cd0, C4<0>, C4<0>, C4<0>;
L_0xaaab04c53440 .functor OR 1, L_0xaaab04c532e0, L_0xaaab04c53380, C4<0>, C4<0>;
v0xaaab04c1d840_0 .var "BM", 63 0;
v0xaaab04c1d940_0 .var "BM_reg", 63 0;
v0xaaab04c1da20_0 .var "M", 63 0;
v0xaaab04c1db10_0 .var "M_reg", 63 0;
v0xaaab04c1dbf0_0 .var "N", 63 0;
v0xaaab04c1dd20_0 .var "N_reg", 63 0;
v0xaaab04c1de00_0 .var "PS", 63 0;
v0xaaab04c1dee0_0 .var "PS_reg", 63 0;
v0xaaab04c1dfc0_0 .var "S", 63 0;
v0xaaab04c1e0a0_0 .var "S_reg", 63 0;
L_0xffff9f1c5b20 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1e180_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c5b20;  1 drivers
v0xaaab04c1e260_0 .net *"_ivl_10", 0 0, L_0xaaab04c52be0;  1 drivers
v0xaaab04c1e320_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c52de0;  1 drivers
L_0xffff9f1c5bf8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1e400_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c5bf8;  1 drivers
L_0xffff9f1c5c40 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1e4e0_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c5c40;  1 drivers
v0xaaab04c1e5c0_0 .net *"_ivl_2", 63 0, L_0xaaab04c529d0;  1 drivers
v0xaaab04c1e6a0_0 .net *"_ivl_20", 63 0, L_0xaaab04c52f30;  1 drivers
v0xaaab04c1e780_0 .net *"_ivl_22", 0 0, L_0xaaab04c53050;  1 drivers
L_0xffff9f1c5c88 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1e840_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c5c88;  1 drivers
v0xaaab04c1e920_0 .net *"_ivl_28", 0 0, L_0xaaab04c532e0;  1 drivers
v0xaaab04c1e9e0_0 .net *"_ivl_30", 0 0, L_0xaaab04c53380;  1 drivers
L_0xffff9f1c5cd0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1eac0_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c5cd0;  1 drivers
L_0xffff9f1c5b68 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1eba0_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c5b68;  1 drivers
v0xaaab04c1ec80_0 .net *"_ivl_6", 0 0, L_0xaaab04c52a70;  1 drivers
L_0xffff9f1c5bb0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c1ed40_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c5bb0;  1 drivers
v0xaaab04c1ee20_0 .net "block_size_in", 63 0, L_0xaaab04c52680;  alias, 1 drivers
v0xaaab04c1ef00_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c1efa0_0 .net "cur_base_in", 63 0, v0xaaab04c23c70_0;  1 drivers
v0xaaab04c1f080_0 .net "cur_base_valid", 0 0, L_0xaaab04c527f0;  alias, 1 drivers
v0xaaab04c1f140_0 .var/2u "k", 31 0;
v0xaaab04c1f220_0 .var "lb_r", 63 0;
v0xaaab04c1f300_0 .var "lb_r_reg", 63 0;
v0xaaab04c1f3e0_0 .var/2u "pow_m", 31 0;
v0xaaab04c1f6d0_0 .net "prim_en", 0 0, L_0xaaab04c52cd0;  1 drivers
v0xaaab04c1f790_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c1f870_0 .net "prim_sub_out", 63 0, L_0xaaab04c535d0;  alias, 1 drivers
v0xaaab04c1f950_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c53440;  alias, 1 drivers
v0xaaab04c1fa10_0 .var "rep_base", 63 0;
v0xaaab04c1faf0_0 .net "rep_base_valid", 0 0, L_0xaaab04c53190;  1 drivers
v0xaaab04c1fbb0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c1fc50_0 .net "ub_in", 63 0, v0xaaab04c24e20_0;  1 drivers
v0xaaab04c1fd30_0 .var "ub_r", 63 0;
v0xaaab04c1fe10_0 .var "ub_r_reg", 63 0;
E_0xaaab04c1d7a0/0 .event edge, v0xaaab04c1fc50_0, v0xaaab04c1fa10_0, v0xaaab04c1f300_0, v0xaaab04c1fe10_0;
E_0xaaab04c1d7a0/1 .event edge, v0xaaab04c1e0a0_0, v0xaaab04c1dd20_0, v0xaaab04c1efa0_0;
E_0xaaab04c1d7a0 .event/or E_0xaaab04c1d7a0/0, E_0xaaab04c1d7a0/1;
L_0xaaab04c529d0 .arith/mod 64, L_0xaaab04c52680, L_0xffff9f1c5b20;
L_0xaaab04c52a70 .cmp/eq 64, L_0xaaab04c529d0, L_0xffff9f1c5b68;
L_0xaaab04c52be0 .cmp/gt 64, L_0xaaab04c52680, L_0xffff9f1c5bb0;
L_0xaaab04c52de0 .concat [ 32 32 0 0], v0xaaab04c1f140_0, L_0xffff9f1c5bf8;
L_0xaaab04c52f30 .arith/div 64, L_0xaaab04c52680, L_0xffff9f1c5c40;
L_0xaaab04c53050 .cmp/gt 64, L_0xaaab04c52de0, L_0xaaab04c52f30;
L_0xaaab04c532e0 .cmp/eq 32, v0xaaab04c1f790_0, L_0xffff9f1c5c88;
L_0xaaab04c535d0 .functor MUXZ 64, L_0xffff9f1c5cd0, v0xaaab04c1dee0_0, L_0xaaab04c52cd0, C4<>;
S_0xaaab04c1fff0 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaab04c1cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04c201a0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaab04c53b90 .functor AND 1, L_0xaaab04c53850, L_0xaaab04c53990, C4<1>, C4<1>;
L_0xaaab04c54020 .functor AND 1, L_0xaaab04c53ee0, L_0xaaab04c527f0, C4<1>, C4<1>;
L_0xaaab04c541d0 .functor NOT 1, L_0xaaab04c53b90, C4<0>, C4<0>, C4<0>;
L_0xaaab04c54290 .functor OR 1, L_0xaaab04c540e0, L_0xaaab04c541d0, C4<0>, C4<0>;
v0xaaab04c203e0_0 .var "BM", 63 0;
v0xaaab04c204e0_0 .var "BM_reg", 63 0;
v0xaaab04c205c0_0 .var "M", 63 0;
v0xaaab04c206b0_0 .var "M_reg", 63 0;
v0xaaab04c20790_0 .var "N", 63 0;
v0xaaab04c208c0_0 .var "N_reg", 63 0;
v0xaaab04c209a0_0 .var "PS", 63 0;
v0xaaab04c20a80_0 .var "PS_reg", 63 0;
v0xaaab04c20b60_0 .var "S", 63 0;
v0xaaab04c20c40_0 .var "S_reg", 63 0;
L_0xffff9f1c5d18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c20d20_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c5d18;  1 drivers
v0xaaab04c20e00_0 .net *"_ivl_10", 0 0, L_0xaaab04c53990;  1 drivers
v0xaaab04c20ec0_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c53ca0;  1 drivers
L_0xffff9f1c5df0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c20fa0_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c5df0;  1 drivers
L_0xffff9f1c5e38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c21080_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c5e38;  1 drivers
v0xaaab04c21160_0 .net *"_ivl_2", 63 0, L_0xaaab04c53760;  1 drivers
v0xaaab04c21240_0 .net *"_ivl_20", 63 0, L_0xaaab04c53dc0;  1 drivers
v0xaaab04c21320_0 .net *"_ivl_22", 0 0, L_0xaaab04c53ee0;  1 drivers
L_0xffff9f1c5e80 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04c213e0_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c5e80;  1 drivers
v0xaaab04c214c0_0 .net *"_ivl_28", 0 0, L_0xaaab04c540e0;  1 drivers
v0xaaab04c21580_0 .net *"_ivl_30", 0 0, L_0xaaab04c541d0;  1 drivers
L_0xffff9f1c5ec8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c21660_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c5ec8;  1 drivers
L_0xffff9f1c5d60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c21740_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c5d60;  1 drivers
v0xaaab04c21820_0 .net *"_ivl_6", 0 0, L_0xaaab04c53850;  1 drivers
L_0xffff9f1c5da8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c218e0_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c5da8;  1 drivers
v0xaaab04c219c0_0 .net "block_size_in", 63 0, L_0xaaab04c52680;  alias, 1 drivers
v0xaaab04c21a80_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c21b20_0 .net "cur_base_in", 63 0, v0xaaab04c23c70_0;  alias, 1 drivers
v0xaaab04c21bf0_0 .net "cur_base_valid", 0 0, L_0xaaab04c527f0;  alias, 1 drivers
v0xaaab04c21cc0_0 .var/2u "k", 31 0;
v0xaaab04c21d60_0 .var "lb_r", 63 0;
v0xaaab04c21e40_0 .var "lb_r_reg", 63 0;
v0xaaab04c21f20_0 .var/2u "pow_m", 31 0;
v0xaaab04c22210_0 .net "prim_en", 0 0, L_0xaaab04c53b90;  1 drivers
v0xaaab04c222d0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c223b0_0 .net "prim_sub_out", 63 0, L_0xaaab04c54420;  alias, 1 drivers
v0xaaab04c22490_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c54290;  alias, 1 drivers
v0xaaab04c22550_0 .var "rep_base", 63 0;
v0xaaab04c22630_0 .net "rep_base_valid", 0 0, L_0xaaab04c54020;  1 drivers
v0xaaab04c226f0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c22790_0 .net "ub_in", 63 0, v0xaaab04c24e20_0;  alias, 1 drivers
v0xaaab04c22880_0 .var "ub_r", 63 0;
v0xaaab04c22940_0 .var "ub_r_reg", 63 0;
E_0xaaab04c20360/0 .event edge, v0xaaab04c1fc50_0, v0xaaab04c22550_0, v0xaaab04c21e40_0, v0xaaab04c22940_0;
E_0xaaab04c20360/1 .event edge, v0xaaab04c20c40_0, v0xaaab04c208c0_0, v0xaaab04c1efa0_0;
E_0xaaab04c20360 .event/or E_0xaaab04c20360/0, E_0xaaab04c20360/1;
L_0xaaab04c53760 .arith/mod 64, L_0xaaab04c52680, L_0xffff9f1c5d18;
L_0xaaab04c53850 .cmp/eq 64, L_0xaaab04c53760, L_0xffff9f1c5d60;
L_0xaaab04c53990 .cmp/gt 64, L_0xaaab04c52680, L_0xffff9f1c5da8;
L_0xaaab04c53ca0 .concat [ 32 32 0 0], v0xaaab04c21cc0_0, L_0xffff9f1c5df0;
L_0xaaab04c53dc0 .arith/div 64, L_0xaaab04c52680, L_0xffff9f1c5e38;
L_0xaaab04c53ee0 .cmp/gt 64, L_0xaaab04c53ca0, L_0xaaab04c53dc0;
L_0xaaab04c540e0 .cmp/eq 32, v0xaaab04c222d0_0, L_0xffff9f1c5e80;
L_0xaaab04c54420 .functor MUXZ 64, L_0xffff9f1c5ec8, v0xaaab04c20a80_0, L_0xaaab04c53b90, C4<>;
S_0xaaab04c252d0 .scope generate, "genblk1[10]" "genblk1[10]" 5 22, 5 22 0, S_0xaaab04be1cb0;
 .timescale 0 0;
P_0xaaab04c038f0 .param/l "i" 0 5 22, +C4<01010>;
S_0xaaab04c25560 .scope module, "gc" "group_count" 5 23, 6 45 0, S_0xaaab04c252d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "n_in";
    .port_info 3 /INPUT 4 "n_digs_in";
    .port_info 4 /OUTPUT 1 "group_count_out_valid";
    .port_info 5 /OUTPUT 64 "group_count_out";
P_0xaaab04c25740 .param/l "group_count_n" 0 6 46, +C4<1010>;
L_0xaaab04c56de0 .functor AND 1, L_0xaaab04c55070, L_0xaaab04c55bd0, C4<1>, C4<1>;
L_0xaaab04c571c0 .functor AND 1, L_0xaaab04c56de0, L_0xaaab04c56a20, C4<1>, C4<1>;
v0xaaab04c2b170_0 .var "M", 63 0;
v0xaaab04c2b270_0 .var "M_reg", 63 0;
v0xaaab04c2b350_0 .var "N", 63 0;
v0xaaab04c2b440_0 .var "N_reg", 63 0;
v0xaaab04c2b520_0 .var "S", 63 0;
v0xaaab04c2b600_0 .var "S_reg", 63 0;
L_0xffff9f1c5f58 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c2b6e0_0 .net/2u *"_ivl_0", 3 0, L_0xffff9f1c5f58;  1 drivers
L_0xffff9f1c5fe8 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c2b7c0_0 .net *"_ivl_11", 59 0, L_0xffff9f1c5fe8;  1 drivers
L_0xffff9f1c6030 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c2b8a0_0 .net/2u *"_ivl_12", 63 0, L_0xffff9f1c6030;  1 drivers
L_0xffff9f1c6078 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c2b980_0 .net/2u *"_ivl_16", 31 0, L_0xffff9f1c6078;  1 drivers
v0xaaab04c2ba60_0 .net *"_ivl_2", 3 0, L_0xaaab04c54af0;  1 drivers
L_0xffff9f1c60c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaab04c2bb40_0 .net/2u *"_ivl_20", 31 0, L_0xffff9f1c60c0;  1 drivers
v0xaaab04c2bc20_0 .net *"_ivl_24", 63 0, L_0xaaab04c56d40;  1 drivers
v0xaaab04c2bd00_0 .net *"_ivl_26", 63 0, L_0xaaab04c56e50;  1 drivers
L_0xffff9f1c64f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c2bde0_0 .net/2u *"_ivl_28", 63 0, L_0xffff9f1c64f8;  1 drivers
v0xaaab04c2bec0_0 .net *"_ivl_32", 0 0, L_0xaaab04c56de0;  1 drivers
L_0xffff9f1c5fa0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c2bfa0_0 .net/2u *"_ivl_4", 3 0, L_0xffff9f1c5fa0;  1 drivers
v0xaaab04c2c080_0 .net *"_ivl_8", 63 0, L_0xaaab04c54d20;  1 drivers
v0xaaab04c2c160_0 .net "block_size", 63 0, L_0xaaab04c54e10;  1 drivers
v0xaaab04c2c220_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c2c2c0_0 .var "cur_base", 63 0;
v0xaaab04c2c3d0_0 .net "cur_base_valid", 0 0, L_0xaaab04c54f80;  1 drivers
v0xaaab04c2c4c0_0 .net "group_count_out", 63 0, L_0xaaab04c56f90;  alias, 1 drivers
v0xaaab04c2c5a0_0 .net "group_count_out_valid", 0 0, L_0xaaab04c571c0;  1 drivers
v0xaaab04c2c660_0 .net "group_en", 0 0, L_0xaaab04c54be0;  1 drivers
v0xaaab04c2c720_0 .var/2u "k", 31 0;
v0xaaab04c2c800_0 .var "lb", 63 0;
v0xaaab04c2c8e0_0 .var "lb_reg", 63 0;
v0xaaab04c2c9c0_0 .net "n_digs_in", 3 0, v0xaaab04c2dea0_0;  alias, 1 drivers
v0xaaab04c2ca80_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  alias, 1 drivers
v0xaaab04c2cb40_0 .var/2u "pow_m", 31 0;
v0xaaab04c2cc20_0 .net "prim_sub_out_1", 63 0, L_0xaaab04c55d60;  1 drivers
v0xaaab04c2cce0_0 .net "prim_sub_out_1_valid", 0 0, L_0xaaab04c55bd0;  1 drivers
v0xaaab04c2cf90_0 .net "prim_sub_out_2", 63 0, L_0xaaab04c56bb0;  1 drivers
v0xaaab04c2d030_0 .net "prim_sub_out_2_valid", 0 0, L_0xaaab04c56a20;  1 drivers
v0xaaab04c2d0d0_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c2d170_0 .var "tmp_sum", 63 0;
v0xaaab04c2d210_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaab04c2d2d0_0 .var "tmp_sum_reg", 63 0;
v0xaaab04c2d3b0_0 .net "tmp_sum_valid", 0 0, L_0xaaab04c55070;  1 drivers
v0xaaab04c2d470_0 .var "ub", 63 0;
v0xaaab04c2d580_0 .var "ub_cand_0", 63 0;
v0xaaab04c2d660_0 .var "ub_cand_1", 63 0;
v0xaaab04c2d740_0 .var "ub_reg", 63 0;
E_0xaaab04c258c0/0 .event edge, v0xaaab04c2c8e0_0, v0xaaab04c2d740_0, v0xaaab04c2b600_0, v0xaaab04c2b440_0;
E_0xaaab04c258c0/1 .event edge, v0xaaab04c275f0_0, v0xaaab04c2b270_0;
E_0xaaab04c258c0 .event/or E_0xaaab04c258c0/0, E_0xaaab04c258c0/1;
E_0xaaab04c25940 .event edge, v0xaaab04c27470_0, v0xaaab04be9300_0, v0xaaab04c275f0_0;
L_0xaaab04c54af0 .arith/mod 4, v0xaaab04c2dea0_0, L_0xffff9f1c5f58;
L_0xaaab04c54be0 .cmp/eq 4, L_0xaaab04c54af0, L_0xffff9f1c5fa0;
L_0xaaab04c54d20 .concat [ 4 60 0 0], v0xaaab04c2dea0_0, L_0xffff9f1c5fe8;
L_0xaaab04c54e10 .arith/div 64, L_0xaaab04c54d20, L_0xffff9f1c6030;
L_0xaaab04c54f80 .cmp/gt 32, v0xaaab04c2c720_0, L_0xffff9f1c6078;
L_0xaaab04c55070 .cmp/eq 32, v0xaaab04c2d210_0, L_0xffff9f1c60c0;
L_0xaaab04c56d40 .arith/sub 64, v0xaaab04c2d2d0_0, L_0xaaab04c55d60;
L_0xaaab04c56e50 .arith/sub 64, L_0xaaab04c56d40, L_0xaaab04c56bb0;
L_0xaaab04c56f90 .functor MUXZ 64, L_0xffff9f1c64f8, L_0xaaab04c56e50, L_0xaaab04c54be0, C4<>;
S_0xaaab04c259a0 .scope module, "prim_calc_1" "prim_calc" 6 134, 6 156 0, S_0xaaab04c25560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04c25ba0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000001>;
L_0xaaab04c55460 .functor AND 1, L_0xaaab04c55200, L_0xaaab04c55370, C4<1>, C4<1>;
L_0xaaab04c55920 .functor AND 1, L_0xaaab04c557e0, L_0xaaab04c54f80, C4<1>, C4<1>;
L_0xaaab04c55b10 .functor NOT 1, L_0xaaab04c55460, C4<0>, C4<0>, C4<0>;
L_0xaaab04c55bd0 .functor OR 1, L_0xaaab04c55a70, L_0xaaab04c55b10, C4<0>, C4<0>;
v0xaaab04c25e90_0 .var "BM", 63 0;
v0xaaab04c25f90_0 .var "BM_reg", 63 0;
v0xaaab04c26070_0 .var "M", 63 0;
v0xaaab04c26160_0 .var "M_reg", 63 0;
v0xaaab04c26240_0 .var "N", 63 0;
v0xaaab04c26370_0 .var "N_reg", 63 0;
v0xaaab04c26450_0 .var "PS", 63 0;
v0xaaab04c26530_0 .var "PS_reg", 63 0;
v0xaaab04c26610_0 .var "S", 63 0;
v0xaaab04c266f0_0 .var "S_reg", 63 0;
L_0xffff9f1c6108 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c267d0_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c6108;  1 drivers
v0xaaab04c268b0_0 .net *"_ivl_10", 0 0, L_0xaaab04c55370;  1 drivers
v0xaaab04c26970_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c55570;  1 drivers
L_0xffff9f1c61e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c26a50_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c61e0;  1 drivers
L_0xffff9f1c6228 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c26b30_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c6228;  1 drivers
v0xaaab04c26c10_0 .net *"_ivl_2", 63 0, L_0xaaab04c55160;  1 drivers
v0xaaab04c26cf0_0 .net *"_ivl_20", 63 0, L_0xaaab04c556c0;  1 drivers
v0xaaab04c26dd0_0 .net *"_ivl_22", 0 0, L_0xaaab04c557e0;  1 drivers
L_0xffff9f1c6270 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04c26e90_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c6270;  1 drivers
v0xaaab04c26f70_0 .net *"_ivl_28", 0 0, L_0xaaab04c55a70;  1 drivers
v0xaaab04c27030_0 .net *"_ivl_30", 0 0, L_0xaaab04c55b10;  1 drivers
L_0xffff9f1c62b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c27110_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c62b8;  1 drivers
L_0xffff9f1c6150 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c271f0_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c6150;  1 drivers
v0xaaab04c272d0_0 .net *"_ivl_6", 0 0, L_0xaaab04c55200;  1 drivers
L_0xffff9f1c6198 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaab04c27390_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c6198;  1 drivers
v0xaaab04c27470_0 .net "block_size_in", 63 0, L_0xaaab04c54e10;  alias, 1 drivers
v0xaaab04c27550_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c275f0_0 .net "cur_base_in", 63 0, v0xaaab04c2c2c0_0;  1 drivers
v0xaaab04c276d0_0 .net "cur_base_valid", 0 0, L_0xaaab04c54f80;  alias, 1 drivers
v0xaaab04c27790_0 .var/2u "k", 31 0;
v0xaaab04c27870_0 .var "lb_r", 63 0;
v0xaaab04c27950_0 .var "lb_r_reg", 63 0;
v0xaaab04c27a30_0 .var/2u "pow_m", 31 0;
v0xaaab04c27d20_0 .net "prim_en", 0 0, L_0xaaab04c55460;  1 drivers
v0xaaab04c27de0_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c27ec0_0 .net "prim_sub_out", 63 0, L_0xaaab04c55d60;  alias, 1 drivers
v0xaaab04c27fa0_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c55bd0;  alias, 1 drivers
v0xaaab04c28060_0 .var "rep_base", 63 0;
v0xaaab04c28140_0 .net "rep_base_valid", 0 0, L_0xaaab04c55920;  1 drivers
v0xaaab04c28200_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c282a0_0 .net "ub_in", 63 0, v0xaaab04c2d470_0;  1 drivers
v0xaaab04c28380_0 .var "ub_r", 63 0;
v0xaaab04c28460_0 .var "ub_r_reg", 63 0;
E_0xaaab04c25df0/0 .event edge, v0xaaab04c282a0_0, v0xaaab04c28060_0, v0xaaab04c27950_0, v0xaaab04c28460_0;
E_0xaaab04c25df0/1 .event edge, v0xaaab04c266f0_0, v0xaaab04c26370_0, v0xaaab04c275f0_0;
E_0xaaab04c25df0 .event/or E_0xaaab04c25df0/0, E_0xaaab04c25df0/1;
L_0xaaab04c55160 .arith/mod 64, L_0xaaab04c54e10, L_0xffff9f1c6108;
L_0xaaab04c55200 .cmp/eq 64, L_0xaaab04c55160, L_0xffff9f1c6150;
L_0xaaab04c55370 .cmp/gt 64, L_0xaaab04c54e10, L_0xffff9f1c6198;
L_0xaaab04c55570 .concat [ 32 32 0 0], v0xaaab04c27790_0, L_0xffff9f1c61e0;
L_0xaaab04c556c0 .arith/div 64, L_0xaaab04c54e10, L_0xffff9f1c6228;
L_0xaaab04c557e0 .cmp/gt 64, L_0xaaab04c55570, L_0xaaab04c556c0;
L_0xaaab04c55a70 .cmp/eq 32, v0xaaab04c27de0_0, L_0xffff9f1c6270;
L_0xaaab04c55d60 .functor MUXZ 64, L_0xffff9f1c62b8, v0xaaab04c26530_0, L_0xaaab04c55460, C4<>;
S_0xaaab04c28640 .scope module, "prim_calc_2" "prim_calc" 6 142, 6 156 0, S_0xaaab04c25560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 64 "cur_base_in";
    .port_info 4 /INPUT 64 "block_size_in";
    .port_info 5 /INPUT 64 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaab04c287f0 .param/l "r" 0 6 157, +C4<00000000000000000000000000000010>;
L_0xaaab04c56320 .functor AND 1, L_0xaaab04c55fe0, L_0xaaab04c56120, C4<1>, C4<1>;
L_0xaaab04c567b0 .functor AND 1, L_0xaaab04c56670, L_0xaaab04c54f80, C4<1>, C4<1>;
L_0xaaab04c56960 .functor NOT 1, L_0xaaab04c56320, C4<0>, C4<0>, C4<0>;
L_0xaaab04c56a20 .functor OR 1, L_0xaaab04c56870, L_0xaaab04c56960, C4<0>, C4<0>;
v0xaaab04c28a30_0 .var "BM", 63 0;
v0xaaab04c28b30_0 .var "BM_reg", 63 0;
v0xaaab04c28c10_0 .var "M", 63 0;
v0xaaab04c28d00_0 .var "M_reg", 63 0;
v0xaaab04c28de0_0 .var "N", 63 0;
v0xaaab04c28f10_0 .var "N_reg", 63 0;
v0xaaab04c28ff0_0 .var "PS", 63 0;
v0xaaab04c290d0_0 .var "PS_reg", 63 0;
v0xaaab04c291b0_0 .var "S", 63 0;
v0xaaab04c29290_0 .var "S_reg", 63 0;
L_0xffff9f1c6300 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c29370_0 .net/2u *"_ivl_0", 63 0, L_0xffff9f1c6300;  1 drivers
v0xaaab04c29450_0 .net *"_ivl_10", 0 0, L_0xaaab04c56120;  1 drivers
v0xaaab04c29510_0 .net/2u *"_ivl_14", 63 0, L_0xaaab04c56430;  1 drivers
L_0xffff9f1c63d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c295f0_0 .net/2u *"_ivl_17", 31 0, L_0xffff9f1c63d8;  1 drivers
L_0xffff9f1c6420 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c296d0_0 .net/2u *"_ivl_18", 63 0, L_0xffff9f1c6420;  1 drivers
v0xaaab04c297b0_0 .net *"_ivl_2", 63 0, L_0xaaab04c55ef0;  1 drivers
v0xaaab04c29890_0 .net *"_ivl_20", 63 0, L_0xaaab04c56550;  1 drivers
v0xaaab04c29970_0 .net *"_ivl_22", 0 0, L_0xaaab04c56670;  1 drivers
L_0xffff9f1c6468 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaab04c29a30_0 .net/2u *"_ivl_26", 31 0, L_0xffff9f1c6468;  1 drivers
v0xaaab04c29b10_0 .net *"_ivl_28", 0 0, L_0xaaab04c56870;  1 drivers
v0xaaab04c29bd0_0 .net *"_ivl_30", 0 0, L_0xaaab04c56960;  1 drivers
L_0xffff9f1c64b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c29cb0_0 .net/2u *"_ivl_34", 63 0, L_0xffff9f1c64b0;  1 drivers
L_0xffff9f1c6348 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab04c29d90_0 .net/2u *"_ivl_4", 63 0, L_0xffff9f1c6348;  1 drivers
v0xaaab04c29e70_0 .net *"_ivl_6", 0 0, L_0xaaab04c55fe0;  1 drivers
L_0xffff9f1c6390 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaab04c29f30_0 .net/2u *"_ivl_8", 63 0, L_0xffff9f1c6390;  1 drivers
v0xaaab04c2a010_0 .net "block_size_in", 63 0, L_0xaaab04c54e10;  alias, 1 drivers
v0xaaab04c2a0d0_0 .net "clock", 0 0, v0xaaab04c2f910_0;  alias, 1 drivers
v0xaaab04c2a170_0 .net "cur_base_in", 63 0, v0xaaab04c2c2c0_0;  alias, 1 drivers
v0xaaab04c2a240_0 .net "cur_base_valid", 0 0, L_0xaaab04c54f80;  alias, 1 drivers
v0xaaab04c2a310_0 .var/2u "k", 31 0;
v0xaaab04c2a3b0_0 .var "lb_r", 63 0;
v0xaaab04c2a490_0 .var "lb_r_reg", 63 0;
v0xaaab04c2a570_0 .var/2u "pow_m", 31 0;
v0xaaab04c2a860_0 .net "prim_en", 0 0, L_0xaaab04c56320;  1 drivers
v0xaaab04c2a920_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaab04c2aa00_0 .net "prim_sub_out", 63 0, L_0xaaab04c56bb0;  alias, 1 drivers
v0xaaab04c2aae0_0 .net "prim_sub_out_valid", 0 0, L_0xaaab04c56a20;  alias, 1 drivers
v0xaaab04c2aba0_0 .var "rep_base", 63 0;
v0xaaab04c2ac80_0 .net "rep_base_valid", 0 0, L_0xaaab04c567b0;  1 drivers
v0xaaab04c2ad40_0 .net "reset", 0 0, v0xaaab04c30120_0;  alias, 1 drivers
v0xaaab04c2ade0_0 .net "ub_in", 63 0, v0xaaab04c2d470_0;  alias, 1 drivers
v0xaaab04c2aed0_0 .var "ub_r", 63 0;
v0xaaab04c2af90_0 .var "ub_r_reg", 63 0;
E_0xaaab04c289b0/0 .event edge, v0xaaab04c282a0_0, v0xaaab04c2aba0_0, v0xaaab04c2a490_0, v0xaaab04c2af90_0;
E_0xaaab04c289b0/1 .event edge, v0xaaab04c29290_0, v0xaaab04c28f10_0, v0xaaab04c275f0_0;
E_0xaaab04c289b0 .event/or E_0xaaab04c289b0/0, E_0xaaab04c289b0/1;
L_0xaaab04c55ef0 .arith/mod 64, L_0xaaab04c54e10, L_0xffff9f1c6300;
L_0xaaab04c55fe0 .cmp/eq 64, L_0xaaab04c55ef0, L_0xffff9f1c6348;
L_0xaaab04c56120 .cmp/gt 64, L_0xaaab04c54e10, L_0xffff9f1c6390;
L_0xaaab04c56430 .concat [ 32 32 0 0], v0xaaab04c2a310_0, L_0xffff9f1c63d8;
L_0xaaab04c56550 .arith/div 64, L_0xaaab04c54e10, L_0xffff9f1c6420;
L_0xaaab04c56670 .cmp/gt 64, L_0xaaab04c56430, L_0xaaab04c56550;
L_0xaaab04c56870 .cmp/eq 32, v0xaaab04c2a920_0, L_0xffff9f1c6468;
L_0xaaab04c56bb0 .functor MUXZ 64, L_0xffff9f1c64b0, v0xaaab04c290d0_0, L_0xaaab04c56320, C4<>;
S_0xaaab04c2d920 .scope module, "get_digs_0" "get_digs" 5 12, 6 3 0, S_0xaaab04be1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "n_in";
    .port_info 1 /OUTPUT 4 "digs_out";
v0xaaab04c2dea0_0 .var "digs_out", 3 0;
v0xaaab04c2df80_0 .net "n_in", 63 0, v0xaaab04c2fee0_0;  alias, 1 drivers
E_0xaaab04c2db20 .event edge, v0xaaab04be9300_0;
S_0xaaab04c2dba0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 12, 6 12 0, S_0xaaab04c2d920;
 .timescale 0 0;
v0xaaab04c2dda0_0 .var/2s "i", 31 0;
S_0xaaab04c2e0a0 .scope module, "pref" "pref_lookup" 5 100, 6 20 0, S_0xaaab04be1cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "idx";
    .port_info 1 /OUTPUT 64 "value";
v0xaaab04c2e340_0 .net "idx", 3 0, L_0xaaab04c57940;  1 drivers
v0xaaab04c2e440_0 .var "value", 63 0;
E_0xaaab04c2e2c0 .event edge, v0xaaab04c2e340_0;
S_0xaaab04c2f3c0 .scope task, "load_bounds" "load_bounds" 4 10, 4 10 0, S_0xaaab04bac1e0;
 .timescale 0 0;
v0xaaab04c2f630_0 .var/2u "end_bound", 63 0;
v0xaaab04c2f730_0 .var/2u "start_bound", 63 0;
E_0xaaab04c2f570 .event negedge, v0xaaab04be3da0_0;
E_0xaaab04c2f5d0 .event posedge, v0xaaab04c2e8a0_0;
TD_aoc2_tb.load_bounds ;
    %load/vec4 v0xaaab04c2f630_0;
    %store/vec4 v0xaaab04c2fee0_0, 0, 64;
    %wait E_0xaaab04c2f5d0;
    %wait E_0xaaab04c2f570;
    %load/vec4 v0xaaab04c2f9d0_0;
    %cast2;
    %store/vec4 v0xaaab04c2fd20_0, 0, 64;
    %wait E_0xaaab04c2f570;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab04c30120_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_1.13 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.14, 5;
    %jmp/1 T_1.14, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaab04c2f570;
    %jmp T_1.13;
T_1.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04c30120_0, 0, 1;
    %wait E_0xaaab04c2f570;
    %load/vec4 v0xaaab04c2f730_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04c2fee0_0, 0, 64;
    %wait E_0xaaab04c2f5d0;
    %load/vec4 v0xaaab04c2f9d0_0;
    %cast2;
    %store/vec4 v0xaaab04c301c0_0, 0, 64;
    %wait E_0xaaab04c2f570;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab04c30120_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_1.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.16, 5;
    %jmp/1 T_1.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaab04c2f570;
    %jmp T_1.15;
T_1.16 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04c30120_0, 0, 1;
    %wait E_0xaaab04c2f570;
    %load/vec4 v0xaaab04c2fd20_0;
    %load/vec4 v0xaaab04c301c0_0;
    %sub;
    %cast2;
    %store/vec4 v0xaaab04c302a0_0, 0, 64;
    %end;
    .scope S_0xaaab04be2550;
T_2 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04be4a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be48d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04be4000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04be42a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaab04be4000_0;
    %pad/u 64;
    %load/vec4 v0xaaab04be3cc0_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04be3f40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xaaab04be4000_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04be4000_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04be4000_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04be42a0_0, 0;
    %load/vec4 v0xaaab04be42a0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04be48d0_0;
    %add;
    %assign/vec4 v0xaaab04be48d0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaab04be2550;
T_3 ;
Ewait_0 .event/or E_0xaaab04bda050, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaab04be40e0_0, 0, 64;
    %load/vec4 v0xaaab04be4b30_0;
    %load/vec4 v0xaaab04be48d0_0;
    %div;
    %store/vec4 v0xaaab04be4c10_0, 0, 64;
    %load/vec4 v0xaaab04be41c0_0;
    %load/vec4 v0xaaab04be4cf0_0;
    %add;
    %store/vec4 v0xaaab04be2e60_0, 0, 64;
    %load/vec4 v0xaaab04be4cf0_0;
    %load/vec4 v0xaaab04be41c0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04be2a90_0, 0, 64;
    %load/vec4 v0xaaab04be2f40_0;
    %load/vec4 v0xaaab04be2bc0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04acb1c0_0, 0, 64;
    %load/vec4 v0xaaab04be3e60_0;
    %load/vec4 v0xaaab04be48d0_0;
    %mul;
    %store/vec4 v0xaaab04ad1f00_0, 0, 64;
    %load/vec4 v0xaaab04be41c0_0;
    %load/vec4 v0xaaab04be4cf0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0xaaab04ad1f00_0;
    %load/vec4 v0xaaab04acb1c0_0;
    %mul;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0xaaab04be2ca0_0, 0, 64;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaab04be2550;
T_4 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04be4a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be4cf0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be41c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be2f40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be2bc0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04abd310_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04ac7490_0, 0;
    %load/vec4 v0xaaab04be2ca0_0;
    %assign/vec4 v0xaaab04be2d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04be4650_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaab04be49b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xaaab04be4c10_0;
    %assign/vec4 v0xaaab04be4cf0_0, 0;
    %load/vec4 v0xaaab04be40e0_0;
    %assign/vec4 v0xaaab04be41c0_0, 0;
    %load/vec4 v0xaaab04be2e60_0;
    %assign/vec4 v0xaaab04be2f40_0, 0;
    %load/vec4 v0xaaab04be2a90_0;
    %assign/vec4 v0xaaab04be2bc0_0, 0;
    %load/vec4 v0xaaab04acb1c0_0;
    %assign/vec4 v0xaaab04abd310_0, 0;
    %load/vec4 v0xaaab04ad1f00_0;
    %assign/vec4 v0xaaab04ac7490_0, 0;
    %load/vec4 v0xaaab04be2ca0_0;
    %assign/vec4 v0xaaab04be2d80_0, 0;
    %load/vec4 v0xaaab04be4650_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0xaaab04be4650_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04be4650_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaab04be4ed0;
T_5 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04be7540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be73a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04be6b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04be6d70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaab04be6b30_0;
    %pad/u 64;
    %load/vec4 v0xaaab04be6830_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04be6a60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xaaab04be6b30_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04be6b30_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04be6b30_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04be6d70_0, 0;
    %load/vec4 v0xaaab04be6d70_0;
    %pad/u 64;
    %load/vec4 v0xaaab04be73a0_0;
    %add;
    %assign/vec4 v0xaaab04be73a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaab04be4ed0;
T_6 ;
Ewait_1 .event/or E_0xaaab04bda520, E_0x0;
    %wait Ewait_1;
    %alloc S_0xaaab04ba4050;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %store/vec4 v0xaaab04be6bd0_0, 0, 64;
    %load/vec4 v0xaaab04be7610_0;
    %load/vec4 v0xaaab04be73a0_0;
    %div;
    %store/vec4 v0xaaab04be76e0_0, 0, 64;
    %load/vec4 v0xaaab04be6c90_0;
    %load/vec4 v0xaaab04be77a0_0;
    %add;
    %store/vec4 v0xaaab04be59d0_0, 0, 64;
    %load/vec4 v0xaaab04be77a0_0;
    %load/vec4 v0xaaab04be6c90_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04be5600_0, 0, 64;
    %load/vec4 v0xaaab04be5ab0_0;
    %load/vec4 v0xaaab04be5730_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04be5460_0, 0, 64;
    %load/vec4 v0xaaab04be6990_0;
    %load/vec4 v0xaaab04be73a0_0;
    %mul;
    %store/vec4 v0xaaab04be5280_0, 0, 64;
    %load/vec4 v0xaaab04be6c90_0;
    %load/vec4 v0xaaab04be77a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0xaaab04be5280_0;
    %load/vec4 v0xaaab04be5460_0;
    %mul;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0xaaab04be5810_0, 0, 64;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaab04be4ed0;
T_7 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04be7540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be77a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be6c90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be5ab0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be5730_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be5520_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be5380_0, 0;
    %load/vec4 v0xaaab04be5810_0;
    %assign/vec4 v0xaaab04be58f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04be7120_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaab04be7480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xaaab04be76e0_0;
    %assign/vec4 v0xaaab04be77a0_0, 0;
    %load/vec4 v0xaaab04be6bd0_0;
    %assign/vec4 v0xaaab04be6c90_0, 0;
    %load/vec4 v0xaaab04be59d0_0;
    %assign/vec4 v0xaaab04be5ab0_0, 0;
    %load/vec4 v0xaaab04be5600_0;
    %assign/vec4 v0xaaab04be5730_0, 0;
    %load/vec4 v0xaaab04be5460_0;
    %assign/vec4 v0xaaab04be5520_0, 0;
    %load/vec4 v0xaaab04be5280_0;
    %assign/vec4 v0xaaab04be5380_0, 0;
    %load/vec4 v0xaaab04be5810_0;
    %assign/vec4 v0xaaab04be58f0_0, 0;
    %load/vec4 v0xaaab04be7120_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0xaaab04be7120_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04be7120_0, 0;
T_7.4 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaab04be2230;
T_8 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04be9970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be8b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04be8f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04be93e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaab04be8f80_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0xaaab04be8f80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04be8f80_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04be8f80_0;
    %pad/u 64;
    %load/vec4 v0xaaab04be8970_0;
    %mul;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04be93e0_0, 0;
    %load/vec4 v0xaaab04be93e0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04be8b20_0;
    %add;
    %assign/vec4 v0xaaab04be8b20_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaab04be2230;
T_9 ;
Ewait_2 .event/or E_0xaaab049fbe70, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xaaab04be8970_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04be8970_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0xaaab04be9060_0, 0, 64;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04be8970_0;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04be9e70_0, 0, 64;
    %load/vec4 v0xaaab04be9300_0;
    %load/vec4 v0xaaab04be8b20_0;
    %div;
    %store/vec4 v0xaaab04be9f50_0, 0, 64;
    %load/vec4 v0xaaab04be9e70_0;
    %load/vec4 v0xaaab04be9f50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0xaaab04be9e70_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0xaaab04be9f50_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0xaaab04be9d60_0, 0, 64;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaab04be2230;
T_10 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04be9970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be9140_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bea030_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaab04be9060_0;
    %assign/vec4 v0xaaab04be9140_0, 0;
    %load/vec4 v0xaaab04be9d60_0;
    %assign/vec4 v0xaaab04bea030_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaab04be2230;
T_11 ;
Ewait_3 .event/or E_0xaaab04a246f0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xaaab04be9140_0;
    %load/vec4 v0xaaab04bea030_0;
    %add;
    %store/vec4 v0xaaab04be7d30_0, 0, 64;
    %load/vec4 v0xaaab04bea030_0;
    %load/vec4 v0xaaab04be9140_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04be7b60_0, 0, 64;
    %load/vec4 v0xaaab04be7e10_0;
    %load/vec4 v0xaaab04be7c50_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04be7980_0, 0, 64;
    %load/vec4 v0xaaab04be8b20_0;
    %load/vec4 v0xaaab04be7a80_0;
    %mul;
    %store/vec4 v0xaaab04be9a60_0, 0, 64;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xaaab04be2230;
T_12 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04be9970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be7e10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be7c50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be7a80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04be9a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04be9b00_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaab04be8c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xaaab04be7d30_0;
    %assign/vec4 v0xaaab04be7e10_0, 0;
    %load/vec4 v0xaaab04be7b60_0;
    %assign/vec4 v0xaaab04be7c50_0, 0;
    %load/vec4 v0xaaab04be7980_0;
    %assign/vec4 v0xaaab04be7a80_0, 0;
    %load/vec4 v0xaaab04be9a60_0;
    %assign/vec4 v0xaaab04be9bc0_0, 0;
    %load/vec4 v0xaaab04be9b00_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v0xaaab04be9b00_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04be9b00_0, 0;
T_12.4 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaab04bea930;
T_13 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bed0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04becf30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bec660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bec900_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaab04bec660_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bec340_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04bec5a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0xaaab04bec660_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bec660_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bec660_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04bec900_0, 0;
    %load/vec4 v0xaaab04bec900_0;
    %pad/u 64;
    %load/vec4 v0xaaab04becf30_0;
    %add;
    %assign/vec4 v0xaaab04becf30_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaab04bea930;
T_14 ;
Ewait_4 .event/or E_0xaaab04beacf0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaab04bec740_0, 0, 64;
    %load/vec4 v0xaaab04bed170_0;
    %load/vec4 v0xaaab04becf30_0;
    %div;
    %store/vec4 v0xaaab04bed250_0, 0, 64;
    %load/vec4 v0xaaab04bec820_0;
    %load/vec4 v0xaaab04bed330_0;
    %add;
    %store/vec4 v0xaaab04beb4e0_0, 0, 64;
    %load/vec4 v0xaaab04bed330_0;
    %load/vec4 v0xaaab04bec820_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04beb110_0, 0, 64;
    %load/vec4 v0xaaab04beb5c0_0;
    %load/vec4 v0xaaab04beb240_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04beaf70_0, 0, 64;
    %load/vec4 v0xaaab04bec4c0_0;
    %load/vec4 v0xaaab04becf30_0;
    %mul;
    %store/vec4 v0xaaab04bead90_0, 0, 64;
    %load/vec4 v0xaaab04bec820_0;
    %load/vec4 v0xaaab04bed330_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0xaaab04bead90_0;
    %load/vec4 v0xaaab04beaf70_0;
    %mul;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0xaaab04beb320_0, 0, 64;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xaaab04bea930;
T_15 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bed0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bed330_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bec820_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04beb5c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04beb240_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04beb030_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04beae90_0, 0;
    %load/vec4 v0xaaab04beb320_0;
    %assign/vec4 v0xaaab04beb400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04beccb0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaab04bed010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0xaaab04bed250_0;
    %assign/vec4 v0xaaab04bed330_0, 0;
    %load/vec4 v0xaaab04bec740_0;
    %assign/vec4 v0xaaab04bec820_0, 0;
    %load/vec4 v0xaaab04beb4e0_0;
    %assign/vec4 v0xaaab04beb5c0_0, 0;
    %load/vec4 v0xaaab04beb110_0;
    %assign/vec4 v0xaaab04beb240_0, 0;
    %load/vec4 v0xaaab04beaf70_0;
    %assign/vec4 v0xaaab04beb030_0, 0;
    %load/vec4 v0xaaab04bead90_0;
    %assign/vec4 v0xaaab04beae90_0, 0;
    %load/vec4 v0xaaab04beb320_0;
    %assign/vec4 v0xaaab04beb400_0, 0;
    %load/vec4 v0xaaab04beccb0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_15.4, 5;
    %load/vec4 v0xaaab04beccb0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04beccb0_0, 0;
T_15.4 ;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaab04bed510;
T_16 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04befbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04befa40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bef1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bef410_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xaaab04bef1b0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04beeeb0_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04bef0e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0xaaab04bef1b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bef1b0_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bef1b0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04bef410_0, 0;
    %load/vec4 v0xaaab04bef410_0;
    %pad/u 64;
    %load/vec4 v0xaaab04befa40_0;
    %add;
    %assign/vec4 v0xaaab04befa40_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xaaab04bed510;
T_17 ;
Ewait_5 .event/or E_0xaaab04bed880, E_0x0;
    %wait Ewait_5;
    %alloc S_0xaaab04ba4050;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %store/vec4 v0xaaab04bef250_0, 0, 64;
    %load/vec4 v0xaaab04befd10_0;
    %load/vec4 v0xaaab04befa40_0;
    %div;
    %store/vec4 v0xaaab04befe00_0, 0, 64;
    %load/vec4 v0xaaab04bef330_0;
    %load/vec4 v0xaaab04befec0_0;
    %add;
    %store/vec4 v0xaaab04bee050_0, 0, 64;
    %load/vec4 v0xaaab04befec0_0;
    %load/vec4 v0xaaab04bef330_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04bedc80_0, 0, 64;
    %load/vec4 v0xaaab04bee130_0;
    %load/vec4 v0xaaab04beddb0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04bedae0_0, 0, 64;
    %load/vec4 v0xaaab04bef010_0;
    %load/vec4 v0xaaab04befa40_0;
    %mul;
    %store/vec4 v0xaaab04bed900_0, 0, 64;
    %load/vec4 v0xaaab04bef330_0;
    %load/vec4 v0xaaab04befec0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0xaaab04bed900_0;
    %load/vec4 v0xaaab04bedae0_0;
    %mul;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0xaaab04bede90_0, 0, 64;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xaaab04bed510;
T_18 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04befbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04befec0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bef330_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bee130_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04beddb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bedba0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04beda00_0, 0;
    %load/vec4 v0xaaab04bede90_0;
    %assign/vec4 v0xaaab04bedf70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bef7c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaab04befb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0xaaab04befe00_0;
    %assign/vec4 v0xaaab04befec0_0, 0;
    %load/vec4 v0xaaab04bef250_0;
    %assign/vec4 v0xaaab04bef330_0, 0;
    %load/vec4 v0xaaab04bee050_0;
    %assign/vec4 v0xaaab04bee130_0, 0;
    %load/vec4 v0xaaab04bedc80_0;
    %assign/vec4 v0xaaab04beddb0_0, 0;
    %load/vec4 v0xaaab04bedae0_0;
    %assign/vec4 v0xaaab04bedba0_0, 0;
    %load/vec4 v0xaaab04bed900_0;
    %assign/vec4 v0xaaab04beda00_0, 0;
    %load/vec4 v0xaaab04bede90_0;
    %assign/vec4 v0xaaab04bedf70_0, 0;
    %load/vec4 v0xaaab04bef7c0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_18.4, 5;
    %load/vec4 v0xaaab04bef7c0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bef7c0_0, 0;
T_18.4 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaab04bea4f0;
T_19 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bf2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf1280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bf1640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bf1a40_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xaaab04bf1640_0;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0xaaab04bf1640_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bf1640_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bf1640_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bf1120_0;
    %mul;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04bf1a40_0, 0;
    %load/vec4 v0xaaab04bf1a40_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bf1280_0;
    %add;
    %assign/vec4 v0xaaab04bf1280_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xaaab04bea4f0;
T_20 ;
Ewait_6 .event/or E_0xaaab04bea8d0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0xaaab04bf1120_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bf1120_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0xaaab04bf1720_0, 0, 64;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bf1120_0;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04bf24c0_0, 0, 64;
    %load/vec4 v0xaaab04bf19a0_0;
    %load/vec4 v0xaaab04bf1280_0;
    %div;
    %store/vec4 v0xaaab04bf25a0_0, 0, 64;
    %load/vec4 v0xaaab04bf24c0_0;
    %load/vec4 v0xaaab04bf25a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_20.2, 8;
    %load/vec4 v0xaaab04bf24c0_0;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %load/vec4 v0xaaab04bf25a0_0;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %store/vec4 v0xaaab04bf23b0_0, 0, 64;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0xaaab04bea4f0;
T_21 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bf2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf1800_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf2680_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xaaab04bf1720_0;
    %assign/vec4 v0xaaab04bf1800_0, 0;
    %load/vec4 v0xaaab04bf23b0_0;
    %assign/vec4 v0xaaab04bf2680_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xaaab04bea4f0;
T_22 ;
Ewait_7 .event/or E_0xaaab04bea850, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0xaaab04bf1800_0;
    %load/vec4 v0xaaab04bf2680_0;
    %add;
    %store/vec4 v0xaaab04bf0450_0, 0, 64;
    %load/vec4 v0xaaab04bf2680_0;
    %load/vec4 v0xaaab04bf1800_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04bf0280_0, 0, 64;
    %load/vec4 v0xaaab04bf0530_0;
    %load/vec4 v0xaaab04bf0370_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04bf00a0_0, 0, 64;
    %load/vec4 v0xaaab04bf1280_0;
    %load/vec4 v0xaaab04bf01a0_0;
    %mul;
    %store/vec4 v0xaaab04bf20b0_0, 0, 64;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0xaaab04bea4f0;
T_23 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bf2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf0530_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf0370_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf01a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf20b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bf2150_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0xaaab04bf1340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0xaaab04bf0450_0;
    %assign/vec4 v0xaaab04bf0530_0, 0;
    %load/vec4 v0xaaab04bf0280_0;
    %assign/vec4 v0xaaab04bf0370_0, 0;
    %load/vec4 v0xaaab04bf00a0_0;
    %assign/vec4 v0xaaab04bf01a0_0, 0;
    %load/vec4 v0xaaab04bf20b0_0;
    %assign/vec4 v0xaaab04bf2210_0, 0;
    %load/vec4 v0xaaab04bf2150_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_23.4, 5;
    %load/vec4 v0xaaab04bf2150_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bf2150_0, 0;
T_23.4 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xaaab04bf2f60;
T_24 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bf5760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf55c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bf4cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bf4f90_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaab04bf4cf0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bf49d0_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04bf4c30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0xaaab04bf4cf0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bf4cf0_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bf4cf0_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04bf4f90_0, 0;
    %load/vec4 v0xaaab04bf4f90_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bf55c0_0;
    %add;
    %assign/vec4 v0xaaab04bf55c0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaab04bf2f60;
T_25 ;
Ewait_8 .event/or E_0xaaab04bf3350, E_0x0;
    %wait Ewait_8;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaab04bf4dd0_0, 0, 64;
    %load/vec4 v0xaaab04bf5800_0;
    %load/vec4 v0xaaab04bf55c0_0;
    %div;
    %store/vec4 v0xaaab04bf58e0_0, 0, 64;
    %load/vec4 v0xaaab04bf4eb0_0;
    %load/vec4 v0xaaab04bf59c0_0;
    %add;
    %store/vec4 v0xaaab04bf3b70_0, 0, 64;
    %load/vec4 v0xaaab04bf59c0_0;
    %load/vec4 v0xaaab04bf4eb0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04bf37a0_0, 0, 64;
    %load/vec4 v0xaaab04bf3c50_0;
    %load/vec4 v0xaaab04bf38d0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04bf35d0_0, 0, 64;
    %load/vec4 v0xaaab04bf4b50_0;
    %load/vec4 v0xaaab04bf55c0_0;
    %mul;
    %store/vec4 v0xaaab04bf33f0_0, 0, 64;
    %load/vec4 v0xaaab04bf4eb0_0;
    %load/vec4 v0xaaab04bf59c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_25.0, 8;
    %load/vec4 v0xaaab04bf33f0_0;
    %load/vec4 v0xaaab04bf35d0_0;
    %mul;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0xaaab04bf39b0_0, 0, 64;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xaaab04bf2f60;
T_26 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bf5760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf59c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf4eb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf3c50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf38d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf36c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf34f0_0, 0;
    %load/vec4 v0xaaab04bf39b0_0;
    %assign/vec4 v0xaaab04bf3a90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bf5340_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xaaab04bf56a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0xaaab04bf58e0_0;
    %assign/vec4 v0xaaab04bf59c0_0, 0;
    %load/vec4 v0xaaab04bf4dd0_0;
    %assign/vec4 v0xaaab04bf4eb0_0, 0;
    %load/vec4 v0xaaab04bf3b70_0;
    %assign/vec4 v0xaaab04bf3c50_0, 0;
    %load/vec4 v0xaaab04bf37a0_0;
    %assign/vec4 v0xaaab04bf38d0_0, 0;
    %load/vec4 v0xaaab04bf35d0_0;
    %assign/vec4 v0xaaab04bf36c0_0, 0;
    %load/vec4 v0xaaab04bf33f0_0;
    %assign/vec4 v0xaaab04bf34f0_0, 0;
    %load/vec4 v0xaaab04bf39b0_0;
    %assign/vec4 v0xaaab04bf3a90_0, 0;
    %load/vec4 v0xaaab04bf5340_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_26.4, 5;
    %load/vec4 v0xaaab04bf5340_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bf5340_0, 0;
T_26.4 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xaaab04bf5ba0;
T_27 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bf82a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf8100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bf7870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bf7ad0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xaaab04bf7870_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bf7570_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04bf77a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0xaaab04bf7870_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bf7870_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bf7870_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04bf7ad0_0, 0;
    %load/vec4 v0xaaab04bf7ad0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bf8100_0;
    %add;
    %assign/vec4 v0xaaab04bf8100_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xaaab04bf5ba0;
T_28 ;
Ewait_9 .event/or E_0xaaab04bf5f10, E_0x0;
    %wait Ewait_9;
    %alloc S_0xaaab04ba4050;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %store/vec4 v0xaaab04bf7910_0, 0, 64;
    %load/vec4 v0xaaab04bf8340_0;
    %load/vec4 v0xaaab04bf8100_0;
    %div;
    %store/vec4 v0xaaab04bf8430_0, 0, 64;
    %load/vec4 v0xaaab04bf79f0_0;
    %load/vec4 v0xaaab04bf84f0_0;
    %add;
    %store/vec4 v0xaaab04bf6710_0, 0, 64;
    %load/vec4 v0xaaab04bf84f0_0;
    %load/vec4 v0xaaab04bf79f0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04bf6340_0, 0, 64;
    %load/vec4 v0xaaab04bf67f0_0;
    %load/vec4 v0xaaab04bf6470_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04bf6170_0, 0, 64;
    %load/vec4 v0xaaab04bf76d0_0;
    %load/vec4 v0xaaab04bf8100_0;
    %mul;
    %store/vec4 v0xaaab04bf5f90_0, 0, 64;
    %load/vec4 v0xaaab04bf79f0_0;
    %load/vec4 v0xaaab04bf84f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_28.0, 8;
    %load/vec4 v0xaaab04bf5f90_0;
    %load/vec4 v0xaaab04bf6170_0;
    %mul;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0xaaab04bf6550_0, 0, 64;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0xaaab04bf5ba0;
T_29 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bf82a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf84f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf79f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf67f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf6470_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf6260_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf6090_0, 0;
    %load/vec4 v0xaaab04bf6550_0;
    %assign/vec4 v0xaaab04bf6630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bf7e80_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xaaab04bf81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0xaaab04bf8430_0;
    %assign/vec4 v0xaaab04bf84f0_0, 0;
    %load/vec4 v0xaaab04bf7910_0;
    %assign/vec4 v0xaaab04bf79f0_0, 0;
    %load/vec4 v0xaaab04bf6710_0;
    %assign/vec4 v0xaaab04bf67f0_0, 0;
    %load/vec4 v0xaaab04bf6340_0;
    %assign/vec4 v0xaaab04bf6470_0, 0;
    %load/vec4 v0xaaab04bf6170_0;
    %assign/vec4 v0xaaab04bf6260_0, 0;
    %load/vec4 v0xaaab04bf5f90_0;
    %assign/vec4 v0xaaab04bf6090_0, 0;
    %load/vec4 v0xaaab04bf6550_0;
    %assign/vec4 v0xaaab04bf6630_0, 0;
    %load/vec4 v0xaaab04bf7e80_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_29.4, 5;
    %load/vec4 v0xaaab04bf7e80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bf7e80_0, 0;
T_29.4 ;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xaaab04bf2b20;
T_30 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bfa7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf9930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bf9d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bfa250_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xaaab04bf9d90_0;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_30.2, 5;
    %load/vec4 v0xaaab04bf9d90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bf9d90_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bf9d90_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bf96c0_0;
    %mul;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04bfa250_0, 0;
    %load/vec4 v0xaaab04bfa250_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bf9930_0;
    %add;
    %assign/vec4 v0xaaab04bf9930_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xaaab04bf2b20;
T_31 ;
Ewait_10 .event/or E_0xaaab04bf2f00, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0xaaab04bf96c0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bf96c0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0xaaab04bf9e70_0, 0, 64;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bf96c0_0;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04bfac90_0, 0, 64;
    %load/vec4 v0xaaab04bfa140_0;
    %load/vec4 v0xaaab04bf9930_0;
    %div;
    %store/vec4 v0xaaab04bfad70_0, 0, 64;
    %load/vec4 v0xaaab04bfac90_0;
    %load/vec4 v0xaaab04bfad70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_31.2, 8;
    %load/vec4 v0xaaab04bfac90_0;
    %jmp/1 T_31.3, 8;
T_31.2 ; End of true expr.
    %load/vec4 v0xaaab04bfad70_0;
    %jmp/0 T_31.3, 8;
 ; End of false expr.
    %blend;
T_31.3;
    %store/vec4 v0xaaab04bfab80_0, 0, 64;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0xaaab04bf2b20;
T_32 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bfa7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf9f50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfae50_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0xaaab04bf9e70_0;
    %assign/vec4 v0xaaab04bf9f50_0, 0;
    %load/vec4 v0xaaab04bfab80_0;
    %assign/vec4 v0xaaab04bfae50_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xaaab04bf2b20;
T_33 ;
Ewait_11 .event/or E_0xaaab04bf2e80, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0xaaab04bf9f50_0;
    %load/vec4 v0xaaab04bfae50_0;
    %add;
    %store/vec4 v0xaaab04bf8a80_0, 0, 64;
    %load/vec4 v0xaaab04bfae50_0;
    %load/vec4 v0xaaab04bf9f50_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04bf88b0_0, 0, 64;
    %load/vec4 v0xaaab04bf8b60_0;
    %load/vec4 v0xaaab04bf89a0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04bf86d0_0, 0, 64;
    %load/vec4 v0xaaab04bf9930_0;
    %load/vec4 v0xaaab04bf87d0_0;
    %mul;
    %store/vec4 v0xaaab04bfa880_0, 0, 64;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xaaab04bf2b20;
T_34 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bfa7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf8b60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf89a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bf87d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfa880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bfa920_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaaab04bf9a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0xaaab04bf8a80_0;
    %assign/vec4 v0xaaab04bf8b60_0, 0;
    %load/vec4 v0xaaab04bf88b0_0;
    %assign/vec4 v0xaaab04bf89a0_0, 0;
    %load/vec4 v0xaaab04bf86d0_0;
    %assign/vec4 v0xaaab04bf87d0_0, 0;
    %load/vec4 v0xaaab04bfa880_0;
    %assign/vec4 v0xaaab04bfa9e0_0, 0;
    %load/vec4 v0xaaab04bfa920_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_34.4, 5;
    %load/vec4 v0xaaab04bfa920_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bfa920_0, 0;
T_34.4 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaab04bfb750;
T_35 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bfe000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfde60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bfd590_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bfd830_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xaaab04bfd590_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bfd270_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04bfd4d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0xaaab04bfd590_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bfd590_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04bfd590_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04bfd830_0, 0;
    %load/vec4 v0xaaab04bfd830_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bfde60_0;
    %add;
    %assign/vec4 v0xaaab04bfde60_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xaaab04bfb750;
T_36 ;
Ewait_12 .event/or E_0xaaab04bfbb10, E_0x0;
    %wait Ewait_12;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaab04bfd670_0, 0, 64;
    %load/vec4 v0xaaab04bfe0a0_0;
    %load/vec4 v0xaaab04bfde60_0;
    %div;
    %store/vec4 v0xaaab04bfe180_0, 0, 64;
    %load/vec4 v0xaaab04bfd750_0;
    %load/vec4 v0xaaab04bfe260_0;
    %add;
    %store/vec4 v0xaaab04bfc300_0, 0, 64;
    %load/vec4 v0xaaab04bfe260_0;
    %load/vec4 v0xaaab04bfd750_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04bfbf30_0, 0, 64;
    %load/vec4 v0xaaab04bfc3e0_0;
    %load/vec4 v0xaaab04bfc060_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04bfbd90_0, 0, 64;
    %load/vec4 v0xaaab04bfd3f0_0;
    %load/vec4 v0xaaab04bfde60_0;
    %mul;
    %store/vec4 v0xaaab04bfbbb0_0, 0, 64;
    %load/vec4 v0xaaab04bfd750_0;
    %load/vec4 v0xaaab04bfe260_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_36.0, 8;
    %load/vec4 v0xaaab04bfbbb0_0;
    %load/vec4 v0xaaab04bfbd90_0;
    %mul;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0xaaab04bfc140_0, 0, 64;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0xaaab04bfb750;
T_37 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04bfe000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfe260_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfd750_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfc3e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfc060_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfbe50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfbcb0_0, 0;
    %load/vec4 v0xaaab04bfc140_0;
    %assign/vec4 v0xaaab04bfc220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04bfdbe0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xaaab04bfdf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0xaaab04bfe180_0;
    %assign/vec4 v0xaaab04bfe260_0, 0;
    %load/vec4 v0xaaab04bfd670_0;
    %assign/vec4 v0xaaab04bfd750_0, 0;
    %load/vec4 v0xaaab04bfc300_0;
    %assign/vec4 v0xaaab04bfc3e0_0, 0;
    %load/vec4 v0xaaab04bfbf30_0;
    %assign/vec4 v0xaaab04bfc060_0, 0;
    %load/vec4 v0xaaab04bfbd90_0;
    %assign/vec4 v0xaaab04bfbe50_0, 0;
    %load/vec4 v0xaaab04bfbbb0_0;
    %assign/vec4 v0xaaab04bfbcb0_0, 0;
    %load/vec4 v0xaaab04bfc140_0;
    %assign/vec4 v0xaaab04bfc220_0, 0;
    %load/vec4 v0xaaab04bfdbe0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_37.4, 5;
    %load/vec4 v0xaaab04bfdbe0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04bfdbe0_0, 0;
T_37.4 ;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xaaab04bfe440;
T_38 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c00b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c00970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c000e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c00340_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xaaab04c000e0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04bffde0_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c00010_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0xaaab04c000e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c000e0_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c000e0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c00340_0, 0;
    %load/vec4 v0xaaab04c00340_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c00970_0;
    %add;
    %assign/vec4 v0xaaab04c00970_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xaaab04bfe440;
T_39 ;
Ewait_13 .event/or E_0xaaab04bfe7b0, E_0x0;
    %wait Ewait_13;
    %alloc S_0xaaab04ba4050;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %store/vec4 v0xaaab04c00180_0, 0, 64;
    %load/vec4 v0xaaab04c00bb0_0;
    %load/vec4 v0xaaab04c00970_0;
    %div;
    %store/vec4 v0xaaab04c00ca0_0, 0, 64;
    %load/vec4 v0xaaab04c00260_0;
    %load/vec4 v0xaaab04c00d60_0;
    %add;
    %store/vec4 v0xaaab04bfef80_0, 0, 64;
    %load/vec4 v0xaaab04c00d60_0;
    %load/vec4 v0xaaab04c00260_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04bfebb0_0, 0, 64;
    %load/vec4 v0xaaab04bff060_0;
    %load/vec4 v0xaaab04bfece0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04bfea10_0, 0, 64;
    %load/vec4 v0xaaab04bfff40_0;
    %load/vec4 v0xaaab04c00970_0;
    %mul;
    %store/vec4 v0xaaab04bfe830_0, 0, 64;
    %load/vec4 v0xaaab04c00260_0;
    %load/vec4 v0xaaab04c00d60_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_39.0, 8;
    %load/vec4 v0xaaab04bfe830_0;
    %load/vec4 v0xaaab04bfea10_0;
    %mul;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0xaaab04bfedc0_0, 0, 64;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xaaab04bfe440;
T_40 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c00b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c00d60_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c00260_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bff060_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfece0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfead0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04bfe930_0, 0;
    %load/vec4 v0xaaab04bfedc0_0;
    %assign/vec4 v0xaaab04bfeea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c006f0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0xaaab04c00a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0xaaab04c00ca0_0;
    %assign/vec4 v0xaaab04c00d60_0, 0;
    %load/vec4 v0xaaab04c00180_0;
    %assign/vec4 v0xaaab04c00260_0, 0;
    %load/vec4 v0xaaab04bfef80_0;
    %assign/vec4 v0xaaab04bff060_0, 0;
    %load/vec4 v0xaaab04bfebb0_0;
    %assign/vec4 v0xaaab04bfece0_0, 0;
    %load/vec4 v0xaaab04bfea10_0;
    %assign/vec4 v0xaaab04bfead0_0, 0;
    %load/vec4 v0xaaab04bfe830_0;
    %assign/vec4 v0xaaab04bfe930_0, 0;
    %load/vec4 v0xaaab04bfedc0_0;
    %assign/vec4 v0xaaab04bfeea0_0, 0;
    %load/vec4 v0xaaab04c006f0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_40.4, 5;
    %load/vec4 v0xaaab04c006f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c006f0_0, 0;
T_40.4 ;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xaaab04bfb310;
T_41 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c02ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c02090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c024f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c02910_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xaaab04c024f0_0;
    %cmpi/u 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_41.2, 5;
    %load/vec4 v0xaaab04c024f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c024f0_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c024f0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c01f30_0;
    %mul;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c02910_0, 0;
    %load/vec4 v0xaaab04c02910_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c02090_0;
    %add;
    %assign/vec4 v0xaaab04c02090_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xaaab04bfb310;
T_42 ;
Ewait_14 .event/or E_0xaaab04bfb6f0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0xaaab04c01f30_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c01f30_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0xaaab04c025d0_0, 0, 64;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c01f30_0;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04c03350_0, 0, 64;
    %load/vec4 v0xaaab04c02850_0;
    %load/vec4 v0xaaab04c02090_0;
    %div;
    %store/vec4 v0xaaab04c03430_0, 0, 64;
    %load/vec4 v0xaaab04c03350_0;
    %load/vec4 v0xaaab04c03430_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_42.2, 8;
    %load/vec4 v0xaaab04c03350_0;
    %jmp/1 T_42.3, 8;
T_42.2 ; End of true expr.
    %load/vec4 v0xaaab04c03430_0;
    %jmp/0 T_42.3, 8;
 ; End of false expr.
    %blend;
T_42.3;
    %store/vec4 v0xaaab04c03240_0, 0, 64;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0xaaab04bfb310;
T_43 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c02ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c026b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c03510_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0xaaab04c025d0_0;
    %assign/vec4 v0xaaab04c026b0_0, 0;
    %load/vec4 v0xaaab04c03240_0;
    %assign/vec4 v0xaaab04c03510_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xaaab04bfb310;
T_44 ;
Ewait_15 .event/or E_0xaaab04bfb670, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0xaaab04c026b0_0;
    %load/vec4 v0xaaab04c03510_0;
    %add;
    %store/vec4 v0xaaab04c012f0_0, 0, 64;
    %load/vec4 v0xaaab04c03510_0;
    %load/vec4 v0xaaab04c026b0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c01120_0, 0, 64;
    %load/vec4 v0xaaab04c013d0_0;
    %load/vec4 v0xaaab04c01210_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c00f40_0, 0, 64;
    %load/vec4 v0xaaab04c02090_0;
    %load/vec4 v0xaaab04c01040_0;
    %mul;
    %store/vec4 v0xaaab04c02f40_0, 0, 64;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0xaaab04bfb310;
T_45 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c02ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c013d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c01210_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c01040_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c02f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c02fe0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0xaaab04c021a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0xaaab04c012f0_0;
    %assign/vec4 v0xaaab04c013d0_0, 0;
    %load/vec4 v0xaaab04c01120_0;
    %assign/vec4 v0xaaab04c01210_0, 0;
    %load/vec4 v0xaaab04c00f40_0;
    %assign/vec4 v0xaaab04c01040_0, 0;
    %load/vec4 v0xaaab04c02f40_0;
    %assign/vec4 v0xaaab04c030a0_0, 0;
    %load/vec4 v0xaaab04c02fe0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_45.4, 5;
    %load/vec4 v0xaaab04c02fe0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c02fe0_0, 0;
T_45.4 ;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xaaab04c03e60;
T_46 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c06600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c06460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c05b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c05e30_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0xaaab04c05b90_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c05870_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c05ad0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0xaaab04c05b90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c05b90_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c05b90_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c05e30_0, 0;
    %load/vec4 v0xaaab04c05e30_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c06460_0;
    %add;
    %assign/vec4 v0xaaab04c06460_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xaaab04c03e60;
T_47 ;
Ewait_16 .event/or E_0xaaab04c04220, E_0x0;
    %wait Ewait_16;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaab04c05c70_0, 0, 64;
    %load/vec4 v0xaaab04c066a0_0;
    %load/vec4 v0xaaab04c06460_0;
    %div;
    %store/vec4 v0xaaab04c06780_0, 0, 64;
    %load/vec4 v0xaaab04c05d50_0;
    %load/vec4 v0xaaab04c06860_0;
    %add;
    %store/vec4 v0xaaab04c04a10_0, 0, 64;
    %load/vec4 v0xaaab04c06860_0;
    %load/vec4 v0xaaab04c05d50_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c04640_0, 0, 64;
    %load/vec4 v0xaaab04c04af0_0;
    %load/vec4 v0xaaab04c04770_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c044a0_0, 0, 64;
    %load/vec4 v0xaaab04c059f0_0;
    %load/vec4 v0xaaab04c06460_0;
    %mul;
    %store/vec4 v0xaaab04c042c0_0, 0, 64;
    %load/vec4 v0xaaab04c05d50_0;
    %load/vec4 v0xaaab04c06860_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_47.0, 8;
    %load/vec4 v0xaaab04c042c0_0;
    %load/vec4 v0xaaab04c044a0_0;
    %mul;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0xaaab04c04850_0, 0, 64;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xaaab04c03e60;
T_48 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c06600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c06860_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c05d50_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c04af0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c04770_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c04560_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c043c0_0, 0;
    %load/vec4 v0xaaab04c04850_0;
    %assign/vec4 v0xaaab04c04930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c061e0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0xaaab04c06540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0xaaab04c06780_0;
    %assign/vec4 v0xaaab04c06860_0, 0;
    %load/vec4 v0xaaab04c05c70_0;
    %assign/vec4 v0xaaab04c05d50_0, 0;
    %load/vec4 v0xaaab04c04a10_0;
    %assign/vec4 v0xaaab04c04af0_0, 0;
    %load/vec4 v0xaaab04c04640_0;
    %assign/vec4 v0xaaab04c04770_0, 0;
    %load/vec4 v0xaaab04c044a0_0;
    %assign/vec4 v0xaaab04c04560_0, 0;
    %load/vec4 v0xaaab04c042c0_0;
    %assign/vec4 v0xaaab04c043c0_0, 0;
    %load/vec4 v0xaaab04c04850_0;
    %assign/vec4 v0xaaab04c04930_0, 0;
    %load/vec4 v0xaaab04c061e0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_48.4, 5;
    %load/vec4 v0xaaab04c061e0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c061e0_0, 0;
T_48.4 ;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0xaaab04c06a40;
T_49 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c09140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c08fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c08710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c08970_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0xaaab04c08710_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c08410_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c08640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0xaaab04c08710_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c08710_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c08710_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c08970_0, 0;
    %load/vec4 v0xaaab04c08970_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c08fa0_0;
    %add;
    %assign/vec4 v0xaaab04c08fa0_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0xaaab04c06a40;
T_50 ;
Ewait_17 .event/or E_0xaaab04c06db0, E_0x0;
    %wait Ewait_17;
    %alloc S_0xaaab04ba4050;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %store/vec4 v0xaaab04c087b0_0, 0, 64;
    %load/vec4 v0xaaab04c091e0_0;
    %load/vec4 v0xaaab04c08fa0_0;
    %div;
    %store/vec4 v0xaaab04c092d0_0, 0, 64;
    %load/vec4 v0xaaab04c08890_0;
    %load/vec4 v0xaaab04c09390_0;
    %add;
    %store/vec4 v0xaaab04c075b0_0, 0, 64;
    %load/vec4 v0xaaab04c09390_0;
    %load/vec4 v0xaaab04c08890_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c071e0_0, 0, 64;
    %load/vec4 v0xaaab04c07690_0;
    %load/vec4 v0xaaab04c07310_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c07010_0, 0, 64;
    %load/vec4 v0xaaab04c08570_0;
    %load/vec4 v0xaaab04c08fa0_0;
    %mul;
    %store/vec4 v0xaaab04c06e30_0, 0, 64;
    %load/vec4 v0xaaab04c08890_0;
    %load/vec4 v0xaaab04c09390_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0xaaab04c06e30_0;
    %load/vec4 v0xaaab04c07010_0;
    %mul;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0xaaab04c073f0_0, 0, 64;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xaaab04c06a40;
T_51 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c09140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c09390_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c08890_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c07690_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c07310_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c07100_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c06f30_0, 0;
    %load/vec4 v0xaaab04c073f0_0;
    %assign/vec4 v0xaaab04c074d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c08d20_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xaaab04c09080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0xaaab04c092d0_0;
    %assign/vec4 v0xaaab04c09390_0, 0;
    %load/vec4 v0xaaab04c087b0_0;
    %assign/vec4 v0xaaab04c08890_0, 0;
    %load/vec4 v0xaaab04c075b0_0;
    %assign/vec4 v0xaaab04c07690_0, 0;
    %load/vec4 v0xaaab04c071e0_0;
    %assign/vec4 v0xaaab04c07310_0, 0;
    %load/vec4 v0xaaab04c07010_0;
    %assign/vec4 v0xaaab04c07100_0, 0;
    %load/vec4 v0xaaab04c06e30_0;
    %assign/vec4 v0xaaab04c06f30_0, 0;
    %load/vec4 v0xaaab04c073f0_0;
    %assign/vec4 v0xaaab04c074d0_0, 0;
    %load/vec4 v0xaaab04c08d20_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_51.4, 5;
    %load/vec4 v0xaaab04c08d20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c08d20_0, 0;
T_51.4 ;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xaaab04c03a20;
T_52 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c0b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0a6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c0ab20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c0af40_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0xaaab04c0ab20_0;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_52.2, 5;
    %load/vec4 v0xaaab04c0ab20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c0ab20_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c0ab20_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c0a560_0;
    %mul;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c0af40_0, 0;
    %load/vec4 v0xaaab04c0af40_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c0a6c0_0;
    %add;
    %assign/vec4 v0xaaab04c0a6c0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xaaab04c03a20;
T_53 ;
Ewait_18 .event/or E_0xaaab04c03e00, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0xaaab04c0a560_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c0a560_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0xaaab04c0ac00_0, 0, 64;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c0a560_0;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04c0b930_0, 0, 64;
    %load/vec4 v0xaaab04c0ae80_0;
    %load/vec4 v0xaaab04c0a6c0_0;
    %div;
    %store/vec4 v0xaaab04c0ba10_0, 0, 64;
    %load/vec4 v0xaaab04c0b930_0;
    %load/vec4 v0xaaab04c0ba10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_53.2, 8;
    %load/vec4 v0xaaab04c0b930_0;
    %jmp/1 T_53.3, 8;
T_53.2 ; End of true expr.
    %load/vec4 v0xaaab04c0ba10_0;
    %jmp/0 T_53.3, 8;
 ; End of false expr.
    %blend;
T_53.3;
    %store/vec4 v0xaaab04c0b870_0, 0, 64;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0xaaab04c03a20;
T_54 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c0b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0ace0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0baf0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0xaaab04c0ac00_0;
    %assign/vec4 v0xaaab04c0ace0_0, 0;
    %load/vec4 v0xaaab04c0b870_0;
    %assign/vec4 v0xaaab04c0baf0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0xaaab04c03a20;
T_55 ;
Ewait_19 .event/or E_0xaaab04c03d80, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0xaaab04c0ace0_0;
    %load/vec4 v0xaaab04c0baf0_0;
    %add;
    %store/vec4 v0xaaab04c09920_0, 0, 64;
    %load/vec4 v0xaaab04c0baf0_0;
    %load/vec4 v0xaaab04c0ace0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c09750_0, 0, 64;
    %load/vec4 v0xaaab04c09a00_0;
    %load/vec4 v0xaaab04c09840_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c09570_0, 0, 64;
    %load/vec4 v0xaaab04c0a6c0_0;
    %load/vec4 v0xaaab04c09670_0;
    %mul;
    %store/vec4 v0xaaab04c0b570_0, 0, 64;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0xaaab04c03a20;
T_56 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c0b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c09a00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c09840_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c09670_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0b570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c0b610_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0xaaab04c0a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0xaaab04c09920_0;
    %assign/vec4 v0xaaab04c09a00_0, 0;
    %load/vec4 v0xaaab04c09750_0;
    %assign/vec4 v0xaaab04c09840_0, 0;
    %load/vec4 v0xaaab04c09570_0;
    %assign/vec4 v0xaaab04c09670_0, 0;
    %load/vec4 v0xaaab04c0b570_0;
    %assign/vec4 v0xaaab04c0b6d0_0, 0;
    %load/vec4 v0xaaab04c0b610_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_56.4, 5;
    %load/vec4 v0xaaab04c0b610_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c0b610_0, 0;
T_56.4 ;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0xaaab04c0c3a0;
T_57 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c0eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0e9d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c0e100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c0e3a0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0xaaab04c0e100_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c0dde0_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c0e040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0xaaab04c0e100_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c0e100_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c0e100_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c0e3a0_0, 0;
    %load/vec4 v0xaaab04c0e3a0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c0e9d0_0;
    %add;
    %assign/vec4 v0xaaab04c0e9d0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0xaaab04c0c3a0;
T_58 ;
Ewait_20 .event/or E_0xaaab04c0c760, E_0x0;
    %wait Ewait_20;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaab04c0e1e0_0, 0, 64;
    %load/vec4 v0xaaab04c0ec10_0;
    %load/vec4 v0xaaab04c0e9d0_0;
    %div;
    %store/vec4 v0xaaab04c0ecf0_0, 0, 64;
    %load/vec4 v0xaaab04c0e2c0_0;
    %load/vec4 v0xaaab04c0edd0_0;
    %add;
    %store/vec4 v0xaaab04c0cf80_0, 0, 64;
    %load/vec4 v0xaaab04c0edd0_0;
    %load/vec4 v0xaaab04c0e2c0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c0cbb0_0, 0, 64;
    %load/vec4 v0xaaab04c0d060_0;
    %load/vec4 v0xaaab04c0cce0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c0c9e0_0, 0, 64;
    %load/vec4 v0xaaab04c0df60_0;
    %load/vec4 v0xaaab04c0e9d0_0;
    %mul;
    %store/vec4 v0xaaab04c0c800_0, 0, 64;
    %load/vec4 v0xaaab04c0e2c0_0;
    %load/vec4 v0xaaab04c0edd0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_58.0, 8;
    %load/vec4 v0xaaab04c0c800_0;
    %load/vec4 v0xaaab04c0c9e0_0;
    %mul;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0xaaab04c0cdc0_0, 0, 64;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0xaaab04c0c3a0;
T_59 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c0eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0edd0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0e2c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0d060_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0cce0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0cad0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0c900_0, 0;
    %load/vec4 v0xaaab04c0cdc0_0;
    %assign/vec4 v0xaaab04c0cea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c0e750_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0xaaab04c0eab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0xaaab04c0ecf0_0;
    %assign/vec4 v0xaaab04c0edd0_0, 0;
    %load/vec4 v0xaaab04c0e1e0_0;
    %assign/vec4 v0xaaab04c0e2c0_0, 0;
    %load/vec4 v0xaaab04c0cf80_0;
    %assign/vec4 v0xaaab04c0d060_0, 0;
    %load/vec4 v0xaaab04c0cbb0_0;
    %assign/vec4 v0xaaab04c0cce0_0, 0;
    %load/vec4 v0xaaab04c0c9e0_0;
    %assign/vec4 v0xaaab04c0cad0_0, 0;
    %load/vec4 v0xaaab04c0c800_0;
    %assign/vec4 v0xaaab04c0c900_0, 0;
    %load/vec4 v0xaaab04c0cdc0_0;
    %assign/vec4 v0xaaab04c0cea0_0, 0;
    %load/vec4 v0xaaab04c0e750_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_59.4, 5;
    %load/vec4 v0xaaab04c0e750_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c0e750_0, 0;
T_59.4 ;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xaaab04c0efb0;
T_60 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c118c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c11720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c10e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c110f0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0xaaab04c10e90_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c10980_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c10dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0xaaab04c10e90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c10e90_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c10e90_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c110f0_0, 0;
    %load/vec4 v0xaaab04c110f0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c11720_0;
    %add;
    %assign/vec4 v0xaaab04c11720_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0xaaab04c0efb0;
T_61 ;
Ewait_21 .event/or E_0xaaab04c0f320, E_0x0;
    %wait Ewait_21;
    %alloc S_0xaaab04ba4050;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %store/vec4 v0xaaab04c10f30_0, 0, 64;
    %load/vec4 v0xaaab04c11b70_0;
    %load/vec4 v0xaaab04c11720_0;
    %div;
    %store/vec4 v0xaaab04c11c60_0, 0, 64;
    %load/vec4 v0xaaab04c11010_0;
    %load/vec4 v0xaaab04c11d20_0;
    %add;
    %store/vec4 v0xaaab04c0fb20_0, 0, 64;
    %load/vec4 v0xaaab04c11d20_0;
    %load/vec4 v0xaaab04c11010_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c0f750_0, 0, 64;
    %load/vec4 v0xaaab04c0fc00_0;
    %load/vec4 v0xaaab04c0f880_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c0f580_0, 0, 64;
    %load/vec4 v0xaaab04c10cf0_0;
    %load/vec4 v0xaaab04c11720_0;
    %mul;
    %store/vec4 v0xaaab04c0f3a0_0, 0, 64;
    %load/vec4 v0xaaab04c11010_0;
    %load/vec4 v0xaaab04c11d20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_61.0, 8;
    %load/vec4 v0xaaab04c0f3a0_0;
    %load/vec4 v0xaaab04c0f580_0;
    %mul;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0xaaab04c0f960_0, 0, 64;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0xaaab04c0efb0;
T_62 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c118c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c11d20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c11010_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0fc00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0f880_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0f670_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c0f4a0_0, 0;
    %load/vec4 v0xaaab04c0f960_0;
    %assign/vec4 v0xaaab04c0fa40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c114a0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0xaaab04c11800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0xaaab04c11c60_0;
    %assign/vec4 v0xaaab04c11d20_0, 0;
    %load/vec4 v0xaaab04c10f30_0;
    %assign/vec4 v0xaaab04c11010_0, 0;
    %load/vec4 v0xaaab04c0fb20_0;
    %assign/vec4 v0xaaab04c0fc00_0, 0;
    %load/vec4 v0xaaab04c0f750_0;
    %assign/vec4 v0xaaab04c0f880_0, 0;
    %load/vec4 v0xaaab04c0f580_0;
    %assign/vec4 v0xaaab04c0f670_0, 0;
    %load/vec4 v0xaaab04c0f3a0_0;
    %assign/vec4 v0xaaab04c0f4a0_0, 0;
    %load/vec4 v0xaaab04c0f960_0;
    %assign/vec4 v0xaaab04c0fa40_0, 0;
    %load/vec4 v0xaaab04c114a0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_62.4, 5;
    %load/vec4 v0xaaab04c114a0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c114a0_0, 0;
T_62.4 ;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0xaaab04c0bf60;
T_63 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c13e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c13050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c134b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c138d0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0xaaab04c134b0_0;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_63.2, 5;
    %load/vec4 v0xaaab04c134b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c134b0_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c134b0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c12ef0_0;
    %mul;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c138d0_0, 0;
    %load/vec4 v0xaaab04c138d0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c13050_0;
    %add;
    %assign/vec4 v0xaaab04c13050_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0xaaab04c0bf60;
T_64 ;
Ewait_22 .event/or E_0xaaab04c0c340, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0xaaab04c12ef0_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c12ef0_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0xaaab04c13590_0, 0, 64;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c12ef0_0;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04c14310_0, 0, 64;
    %load/vec4 v0xaaab04c13810_0;
    %load/vec4 v0xaaab04c13050_0;
    %div;
    %store/vec4 v0xaaab04c143f0_0, 0, 64;
    %load/vec4 v0xaaab04c14310_0;
    %load/vec4 v0xaaab04c143f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_64.2, 8;
    %load/vec4 v0xaaab04c14310_0;
    %jmp/1 T_64.3, 8;
T_64.2 ; End of true expr.
    %load/vec4 v0xaaab04c143f0_0;
    %jmp/0 T_64.3, 8;
 ; End of false expr.
    %blend;
T_64.3;
    %store/vec4 v0xaaab04c14200_0, 0, 64;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0xaaab04c0bf60;
T_65 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c13e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c13670_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c144d0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0xaaab04c13590_0;
    %assign/vec4 v0xaaab04c13670_0, 0;
    %load/vec4 v0xaaab04c14200_0;
    %assign/vec4 v0xaaab04c144d0_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0xaaab04c0bf60;
T_66 ;
Ewait_23 .event/or E_0xaaab04c0c2c0, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0xaaab04c13670_0;
    %load/vec4 v0xaaab04c144d0_0;
    %add;
    %store/vec4 v0xaaab04c122b0_0, 0, 64;
    %load/vec4 v0xaaab04c144d0_0;
    %load/vec4 v0xaaab04c13670_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c120e0_0, 0, 64;
    %load/vec4 v0xaaab04c12390_0;
    %load/vec4 v0xaaab04c121d0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c11f00_0, 0, 64;
    %load/vec4 v0xaaab04c13050_0;
    %load/vec4 v0xaaab04c12000_0;
    %mul;
    %store/vec4 v0xaaab04c13f00_0, 0, 64;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0xaaab04c0bf60;
T_67 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c13e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c12390_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c121d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c12000_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c13f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c13fa0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0xaaab04c13160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0xaaab04c122b0_0;
    %assign/vec4 v0xaaab04c12390_0, 0;
    %load/vec4 v0xaaab04c120e0_0;
    %assign/vec4 v0xaaab04c121d0_0, 0;
    %load/vec4 v0xaaab04c11f00_0;
    %assign/vec4 v0xaaab04c12000_0, 0;
    %load/vec4 v0xaaab04c13f00_0;
    %assign/vec4 v0xaaab04c14060_0, 0;
    %load/vec4 v0xaaab04c13fa0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_67.4, 5;
    %load/vec4 v0xaaab04c13fa0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c13fa0_0, 0;
T_67.4 ;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0xaaab04c14dd0;
T_68 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c175a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c17400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c16b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c16dd0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0xaaab04c16b30_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c16810_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c16a70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0xaaab04c16b30_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c16b30_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c16b30_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c16dd0_0, 0;
    %load/vec4 v0xaaab04c16dd0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c17400_0;
    %add;
    %assign/vec4 v0xaaab04c17400_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0xaaab04c14dd0;
T_69 ;
Ewait_24 .event/or E_0xaaab04c15190, E_0x0;
    %wait Ewait_24;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaab04c16c10_0, 0, 64;
    %load/vec4 v0xaaab04c17640_0;
    %load/vec4 v0xaaab04c17400_0;
    %div;
    %store/vec4 v0xaaab04c17720_0, 0, 64;
    %load/vec4 v0xaaab04c16cf0_0;
    %load/vec4 v0xaaab04c17800_0;
    %add;
    %store/vec4 v0xaaab04c159b0_0, 0, 64;
    %load/vec4 v0xaaab04c17800_0;
    %load/vec4 v0xaaab04c16cf0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c155e0_0, 0, 64;
    %load/vec4 v0xaaab04c15a90_0;
    %load/vec4 v0xaaab04c15710_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c15410_0, 0, 64;
    %load/vec4 v0xaaab04c16990_0;
    %load/vec4 v0xaaab04c17400_0;
    %mul;
    %store/vec4 v0xaaab04c15230_0, 0, 64;
    %load/vec4 v0xaaab04c16cf0_0;
    %load/vec4 v0xaaab04c17800_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_69.0, 8;
    %load/vec4 v0xaaab04c15230_0;
    %load/vec4 v0xaaab04c15410_0;
    %mul;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0xaaab04c157f0_0, 0, 64;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0xaaab04c14dd0;
T_70 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c175a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c17800_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c16cf0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c15a90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c15710_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c15500_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c15330_0, 0;
    %load/vec4 v0xaaab04c157f0_0;
    %assign/vec4 v0xaaab04c158d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c17180_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0xaaab04c174e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0xaaab04c17720_0;
    %assign/vec4 v0xaaab04c17800_0, 0;
    %load/vec4 v0xaaab04c16c10_0;
    %assign/vec4 v0xaaab04c16cf0_0, 0;
    %load/vec4 v0xaaab04c159b0_0;
    %assign/vec4 v0xaaab04c15a90_0, 0;
    %load/vec4 v0xaaab04c155e0_0;
    %assign/vec4 v0xaaab04c15710_0, 0;
    %load/vec4 v0xaaab04c15410_0;
    %assign/vec4 v0xaaab04c15500_0, 0;
    %load/vec4 v0xaaab04c15230_0;
    %assign/vec4 v0xaaab04c15330_0, 0;
    %load/vec4 v0xaaab04c157f0_0;
    %assign/vec4 v0xaaab04c158d0_0, 0;
    %load/vec4 v0xaaab04c17180_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_70.4, 5;
    %load/vec4 v0xaaab04c17180_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c17180_0, 0;
T_70.4 ;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0xaaab04c179e0;
T_71 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c1a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c19f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c196b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c19910_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0xaaab04c196b0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c193b0_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c195e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0xaaab04c196b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c196b0_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c196b0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c19910_0, 0;
    %load/vec4 v0xaaab04c19910_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c19f40_0;
    %add;
    %assign/vec4 v0xaaab04c19f40_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0xaaab04c179e0;
T_72 ;
Ewait_25 .event/or E_0xaaab04c17d50, E_0x0;
    %wait Ewait_25;
    %alloc S_0xaaab04ba4050;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %store/vec4 v0xaaab04c19750_0, 0, 64;
    %load/vec4 v0xaaab04c1a180_0;
    %load/vec4 v0xaaab04c19f40_0;
    %div;
    %store/vec4 v0xaaab04c1a270_0, 0, 64;
    %load/vec4 v0xaaab04c19830_0;
    %load/vec4 v0xaaab04c1a330_0;
    %add;
    %store/vec4 v0xaaab04c18550_0, 0, 64;
    %load/vec4 v0xaaab04c1a330_0;
    %load/vec4 v0xaaab04c19830_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c18180_0, 0, 64;
    %load/vec4 v0xaaab04c18630_0;
    %load/vec4 v0xaaab04c182b0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c17fb0_0, 0, 64;
    %load/vec4 v0xaaab04c19510_0;
    %load/vec4 v0xaaab04c19f40_0;
    %mul;
    %store/vec4 v0xaaab04c17dd0_0, 0, 64;
    %load/vec4 v0xaaab04c19830_0;
    %load/vec4 v0xaaab04c1a330_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_72.0, 8;
    %load/vec4 v0xaaab04c17dd0_0;
    %load/vec4 v0xaaab04c17fb0_0;
    %mul;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0xaaab04c18390_0, 0, 64;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0xaaab04c179e0;
T_73 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c1a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1a330_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c19830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c18630_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c182b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c180a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c17ed0_0, 0;
    %load/vec4 v0xaaab04c18390_0;
    %assign/vec4 v0xaaab04c18470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c19cc0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0xaaab04c1a020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0xaaab04c1a270_0;
    %assign/vec4 v0xaaab04c1a330_0, 0;
    %load/vec4 v0xaaab04c19750_0;
    %assign/vec4 v0xaaab04c19830_0, 0;
    %load/vec4 v0xaaab04c18550_0;
    %assign/vec4 v0xaaab04c18630_0, 0;
    %load/vec4 v0xaaab04c18180_0;
    %assign/vec4 v0xaaab04c182b0_0, 0;
    %load/vec4 v0xaaab04c17fb0_0;
    %assign/vec4 v0xaaab04c180a0_0, 0;
    %load/vec4 v0xaaab04c17dd0_0;
    %assign/vec4 v0xaaab04c17ed0_0, 0;
    %load/vec4 v0xaaab04c18390_0;
    %assign/vec4 v0xaaab04c18470_0, 0;
    %load/vec4 v0xaaab04c19cc0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_73.4, 5;
    %load/vec4 v0xaaab04c19cc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c19cc0_0, 0;
T_73.4 ;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0xaaab04c14990;
T_74 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c1c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1b660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c1bac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c1bee0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0xaaab04c1bac0_0;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_74.2, 5;
    %load/vec4 v0xaaab04c1bac0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c1bac0_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c1bac0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c1b500_0;
    %mul;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c1bee0_0, 0;
    %load/vec4 v0xaaab04c1bee0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c1b660_0;
    %add;
    %assign/vec4 v0xaaab04c1b660_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0xaaab04c14990;
T_75 ;
Ewait_26 .event/or E_0xaaab04c14d70, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0xaaab04c1b500_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c1b500_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0xaaab04c1bba0_0, 0, 64;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c1b500_0;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04c1c920_0, 0, 64;
    %load/vec4 v0xaaab04c1be20_0;
    %load/vec4 v0xaaab04c1b660_0;
    %div;
    %store/vec4 v0xaaab04c1ca00_0, 0, 64;
    %load/vec4 v0xaaab04c1c920_0;
    %load/vec4 v0xaaab04c1ca00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_75.2, 8;
    %load/vec4 v0xaaab04c1c920_0;
    %jmp/1 T_75.3, 8;
T_75.2 ; End of true expr.
    %load/vec4 v0xaaab04c1ca00_0;
    %jmp/0 T_75.3, 8;
 ; End of false expr.
    %blend;
T_75.3;
    %store/vec4 v0xaaab04c1c810_0, 0, 64;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0xaaab04c14990;
T_76 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c1c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1bc80_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1cae0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0xaaab04c1bba0_0;
    %assign/vec4 v0xaaab04c1bc80_0, 0;
    %load/vec4 v0xaaab04c1c810_0;
    %assign/vec4 v0xaaab04c1cae0_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0xaaab04c14990;
T_77 ;
Ewait_27 .event/or E_0xaaab04c14cf0, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0xaaab04c1bc80_0;
    %load/vec4 v0xaaab04c1cae0_0;
    %add;
    %store/vec4 v0xaaab04c1a8c0_0, 0, 64;
    %load/vec4 v0xaaab04c1cae0_0;
    %load/vec4 v0xaaab04c1bc80_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c1a6f0_0, 0, 64;
    %load/vec4 v0xaaab04c1a9a0_0;
    %load/vec4 v0xaaab04c1a7e0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c1a510_0, 0, 64;
    %load/vec4 v0xaaab04c1b660_0;
    %load/vec4 v0xaaab04c1a610_0;
    %mul;
    %store/vec4 v0xaaab04c1c510_0, 0, 64;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0xaaab04c14990;
T_78 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c1c470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1a9a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1a7e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1a610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1c510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c1c5b0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0xaaab04c1b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0xaaab04c1a8c0_0;
    %assign/vec4 v0xaaab04c1a9a0_0, 0;
    %load/vec4 v0xaaab04c1a6f0_0;
    %assign/vec4 v0xaaab04c1a7e0_0, 0;
    %load/vec4 v0xaaab04c1a510_0;
    %assign/vec4 v0xaaab04c1a610_0, 0;
    %load/vec4 v0xaaab04c1c510_0;
    %assign/vec4 v0xaaab04c1c670_0, 0;
    %load/vec4 v0xaaab04c1c5b0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_78.4, 5;
    %load/vec4 v0xaaab04c1c5b0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c1c5b0_0, 0;
T_78.4 ;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0xaaab04c1d3e0;
T_79 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c1fbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1fa10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c1f140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c1f3e0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0xaaab04c1f140_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c1ee20_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c1f080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0xaaab04c1f140_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c1f140_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c1f140_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c1f3e0_0, 0;
    %load/vec4 v0xaaab04c1f3e0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c1fa10_0;
    %add;
    %assign/vec4 v0xaaab04c1fa10_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0xaaab04c1d3e0;
T_80 ;
Ewait_28 .event/or E_0xaaab04c1d7a0, E_0x0;
    %wait Ewait_28;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaab04c1f220_0, 0, 64;
    %load/vec4 v0xaaab04c1fc50_0;
    %load/vec4 v0xaaab04c1fa10_0;
    %div;
    %store/vec4 v0xaaab04c1fd30_0, 0, 64;
    %load/vec4 v0xaaab04c1f300_0;
    %load/vec4 v0xaaab04c1fe10_0;
    %add;
    %store/vec4 v0xaaab04c1dfc0_0, 0, 64;
    %load/vec4 v0xaaab04c1fe10_0;
    %load/vec4 v0xaaab04c1f300_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c1dbf0_0, 0, 64;
    %load/vec4 v0xaaab04c1e0a0_0;
    %load/vec4 v0xaaab04c1dd20_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c1da20_0, 0, 64;
    %load/vec4 v0xaaab04c1efa0_0;
    %load/vec4 v0xaaab04c1fa10_0;
    %mul;
    %store/vec4 v0xaaab04c1d840_0, 0, 64;
    %load/vec4 v0xaaab04c1f300_0;
    %load/vec4 v0xaaab04c1fe10_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_80.0, 8;
    %load/vec4 v0xaaab04c1d840_0;
    %load/vec4 v0xaaab04c1da20_0;
    %mul;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0xaaab04c1de00_0, 0, 64;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0xaaab04c1d3e0;
T_81 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c1fbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1fe10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1f300_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1e0a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1dd20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1db10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c1d940_0, 0;
    %load/vec4 v0xaaab04c1de00_0;
    %assign/vec4 v0xaaab04c1dee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c1f790_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0xaaab04c1faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0xaaab04c1fd30_0;
    %assign/vec4 v0xaaab04c1fe10_0, 0;
    %load/vec4 v0xaaab04c1f220_0;
    %assign/vec4 v0xaaab04c1f300_0, 0;
    %load/vec4 v0xaaab04c1dfc0_0;
    %assign/vec4 v0xaaab04c1e0a0_0, 0;
    %load/vec4 v0xaaab04c1dbf0_0;
    %assign/vec4 v0xaaab04c1dd20_0, 0;
    %load/vec4 v0xaaab04c1da20_0;
    %assign/vec4 v0xaaab04c1db10_0, 0;
    %load/vec4 v0xaaab04c1d840_0;
    %assign/vec4 v0xaaab04c1d940_0, 0;
    %load/vec4 v0xaaab04c1de00_0;
    %assign/vec4 v0xaaab04c1dee0_0, 0;
    %load/vec4 v0xaaab04c1f790_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_81.4, 5;
    %load/vec4 v0xaaab04c1f790_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c1f790_0, 0;
T_81.4 ;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0xaaab04c1fff0;
T_82 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c226f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c22550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c21cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c21f20_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0xaaab04c21cc0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c219c0_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c21bf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0xaaab04c21cc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c21cc0_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c21cc0_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c21f20_0, 0;
    %load/vec4 v0xaaab04c21f20_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c22550_0;
    %add;
    %assign/vec4 v0xaaab04c22550_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0xaaab04c1fff0;
T_83 ;
Ewait_29 .event/or E_0xaaab04c20360, E_0x0;
    %wait Ewait_29;
    %alloc S_0xaaab04ba4050;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %store/vec4 v0xaaab04c21d60_0, 0, 64;
    %load/vec4 v0xaaab04c22790_0;
    %load/vec4 v0xaaab04c22550_0;
    %div;
    %store/vec4 v0xaaab04c22880_0, 0, 64;
    %load/vec4 v0xaaab04c21e40_0;
    %load/vec4 v0xaaab04c22940_0;
    %add;
    %store/vec4 v0xaaab04c20b60_0, 0, 64;
    %load/vec4 v0xaaab04c22940_0;
    %load/vec4 v0xaaab04c21e40_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c20790_0, 0, 64;
    %load/vec4 v0xaaab04c20c40_0;
    %load/vec4 v0xaaab04c208c0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c205c0_0, 0, 64;
    %load/vec4 v0xaaab04c21b20_0;
    %load/vec4 v0xaaab04c22550_0;
    %mul;
    %store/vec4 v0xaaab04c203e0_0, 0, 64;
    %load/vec4 v0xaaab04c21e40_0;
    %load/vec4 v0xaaab04c22940_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_83.0, 8;
    %load/vec4 v0xaaab04c203e0_0;
    %load/vec4 v0xaaab04c205c0_0;
    %mul;
    %jmp/1 T_83.1, 8;
T_83.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_83.1, 8;
 ; End of false expr.
    %blend;
T_83.1;
    %store/vec4 v0xaaab04c209a0_0, 0, 64;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0xaaab04c1fff0;
T_84 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c226f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c22940_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c21e40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c20c40_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c208c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c206b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c204e0_0, 0;
    %load/vec4 v0xaaab04c209a0_0;
    %assign/vec4 v0xaaab04c20a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c222d0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0xaaab04c22630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0xaaab04c22880_0;
    %assign/vec4 v0xaaab04c22940_0, 0;
    %load/vec4 v0xaaab04c21d60_0;
    %assign/vec4 v0xaaab04c21e40_0, 0;
    %load/vec4 v0xaaab04c20b60_0;
    %assign/vec4 v0xaaab04c20c40_0, 0;
    %load/vec4 v0xaaab04c20790_0;
    %assign/vec4 v0xaaab04c208c0_0, 0;
    %load/vec4 v0xaaab04c205c0_0;
    %assign/vec4 v0xaaab04c206b0_0, 0;
    %load/vec4 v0xaaab04c203e0_0;
    %assign/vec4 v0xaaab04c204e0_0, 0;
    %load/vec4 v0xaaab04c209a0_0;
    %assign/vec4 v0xaaab04c20a80_0, 0;
    %load/vec4 v0xaaab04c222d0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_84.4, 5;
    %load/vec4 v0xaaab04c222d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c222d0_0, 0;
T_84.4 ;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0xaaab04c1cfa0;
T_85 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c24a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c23c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c240d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c244f0_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0xaaab04c240d0_0;
    %cmpi/u 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_85.2, 5;
    %load/vec4 v0xaaab04c240d0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c240d0_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c240d0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c23b10_0;
    %mul;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c244f0_0, 0;
    %load/vec4 v0xaaab04c244f0_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c23c70_0;
    %add;
    %assign/vec4 v0xaaab04c23c70_0, 0;
T_85.2 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0xaaab04c1cfa0;
T_86 ;
Ewait_30 .event/or E_0xaaab04c1d380, E_0x0;
    %wait Ewait_30;
    %load/vec4 v0xaaab04c23b10_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c23b10_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0xaaab04c241b0_0, 0, 64;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c23b10_0;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04c24f30_0, 0, 64;
    %load/vec4 v0xaaab04c24430_0;
    %load/vec4 v0xaaab04c23c70_0;
    %div;
    %store/vec4 v0xaaab04c25010_0, 0, 64;
    %load/vec4 v0xaaab04c24f30_0;
    %load/vec4 v0xaaab04c25010_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_86.2, 8;
    %load/vec4 v0xaaab04c24f30_0;
    %jmp/1 T_86.3, 8;
T_86.2 ; End of true expr.
    %load/vec4 v0xaaab04c25010_0;
    %jmp/0 T_86.3, 8;
 ; End of false expr.
    %blend;
T_86.3;
    %store/vec4 v0xaaab04c24e20_0, 0, 64;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0xaaab04c1cfa0;
T_87 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c24a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c24290_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c250f0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0xaaab04c241b0_0;
    %assign/vec4 v0xaaab04c24290_0, 0;
    %load/vec4 v0xaaab04c24e20_0;
    %assign/vec4 v0xaaab04c250f0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0xaaab04c1cfa0;
T_88 ;
Ewait_31 .event/or E_0xaaab04c1d300, E_0x0;
    %wait Ewait_31;
    %load/vec4 v0xaaab04c24290_0;
    %load/vec4 v0xaaab04c250f0_0;
    %add;
    %store/vec4 v0xaaab04c22ed0_0, 0, 64;
    %load/vec4 v0xaaab04c250f0_0;
    %load/vec4 v0xaaab04c24290_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c22d00_0, 0, 64;
    %load/vec4 v0xaaab04c22fb0_0;
    %load/vec4 v0xaaab04c22df0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c22b20_0, 0, 64;
    %load/vec4 v0xaaab04c23c70_0;
    %load/vec4 v0xaaab04c22c20_0;
    %mul;
    %store/vec4 v0xaaab04c24b20_0, 0, 64;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0xaaab04c1cfa0;
T_89 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c24a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c22fb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c22df0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c22c20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c24b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c24bc0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0xaaab04c23d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0xaaab04c22ed0_0;
    %assign/vec4 v0xaaab04c22fb0_0, 0;
    %load/vec4 v0xaaab04c22d00_0;
    %assign/vec4 v0xaaab04c22df0_0, 0;
    %load/vec4 v0xaaab04c22b20_0;
    %assign/vec4 v0xaaab04c22c20_0, 0;
    %load/vec4 v0xaaab04c24b20_0;
    %assign/vec4 v0xaaab04c24c80_0, 0;
    %load/vec4 v0xaaab04c24bc0_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_89.4, 5;
    %load/vec4 v0xaaab04c24bc0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c24bc0_0, 0;
T_89.4 ;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0xaaab04c259a0;
T_90 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c28200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c28060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c27790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c27a30_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0xaaab04c27790_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c27470_0;
    %pushi/vec4 1, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c276d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0xaaab04c27790_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c27790_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c27790_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c27a30_0, 0;
    %load/vec4 v0xaaab04c27a30_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c28060_0;
    %add;
    %assign/vec4 v0xaaab04c28060_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0xaaab04c259a0;
T_91 ;
Ewait_32 .event/or E_0xaaab04c25df0, E_0x0;
    %wait Ewait_32;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaab04c27870_0, 0, 64;
    %load/vec4 v0xaaab04c282a0_0;
    %load/vec4 v0xaaab04c28060_0;
    %div;
    %store/vec4 v0xaaab04c28380_0, 0, 64;
    %load/vec4 v0xaaab04c27950_0;
    %load/vec4 v0xaaab04c28460_0;
    %add;
    %store/vec4 v0xaaab04c26610_0, 0, 64;
    %load/vec4 v0xaaab04c28460_0;
    %load/vec4 v0xaaab04c27950_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c26240_0, 0, 64;
    %load/vec4 v0xaaab04c266f0_0;
    %load/vec4 v0xaaab04c26370_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c26070_0, 0, 64;
    %load/vec4 v0xaaab04c275f0_0;
    %load/vec4 v0xaaab04c28060_0;
    %mul;
    %store/vec4 v0xaaab04c25e90_0, 0, 64;
    %load/vec4 v0xaaab04c27950_0;
    %load/vec4 v0xaaab04c28460_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_91.0, 8;
    %load/vec4 v0xaaab04c25e90_0;
    %load/vec4 v0xaaab04c26070_0;
    %mul;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0xaaab04c26450_0, 0, 64;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0xaaab04c259a0;
T_92 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c28200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c28460_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c27950_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c266f0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c26370_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c26160_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c25f90_0, 0;
    %load/vec4 v0xaaab04c26450_0;
    %assign/vec4 v0xaaab04c26530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c27de0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0xaaab04c28140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0xaaab04c28380_0;
    %assign/vec4 v0xaaab04c28460_0, 0;
    %load/vec4 v0xaaab04c27870_0;
    %assign/vec4 v0xaaab04c27950_0, 0;
    %load/vec4 v0xaaab04c26610_0;
    %assign/vec4 v0xaaab04c266f0_0, 0;
    %load/vec4 v0xaaab04c26240_0;
    %assign/vec4 v0xaaab04c26370_0, 0;
    %load/vec4 v0xaaab04c26070_0;
    %assign/vec4 v0xaaab04c26160_0, 0;
    %load/vec4 v0xaaab04c25e90_0;
    %assign/vec4 v0xaaab04c25f90_0, 0;
    %load/vec4 v0xaaab04c26450_0;
    %assign/vec4 v0xaaab04c26530_0, 0;
    %load/vec4 v0xaaab04c27de0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_92.4, 5;
    %load/vec4 v0xaaab04c27de0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c27de0_0, 0;
T_92.4 ;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0xaaab04c28640;
T_93 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c2ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2aba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c2a310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c2a570_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0xaaab04c2a310_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c2a010_0;
    %pushi/vec4 2, 0, 64;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaab04c2a240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0xaaab04c2a310_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c2a310_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c2a310_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c2a570_0, 0;
    %load/vec4 v0xaaab04c2a570_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c2aba0_0;
    %add;
    %assign/vec4 v0xaaab04c2aba0_0, 0;
T_93.2 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0xaaab04c28640;
T_94 ;
Ewait_33 .event/or E_0xaaab04c289b0, E_0x0;
    %wait Ewait_33;
    %alloc S_0xaaab04ba4050;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %store/vec4 v0xaaab04c2a3b0_0, 0, 64;
    %load/vec4 v0xaaab04c2ade0_0;
    %load/vec4 v0xaaab04c2aba0_0;
    %div;
    %store/vec4 v0xaaab04c2aed0_0, 0, 64;
    %load/vec4 v0xaaab04c2a490_0;
    %load/vec4 v0xaaab04c2af90_0;
    %add;
    %store/vec4 v0xaaab04c291b0_0, 0, 64;
    %load/vec4 v0xaaab04c2af90_0;
    %load/vec4 v0xaaab04c2a490_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c28de0_0, 0, 64;
    %load/vec4 v0xaaab04c29290_0;
    %load/vec4 v0xaaab04c28f10_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c28c10_0, 0, 64;
    %load/vec4 v0xaaab04c2a170_0;
    %load/vec4 v0xaaab04c2aba0_0;
    %mul;
    %store/vec4 v0xaaab04c28a30_0, 0, 64;
    %load/vec4 v0xaaab04c2a490_0;
    %load/vec4 v0xaaab04c2af90_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_94.0, 8;
    %load/vec4 v0xaaab04c28a30_0;
    %load/vec4 v0xaaab04c28c10_0;
    %mul;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0xaaab04c28ff0_0, 0, 64;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0xaaab04c28640;
T_95 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c2ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2af90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2a490_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c29290_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c28f10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c28d00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c28b30_0, 0;
    %load/vec4 v0xaaab04c28ff0_0;
    %assign/vec4 v0xaaab04c290d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c2a920_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0xaaab04c2ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0xaaab04c2aed0_0;
    %assign/vec4 v0xaaab04c2af90_0, 0;
    %load/vec4 v0xaaab04c2a3b0_0;
    %assign/vec4 v0xaaab04c2a490_0, 0;
    %load/vec4 v0xaaab04c291b0_0;
    %assign/vec4 v0xaaab04c29290_0, 0;
    %load/vec4 v0xaaab04c28de0_0;
    %assign/vec4 v0xaaab04c28f10_0, 0;
    %load/vec4 v0xaaab04c28c10_0;
    %assign/vec4 v0xaaab04c28d00_0, 0;
    %load/vec4 v0xaaab04c28a30_0;
    %assign/vec4 v0xaaab04c28b30_0, 0;
    %load/vec4 v0xaaab04c28ff0_0;
    %assign/vec4 v0xaaab04c290d0_0, 0;
    %load/vec4 v0xaaab04c2a920_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_95.4, 5;
    %load/vec4 v0xaaab04c2a920_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c2a920_0, 0;
T_95.4 ;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0xaaab04c25560;
T_96 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c2d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2c2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c2c720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c2cb40_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0xaaab04c2c720_0;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_96.2, 5;
    %load/vec4 v0xaaab04c2c720_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c2c720_0, 0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c2c720_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c2c160_0;
    %mul;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cast2;
    %pad/u 32;
    %assign/vec4 v0xaaab04c2cb40_0, 0;
    %load/vec4 v0xaaab04c2cb40_0;
    %pad/u 64;
    %load/vec4 v0xaaab04c2c2c0_0;
    %add;
    %assign/vec4 v0xaaab04c2c2c0_0, 0;
T_96.2 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0xaaab04c25560;
T_97 ;
Ewait_34 .event/or E_0xaaab04c25940, E_0x0;
    %wait Ewait_34;
    %load/vec4 v0xaaab04c2c160_0;
    %cmpi/e 1, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c2c160_0;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0xaaab04c2c800_0, 0, 64;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c2c160_0;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %subi 1, 0, 64;
    %store/vec4 v0xaaab04c2d580_0, 0, 64;
    %load/vec4 v0xaaab04c2ca80_0;
    %load/vec4 v0xaaab04c2c2c0_0;
    %div;
    %store/vec4 v0xaaab04c2d660_0, 0, 64;
    %load/vec4 v0xaaab04c2d580_0;
    %load/vec4 v0xaaab04c2d660_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_97.2, 8;
    %load/vec4 v0xaaab04c2d580_0;
    %jmp/1 T_97.3, 8;
T_97.2 ; End of true expr.
    %load/vec4 v0xaaab04c2d660_0;
    %jmp/0 T_97.3, 8;
 ; End of false expr.
    %blend;
T_97.3;
    %store/vec4 v0xaaab04c2d470_0, 0, 64;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0xaaab04c25560;
T_98 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c2d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2c8e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2d740_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0xaaab04c2c800_0;
    %assign/vec4 v0xaaab04c2c8e0_0, 0;
    %load/vec4 v0xaaab04c2d470_0;
    %assign/vec4 v0xaaab04c2d740_0, 0;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0xaaab04c25560;
T_99 ;
Ewait_35 .event/or E_0xaaab04c258c0, E_0x0;
    %wait Ewait_35;
    %load/vec4 v0xaaab04c2c8e0_0;
    %load/vec4 v0xaaab04c2d740_0;
    %add;
    %store/vec4 v0xaaab04c2b520_0, 0, 64;
    %load/vec4 v0xaaab04c2d740_0;
    %load/vec4 v0xaaab04c2c8e0_0;
    %sub;
    %addi 1, 0, 64;
    %store/vec4 v0xaaab04c2b350_0, 0, 64;
    %load/vec4 v0xaaab04c2b600_0;
    %load/vec4 v0xaaab04c2b440_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaab04c2b170_0, 0, 64;
    %load/vec4 v0xaaab04c2c2c0_0;
    %load/vec4 v0xaaab04c2b270_0;
    %mul;
    %store/vec4 v0xaaab04c2d170_0, 0, 64;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0xaaab04c25560;
T_100 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c2d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2b600_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2b440_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2b270_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2d170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c2d210_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0xaaab04c2c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0xaaab04c2b520_0;
    %assign/vec4 v0xaaab04c2b600_0, 0;
    %load/vec4 v0xaaab04c2b350_0;
    %assign/vec4 v0xaaab04c2b440_0, 0;
    %load/vec4 v0xaaab04c2b170_0;
    %assign/vec4 v0xaaab04c2b270_0, 0;
    %load/vec4 v0xaaab04c2d170_0;
    %assign/vec4 v0xaaab04c2d2d0_0, 0;
    %load/vec4 v0xaaab04c2d210_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_100.4, 5;
    %load/vec4 v0xaaab04c2d210_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c2d210_0, 0;
T_100.4 ;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0xaaab04c2d920;
T_101 ;
Ewait_36 .event/or E_0xaaab04c2db20, E_0x0;
    %wait Ewait_36;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaab04c2dea0_0, 0, 4;
    %fork t_1, S_0xaaab04c2dba0;
    %jmp t_0;
    .scope S_0xaaab04c2dba0;
t_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaab04c2dda0_0, 0, 32;
T_101.0 ;
    %load/vec4 v0xaaab04c2dda0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_101.1, 5;
    %load/vec4 v0xaaab04c2df80_0;
    %alloc S_0xaaab04ba4050;
    %load/vec4 v0xaaab04c2dda0_0;
    %store/vec4 v0xaaab04adfee0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaab04ba4050;
    %free S_0xaaab04ba4050;
    %cmp/u;
    %jmp/0xz  T_101.2, 5;
    %load/vec4 v0xaaab04c2dda0_0;
    %pad/s 4;
    %store/vec4 v0xaaab04c2dea0_0, 0, 4;
T_101.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0xaaab04c2dda0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0xaaab04c2dda0_0, 0, 32;
    %jmp T_101.0;
T_101.1 ;
    %end;
    .scope S_0xaaab04c2d920;
t_0 %join;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0xaaab04c2e0a0;
T_102 ;
Ewait_37 .event/or E_0xaaab04c2e2c0, E_0x0;
    %wait Ewait_37;
    %load/vec4 v0xaaab04c2e340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_102.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_102.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_102.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_102.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_102.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_102.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_102.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_102.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_102.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_102.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_102.10, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.1 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.2 ;
    %pushi/vec4 495, 0, 64;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.3 ;
    %pushi/vec4 5490, 0, 64;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.4 ;
    %pushi/vec4 500895, 0, 64;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.5 ;
    %pushi/vec4 1000890, 0, 64;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.6 ;
    %pushi/vec4 540590850, 0, 64;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.7 ;
    %pushi/vec4 590590845, 0, 64;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.8 ;
    %pushi/vec4 3867930362, 0, 57;
    %concati/vec4 14, 0, 7;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.9 ;
    %pushi/vec4 3867734886, 0, 56;
    %concati/vec4 84, 0, 8;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.10 ;
    %pushi/vec4 3787506444, 0, 47;
    %concati/vec4 3342, 0, 17;
    %store/vec4 v0xaaab04c2e440_0, 0, 64;
    %jmp T_102.12;
T_102.12 ;
    %pop/vec4 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0xaaab04be1cb0;
T_103 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c2ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2efb0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2efb0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2efb0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2efb0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2efb0, 0, 4;
    %jmp T_103.1;
T_103.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2ea70, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2ea70, 4;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2efb0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2ea70, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2ea70, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2efb0, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2ea70, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2ea70, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2efb0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2ea70, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2ea70, 4;
    %add;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2efb0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2ea70, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2efb0, 0, 4;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0xaaab04be1cb0;
T_104 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c2ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 68;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2f050, 0, 4;
    %pushi/vec4 0, 0, 68;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2f050, 0, 4;
    %pushi/vec4 0, 0, 68;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2f050, 0, 4;
    %jmp T_104.1;
T_104.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2efb0, 4;
    %pad/u 68;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2efb0, 4;
    %pad/u 68;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2f050, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2efb0, 4;
    %pad/u 68;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2efb0, 4;
    %pad/u 68;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2f050, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2efb0, 4;
    %pad/u 68;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2f050, 0, 4;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0xaaab04be1cb0;
T_105 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c2ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2f0f0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2f0f0, 0, 4;
    %jmp T_105.1;
T_105.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2f050, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2f050, 4;
    %add;
    %pad/u 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2f0f0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2f050, 4;
    %pad/u 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab04c2f0f0, 0, 4;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0xaaab04be1cb0;
T_106 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c2ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaab04c2f190_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2f0f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c2f0f0, 4;
    %add;
    %assign/vec4 v0xaaab04c2f190_0, 0;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0xaaab04be1cb0;
T_107 ;
    %wait E_0xaaab04bda010;
    %load/vec4 v0xaaab04c2ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab04c2f230_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0xaaab04c2ed00_0;
    %and/r;
    %load/vec4 v0xaaab04c2f230_0;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0xaaab04c2f230_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab04c2f230_0, 0;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0xaaab04bac1e0;
T_108 ;
T_108.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaab04c2f910_0;
    %inv;
    %store/vec4 v0xaaab04c2f910_0, 0, 1;
    %jmp T_108.0;
    %end;
    .thread T_108;
    .scope S_0xaaab04bac1e0;
T_109 ;
    %vpi_call/w 4 37 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaab04bac1e0 {0 0 0};
    %end;
    .thread T_109;
    .scope S_0xaaab04bac1e0;
T_110 ;
    %vpi_func 4 49 "$fopen" 32, "input2.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaab04c2fe00_0, 0, 32;
    %load/vec4 v0xaaab04c2fe00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_110.0, 4;
    %vpi_call/w 4 50 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input7.txt" {0 0 0};
T_110.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04c2f910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab04c30120_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaab04c30380_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab04c2fc60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04c2ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab04c30060, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab04c30060, 4, 0;
    %pushi/vec4 3, 0, 32;
T_110.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_110.3, 5;
    %jmp/1 T_110.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaab04c2f570;
    %jmp T_110.2;
T_110.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04c30120_0, 0, 1;
    %wait E_0xaaab04c2f570;
T_110.4 ;
    %load/vec4 v0xaaab04c2fc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_110.5, 8;
    %vpi_func 4 65 "$fgetc" 32, v0xaaab04c2fe00_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaab04c2f810_0, 0, 32;
    %load/vec4 v0xaaab04c2f810_0;
    %pushi/vec4 44, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0xaaab04c2f810_0;
    %cmpi/e 10, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0xaaab04c2f810_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_110.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04c30120_0, 0, 1;
    %load/vec4 v0xaaab04c2f810_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0xaaab04c2fc60_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c30060, 4;
    %store/vec4 v0xaaab04c2f630_0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab04c30060, 4;
    %store/vec4 v0xaaab04c2f730_0, 0, 64;
    %fork TD_aoc2_tb.load_bounds, S_0xaaab04c2f3c0;
    %join;
    %load/vec4 v0xaaab04c2fb70_0;
    %load/vec4 v0xaaab04c302a0_0;
    %add;
    %cast2;
    %store/vec4 v0xaaab04c2fb70_0, 0, 64;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab04c2ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab04c30060, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaab04c30060, 4, 0;
    %jmp T_110.7;
T_110.6 ;
    %load/vec4 v0xaaab04c2f810_0;
    %pushi/vec4 45, 0, 32; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_110.8, 4;
    %load/vec4 v0xaaab04c2ffa0_0;
    %inv;
    %store/vec4 v0xaaab04c2ffa0_0, 0, 1;
    %jmp T_110.9;
T_110.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab04c30120_0, 0, 1;
    %load/vec4 v0xaaab04c2ffa0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0xaaab04c30060, 4;
    %muli 10, 0, 64;
    %load/vec4 v0xaaab04c2f810_0;
    %pad/u 64;
    %add;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %sub;
    %cast2;
    %load/vec4 v0xaaab04c2ffa0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0xaaab04c30060, 4, 0;
T_110.9 ;
T_110.7 ;
    %jmp T_110.4;
T_110.5 ;
    %wait E_0xaaab04c2f570;
    %vpi_call/w 4 86 "$display", "Id sum is: %0d", v0xaaab04c2fb70_0 {0 0 0};
    %vpi_call/w 4 88 "$fclose", v0xaaab04c2fe00_0 {0 0 0};
    %vpi_call/w 4 89 "$finish" {0 0 0};
    %end;
    .thread T_110;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc2_tb.sv";
    "rtl/src/aoc2.sv";
    "rtl/src/aoc2_utils.sv";
