
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.10

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.41 source latency state[1]$_DFFE_PN0P_/CLK ^
  -0.40 target latency debug_miso_samples[4]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.11    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.23    1.33 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.33 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.33   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.22    0.24    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    0.41 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.41   clock reconvergence pessimism
                          0.10    0.50   library removal time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 v input11/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     5    0.09    0.16    0.22    0.42 v input11/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net12 (net)
                  0.16    0.00    0.42 v _246_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.11    0.11    0.53 ^ _246_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _110_ (net)
                  0.11    0.00    0.53 ^ _247_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.07    0.59 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _027_ (net)
                  0.05    0.00    0.59 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.59   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.22    0.24    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00    0.41 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.41   clock reconvergence pessimism
                          0.08    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.11    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.23    1.33 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.41    0.26    0.25    1.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    1.59 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.22    0.24   10.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   10.41 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.41   clock reconvergence pessimism
                          0.11   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.22    0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.09    0.34    0.63    1.04 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.34    0.00    1.05 ^ _265_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.22    0.29    1.34 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _132_ (net)
                  0.22    0.00    1.34 ^ _138_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.03    0.22    0.13    1.47 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _118_ (net)
                  0.22    0.00    1.47 v _260_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     8    0.09    0.34    0.49    1.96 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _120_ (net)
                  0.34    0.00    1.96 ^ _169_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.16    0.11    2.07 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _056_ (net)
                  0.16    0.00    2.07 v _171_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     3    0.07    0.55    0.38    2.45 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _058_ (net)
                  0.55    0.00    2.45 ^ _186_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.10    0.35    0.25    2.70 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _072_ (net)
                  0.35    0.00    2.70 v _217_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.13    0.39    3.09 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _098_ (net)
                  0.13    0.00    3.09 v _218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.12    3.20 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _010_ (net)
                  0.13    0.00    3.20 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.20   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.22    0.24   10.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00   10.41 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.41   clock reconvergence pessimism
                         -0.11   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.11    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.11    0.00    1.10 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.25    0.23    1.33 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.25    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    32    0.41    0.26    0.25    1.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.26    0.00    1.59 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.22    0.24   10.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.22    0.00   10.41 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.41   clock reconvergence pessimism
                          0.11   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.22    0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.09    0.34    0.63    1.04 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.34    0.00    1.05 ^ _265_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.22    0.29    1.34 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _132_ (net)
                  0.22    0.00    1.34 ^ _138_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.03    0.22    0.13    1.47 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _118_ (net)
                  0.22    0.00    1.47 v _260_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     8    0.09    0.34    0.49    1.96 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _120_ (net)
                  0.34    0.00    1.96 ^ _169_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.16    0.11    2.07 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _056_ (net)
                  0.16    0.00    2.07 v _171_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     3    0.07    0.55    0.38    2.45 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _058_ (net)
                  0.55    0.00    2.45 ^ _186_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     8    0.10    0.35    0.25    2.70 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _072_ (net)
                  0.35    0.00    2.70 v _217_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.13    0.39    3.09 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _098_ (net)
                  0.13    0.00    3.09 v _218_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.13    0.12    3.20 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _010_ (net)
                  0.13    0.00    3.20 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.20   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.09    0.22    0.24   10.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00   10.41 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.41   clock reconvergence pessimism
                         -0.11   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -3.20   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.2524588108062744

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8044

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2752910256385803

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9428

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.41 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.63    1.04 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.29    1.34 ^ _265_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.13    1.47 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.49    1.96 ^ _260_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.11    2.07 v _169_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.38    2.45 ^ _171_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
   0.25    2.70 v _186_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.39    3.09 v _217_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.12    3.20 ^ _218_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.00    3.20 ^ debug_miso_samples[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.20   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24   10.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.41 ^ debug_miso_samples[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.41   clock reconvergence pessimism
  -0.11   10.30   library setup time
          10.30   data required time
---------------------------------------------------------
          10.30   data required time
          -3.20   data arrival time
---------------------------------------------------------
           7.10   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: debug_miso_samples[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.41 ^ debug_miso_samples[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.42    0.83 v debug_miso_samples[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.90 ^ _164_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.94 v _183_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.94 v debug_miso_samples[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.94   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.41 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.41 ^ debug_miso_samples[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.41   clock reconvergence pessimism
   0.08    0.49   library hold time
           0.49   data required time
---------------------------------------------------------
           0.49   data required time
          -0.94   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.4056

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.4056

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
3.2048

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.0952

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
221.392911

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.61e-03   1.56e-03   1.98e-08   8.17e-03  31.4%
Combinational          9.48e-03   6.21e-03   3.59e-08   1.57e-02  60.4%
Clock                  9.36e-04   1.19e-03   5.95e-09   2.12e-03   8.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.70e-02   8.95e-03   6.16e-08   2.60e-02 100.0%
                          65.5%      34.5%       0.0%
