Loading plugins phase: Elapsed time ==> 0s.110ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\JP Shutter Driver\shutter_controller.cydsn\shutter_controller.cyprj -d CY8C4245AXI-483 -s E:\JP Shutter Driver\shutter_controller.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.116ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.259ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  shutter_controller.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\JP Shutter Driver\shutter_controller.cydsn\shutter_controller.cyprj -dcpsoc3 shutter_controller.v -verilog
======================================================================

======================================================================
Compiling:  shutter_controller.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\JP Shutter Driver\shutter_controller.cydsn\shutter_controller.cyprj -dcpsoc3 shutter_controller.v -verilog
======================================================================

======================================================================
Compiling:  shutter_controller.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\JP Shutter Driver\shutter_controller.cydsn\shutter_controller.cyprj -dcpsoc3 -verilog shutter_controller.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 19 14:50:26 2019


======================================================================
Compiling:  shutter_controller.v
Program  :   vpp
Options  :    -yv2 -q10 shutter_controller.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 19 14:50:26 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'shutter_controller.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  shutter_controller.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\JP Shutter Driver\shutter_controller.cydsn\shutter_controller.cyprj -dcpsoc3 -verilog shutter_controller.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 19 14:50:27 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\JP Shutter Driver\shutter_controller.cydsn\codegentemp\shutter_controller.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'E:\JP Shutter Driver\shutter_controller.cydsn\codegentemp\shutter_controller.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  shutter_controller.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\JP Shutter Driver\shutter_controller.cydsn\shutter_controller.cyprj -dcpsoc3 -verilog shutter_controller.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 19 14:50:28 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\JP Shutter Driver\shutter_controller.cydsn\codegentemp\shutter_controller.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'E:\JP Shutter Driver\shutter_controller.cydsn\codegentemp\shutter_controller.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\start_pulse:PWMUDB:km_run\
	\start_pulse:PWMUDB:ctrl_enable\
	\start_pulse:PWMUDB:control_7\
	\start_pulse:PWMUDB:control_6\
	\start_pulse:PWMUDB:control_5\
	\start_pulse:PWMUDB:control_4\
	\start_pulse:PWMUDB:control_3\
	\start_pulse:PWMUDB:control_2\
	\start_pulse:PWMUDB:control_1\
	\start_pulse:PWMUDB:control_0\
	\start_pulse:PWMUDB:ctrl_cmpmode2_2\
	\start_pulse:PWMUDB:ctrl_cmpmode2_1\
	\start_pulse:PWMUDB:ctrl_cmpmode2_0\
	\start_pulse:PWMUDB:ctrl_cmpmode1_2\
	\start_pulse:PWMUDB:ctrl_cmpmode1_1\
	\start_pulse:PWMUDB:ctrl_cmpmode1_0\
	\start_pulse:PWMUDB:capt_rising\
	\start_pulse:PWMUDB:capt_falling\
	\start_pulse:PWMUDB:trig_fall\
	\start_pulse:PWMUDB:sc_kill\
	\start_pulse:PWMUDB:min_kill\
	\start_pulse:PWMUDB:db_tc\
	\start_pulse:PWMUDB:dith_sel\
	\start_pulse:PWMUDB:compare2\
	Net_164
	Net_165
	\start_pulse:PWMUDB:MODULE_1:b_31\
	\start_pulse:PWMUDB:MODULE_1:b_30\
	\start_pulse:PWMUDB:MODULE_1:b_29\
	\start_pulse:PWMUDB:MODULE_1:b_28\
	\start_pulse:PWMUDB:MODULE_1:b_27\
	\start_pulse:PWMUDB:MODULE_1:b_26\
	\start_pulse:PWMUDB:MODULE_1:b_25\
	\start_pulse:PWMUDB:MODULE_1:b_24\
	\start_pulse:PWMUDB:MODULE_1:b_23\
	\start_pulse:PWMUDB:MODULE_1:b_22\
	\start_pulse:PWMUDB:MODULE_1:b_21\
	\start_pulse:PWMUDB:MODULE_1:b_20\
	\start_pulse:PWMUDB:MODULE_1:b_19\
	\start_pulse:PWMUDB:MODULE_1:b_18\
	\start_pulse:PWMUDB:MODULE_1:b_17\
	\start_pulse:PWMUDB:MODULE_1:b_16\
	\start_pulse:PWMUDB:MODULE_1:b_15\
	\start_pulse:PWMUDB:MODULE_1:b_14\
	\start_pulse:PWMUDB:MODULE_1:b_13\
	\start_pulse:PWMUDB:MODULE_1:b_12\
	\start_pulse:PWMUDB:MODULE_1:b_11\
	\start_pulse:PWMUDB:MODULE_1:b_10\
	\start_pulse:PWMUDB:MODULE_1:b_9\
	\start_pulse:PWMUDB:MODULE_1:b_8\
	\start_pulse:PWMUDB:MODULE_1:b_7\
	\start_pulse:PWMUDB:MODULE_1:b_6\
	\start_pulse:PWMUDB:MODULE_1:b_5\
	\start_pulse:PWMUDB:MODULE_1:b_4\
	\start_pulse:PWMUDB:MODULE_1:b_3\
	\start_pulse:PWMUDB:MODULE_1:b_2\
	\start_pulse:PWMUDB:MODULE_1:b_1\
	\start_pulse:PWMUDB:MODULE_1:b_0\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:a_31\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:a_30\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:a_29\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:a_28\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:a_27\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:a_26\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:a_25\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:a_24\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_31\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_30\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_29\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_28\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_27\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_26\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_25\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_24\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_23\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_22\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_21\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_20\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_19\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_18\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_17\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_16\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_15\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_14\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_13\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_12\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_11\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_10\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_9\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_8\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_7\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_6\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_5\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_4\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_3\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_2\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_1\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:b_0\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_31\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_30\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_29\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_28\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_27\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_26\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_25\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_24\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_23\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_22\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_21\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_20\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_19\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_18\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_17\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_16\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_15\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_14\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_13\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_12\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_11\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_10\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_9\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_8\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_7\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_6\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_5\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_4\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_3\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:s_2\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\start_pulse:Net_139\
	\start_pulse:Net_138\
	\start_pulse:Net_183\
	\Timer_1:TimerUDB:ctrl_enable\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:control_7\
	\Timer_1:TimerUDB:control_6\
	\Timer_1:TimerUDB:control_5\
	\Timer_1:TimerUDB:control_4\
	\Timer_1:TimerUDB:control_3\
	\Timer_1:TimerUDB:control_2\
	\Timer_1:TimerUDB:control_1\
	\Timer_1:TimerUDB:control_0\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_227
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\

    Synthesized names
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_31\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_30\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_29\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_28\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_27\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_26\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_25\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_24\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_23\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_22\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_21\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_20\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_19\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_18\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_17\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_16\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_15\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_14\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_13\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_12\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_11\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_10\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_9\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_8\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_7\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_6\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_5\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_4\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_3\
	\start_pulse:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 156 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__manual_open_net_0
Aliasing tmpOE__digital_control_net_0 to tmpOE__manual_open_net_0
Aliasing tmpOE__manual_close_net_0 to tmpOE__manual_open_net_0
Aliasing \start_pulse:Net_180\ to zero
Aliasing \start_pulse:PWMUDB:hwCapture\ to zero
Aliasing \start_pulse:PWMUDB:runmode_enable\\S\ to zero
Aliasing \start_pulse:PWMUDB:trig_disable\\R\ to \start_pulse:PWMUDB:runmode_enable\\R\
Aliasing \start_pulse:PWMUDB:trig_disable\\S\ to zero
Aliasing \start_pulse:Net_179\ to tmpOE__manual_open_net_0
Aliasing \start_pulse:PWMUDB:ltch_kill_reg\\R\ to \start_pulse:PWMUDB:runmode_enable\\R\
Aliasing \start_pulse:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \start_pulse:PWMUDB:km_tc\ to zero
Aliasing \start_pulse:PWMUDB:min_kill_reg\\R\ to \start_pulse:PWMUDB:runmode_enable\\R\
Aliasing \start_pulse:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \start_pulse:PWMUDB:final_kill\ to tmpOE__manual_open_net_0
Aliasing \start_pulse:PWMUDB:dith_count_1\\R\ to \start_pulse:PWMUDB:runmode_enable\\R\
Aliasing \start_pulse:PWMUDB:dith_count_1\\S\ to zero
Aliasing \start_pulse:PWMUDB:dith_count_0\\R\ to \start_pulse:PWMUDB:runmode_enable\\R\
Aliasing \start_pulse:PWMUDB:dith_count_0\\S\ to zero
Aliasing \start_pulse:PWMUDB:status_6\ to zero
Aliasing \start_pulse:PWMUDB:status_4\ to zero
Aliasing \start_pulse:PWMUDB:cmp2\ to zero
Aliasing \start_pulse:PWMUDB:cmp1_status_reg\\R\ to \start_pulse:PWMUDB:runmode_enable\\R\
Aliasing \start_pulse:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \start_pulse:PWMUDB:cmp2_status_reg\\R\ to \start_pulse:PWMUDB:runmode_enable\\R\
Aliasing \start_pulse:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \start_pulse:PWMUDB:final_kill_reg\\R\ to \start_pulse:PWMUDB:runmode_enable\\R\
Aliasing \start_pulse:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \start_pulse:PWMUDB:cs_addr_0\ to \start_pulse:PWMUDB:runmode_enable\\R\
Aliasing \start_pulse:PWMUDB:pwm1_i\ to zero
Aliasing \start_pulse:PWMUDB:pwm2_i\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__manual_open_net_0
Aliasing Net_169 to tmpOE__manual_open_net_0
Aliasing tmpOE__red_net_0 to tmpOE__manual_open_net_0
Aliasing tmpOE__green_net_0 to tmpOE__manual_open_net_0
Aliasing tmpOE__open_ind_net_0 to tmpOE__manual_open_net_0
Aliasing tmpOE__en_24_net_0 to tmpOE__manual_open_net_0
Aliasing tmpOE__en_5_net_0 to tmpOE__manual_open_net_0
Aliasing Net_12 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to tmpOE__manual_open_net_0
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__Interrupt_Out_net_0 to tmpOE__manual_open_net_0
Aliasing \start_pulse:PWMUDB:prevCompare1\\D\ to \start_pulse:PWMUDB:pwm_temp\
Aliasing \start_pulse:PWMUDB:tc_i_reg\\D\ to \start_pulse:PWMUDB:status_2\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire tmpOE__digital_control_net_0[9] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire tmpOE__manual_close_net_0[15] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire \start_pulse:Net_68\[23] = Net_162[402]
Removing Lhs of wire \start_pulse:Net_180\[41] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:hwCapture\[44] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:hwEnable\[45] = \start_pulse:Net_181\[46]
Removing Lhs of wire \start_pulse:Net_181\[46] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire \start_pulse:Net_178\[48] = Net_116[408]
Removing Lhs of wire \start_pulse:PWMUDB:trig_out\[51] = \start_pulse:PWMUDB:trig_rise\[49]
Removing Lhs of wire \start_pulse:PWMUDB:runmode_enable\\R\[55] = \start_pulse:Net_186\[56]
Removing Lhs of wire \start_pulse:Net_186\[56] = Net_161[198]
Removing Lhs of wire \start_pulse:PWMUDB:runmode_enable\\S\[57] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:trig_disable\\R\[58] = Net_161[198]
Removing Lhs of wire \start_pulse:PWMUDB:trig_disable\\S\[59] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:final_enable\[60] = \start_pulse:PWMUDB:runmode_enable\[52]
Removing Lhs of wire \start_pulse:Net_179\[62] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire \start_pulse:PWMUDB:ltch_kill_reg\\R\[64] = Net_161[198]
Removing Lhs of wire \start_pulse:PWMUDB:ltch_kill_reg\\S\[65] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:km_tc\[66] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:min_kill_reg\\R\[67] = Net_161[198]
Removing Lhs of wire \start_pulse:PWMUDB:min_kill_reg\\S\[68] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:final_kill\[71] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire \start_pulse:PWMUDB:add_vi_vv_MODGEN_1_1\[74] = \start_pulse:PWMUDB:MODULE_1:g2:a0:s_1\[361]
Removing Lhs of wire \start_pulse:PWMUDB:add_vi_vv_MODGEN_1_0\[76] = \start_pulse:PWMUDB:MODULE_1:g2:a0:s_0\[362]
Removing Lhs of wire \start_pulse:PWMUDB:dith_count_1\\R\[77] = Net_161[198]
Removing Lhs of wire \start_pulse:PWMUDB:dith_count_1\\S\[78] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:dith_count_0\\R\[79] = Net_161[198]
Removing Lhs of wire \start_pulse:PWMUDB:dith_count_0\\S\[80] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:status_6\[83] = zero[2]
Removing Rhs of wire \start_pulse:PWMUDB:status_5\[84] = \start_pulse:PWMUDB:final_kill_reg\[98]
Removing Lhs of wire \start_pulse:PWMUDB:status_4\[85] = zero[2]
Removing Rhs of wire \start_pulse:PWMUDB:status_3\[86] = \start_pulse:PWMUDB:fifo_full\[105]
Removing Rhs of wire \start_pulse:PWMUDB:status_1\[88] = \start_pulse:PWMUDB:cmp2_status_reg\[97]
Removing Rhs of wire \start_pulse:PWMUDB:status_0\[89] = \start_pulse:PWMUDB:cmp1_status_reg\[96]
Removing Lhs of wire \start_pulse:PWMUDB:cmp2_status\[94] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:cmp2\[95] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:cmp1_status_reg\\R\[99] = Net_161[198]
Removing Lhs of wire \start_pulse:PWMUDB:cmp1_status_reg\\S\[100] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:cmp2_status_reg\\R\[101] = Net_161[198]
Removing Lhs of wire \start_pulse:PWMUDB:cmp2_status_reg\\S\[102] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:final_kill_reg\\R\[103] = Net_161[198]
Removing Lhs of wire \start_pulse:PWMUDB:final_kill_reg\\S\[104] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:cs_addr_2\[106] = \start_pulse:PWMUDB:tc_i\[53]
Removing Lhs of wire \start_pulse:PWMUDB:cs_addr_1\[107] = \start_pulse:PWMUDB:runmode_enable\[52]
Removing Lhs of wire \start_pulse:PWMUDB:cs_addr_0\[108] = Net_161[198]
Removing Lhs of wire \start_pulse:PWMUDB:pwm1_i\[194] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:pwm2_i\[196] = zero[2]
Removing Rhs of wire Net_161[198] = \start_pulse:PWMUDB:tc_i_reg\[197]
Removing Rhs of wire Net_180[199] = \start_pulse:PWMUDB:pwm_i_reg\[191]
Removing Lhs of wire \start_pulse:PWMUDB:pwm_temp\[202] = \start_pulse:PWMUDB:cmp1\[92]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_23\[243] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_22\[244] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_21\[245] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_20\[246] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_19\[247] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_18\[248] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_17\[249] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_16\[250] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_15\[251] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_14\[252] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_13\[253] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_12\[254] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_11\[255] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_10\[256] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_9\[257] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_8\[258] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_7\[259] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_6\[260] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_5\[261] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_4\[262] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_3\[263] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_2\[264] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_1\[265] = \start_pulse:PWMUDB:MODIN1_1\[266]
Removing Lhs of wire \start_pulse:PWMUDB:MODIN1_1\[266] = \start_pulse:PWMUDB:dith_count_1\[73]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:a_0\[267] = \start_pulse:PWMUDB:MODIN1_0\[268]
Removing Lhs of wire \start_pulse:PWMUDB:MODIN1_0\[268] = \start_pulse:PWMUDB:dith_count_0\[75]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[400] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[401] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire Net_169[407] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire tmpOE__red_net_0[412] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire tmpOE__green_net_0[419] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire tmpOE__open_ind_net_0[427] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire tmpOE__en_24_net_0[435] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire Net_105[441] = cy_srff_2[440]
Removing Lhs of wire tmpOE__en_5_net_0[445] = tmpOE__manual_open_net_0[1]
Removing Rhs of wire Net_266[453] = \Timer_1:TimerUDB:tc_reg_i\[484]
Removing Lhs of wire Net_12[454] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[468] = zero[2]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[477] = \Timer_1:TimerUDB:runmode_enable\[489]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[478] = \Timer_1:TimerUDB:hwEnable\[479]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[478] = Net_225[451]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[481] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[483] = \Timer_1:TimerUDB:status_tc\[480]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[488] = \Timer_1:TimerUDB:capt_fifo_load\[476]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[491] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[492] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[493] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[494] = \Timer_1:TimerUDB:status_tc\[480]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[495] = \Timer_1:TimerUDB:capt_fifo_load\[476]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[496] = \Timer_1:TimerUDB:fifo_full\[497]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[498] = \Timer_1:TimerUDB:fifo_nempty\[499]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[502] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[503] = \Timer_1:TimerUDB:trig_reg\[490]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[504] = \Timer_1:TimerUDB:per_zero\[482]
Removing Lhs of wire tmpOE__Interrupt_Out_net_0[586] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire \start_pulse:PWMUDB:prevCapture\\D\[593] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:trig_last\\D\[594] = Net_116[408]
Removing Lhs of wire \start_pulse:PWMUDB:prevCompare1\\D\[601] = \start_pulse:PWMUDB:cmp1\[92]
Removing Lhs of wire \start_pulse:PWMUDB:cmp1_status_reg\\D\[602] = \start_pulse:PWMUDB:cmp1_status\[93]
Removing Lhs of wire \start_pulse:PWMUDB:cmp2_status_reg\\D\[603] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:pwm_i_reg\\D\[605] = \start_pulse:PWMUDB:pwm_i\[192]
Removing Lhs of wire \start_pulse:PWMUDB:pwm1_i_reg\\D\[606] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:pwm2_i_reg\\D\[607] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:tc_i_reg\\D\[608] = \start_pulse:PWMUDB:status_2\[87]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[610] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[611] = \Timer_1:TimerUDB:status_tc\[480]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[612] = Net_225[451]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[613] = \Timer_1:TimerUDB:capt_fifo_load\[476]

------------------------------------------------------
Aliased 0 equations, 119 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__manual_open_net_0' (cost = 0):
tmpOE__manual_open_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_116' (cost = 5):
Net_116 <= (Net_2
	OR Net_8);

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:trig_rise\' (cost = 2):
\start_pulse:PWMUDB:trig_rise\ <= ((not \start_pulse:PWMUDB:trig_last\ and Net_2)
	OR (not \start_pulse:PWMUDB:trig_last\ and Net_8));

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:compare1\' (cost = 1):
\start_pulse:PWMUDB:compare1\ <= ((not \start_pulse:PWMUDB:cmp1_eq\ and not \start_pulse:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\start_pulse:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \start_pulse:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\start_pulse:PWMUDB:dith_count_1\ and \start_pulse:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_187' (cost = 2):
Net_187 <= ((Net_184 and cy_srff_2));

Note:  Expanding virtual equation for 'Net_79' (cost = 1):
Net_79 <= ((not Net_8 and not Net_2));

Note:  Expanding virtual equation for 'Net_225' (cost = 6):
Net_225 <= ((not cy_srff_2 and Net_184)
	OR (not Net_184 and cy_srff_2));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 2):
\Timer_1:TimerUDB:timer_enable\ <= ((not cy_srff_2 and Net_184)
	OR (not Net_184 and cy_srff_2));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:cmp1\' (cost = 2):
\start_pulse:PWMUDB:cmp1\ <= ((not \start_pulse:PWMUDB:cmp1_eq\ and not \start_pulse:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\start_pulse:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \start_pulse:PWMUDB:dith_count_0\ and \start_pulse:PWMUDB:dith_count_1\)
	OR (not \start_pulse:PWMUDB:dith_count_1\ and \start_pulse:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_183' (cost = 8):
Net_183 <= ((not Net_8 and not Net_2)
	OR Net_80);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_181' (cost = 2):
Net_181 <= ((not Net_80 and Net_8)
	OR (not Net_80 and Net_2));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 36 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \start_pulse:PWMUDB:final_capture\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \Timer_1:TimerUDB:trig_reg\ to Net_225
Aliasing \start_pulse:PWMUDB:min_kill_reg\\D\ to tmpOE__manual_open_net_0
Aliasing \start_pulse:PWMUDB:ltch_kill_reg\\D\ to tmpOE__manual_open_net_0
Aliasing \start_pulse:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \start_pulse:PWMUDB:final_capture\[110] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[371] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[381] = zero[2]
Removing Lhs of wire \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[391] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[476] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[490] = Net_225[451]
Removing Lhs of wire \start_pulse:PWMUDB:min_kill_reg\\D\[592] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire \start_pulse:PWMUDB:ltch_kill_reg\\D\[598] = tmpOE__manual_open_net_0[1]
Removing Lhs of wire \start_pulse:PWMUDB:final_kill_reg\\D\[604] = zero[2]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=E:\JP Shutter Driver\shutter_controller.cydsn\shutter_controller.cyprj" -dcpsoc3 shutter_controller.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.602ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 19 December 2019 14:50:29
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\JP Shutter Driver\shutter_controller.cydsn\shutter_controller.cyprj -d CY8C4245AXI-483 shutter_controller.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \start_pulse:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \start_pulse:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \start_pulse:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \start_pulse:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \start_pulse:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \start_pulse:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'HS_Clock'. Fanout=1, Signal=Net_182_digital
    Digital Clock 1: Automatic-assigning  clock 'microsecond_clock'. Fanout=1, Signal=Net_162_digital
    Digital Clock 2: Automatic-assigning  clock 'microsecond_clock_1'. Fanout=1, Signal=Net_313_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \start_pulse:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = manual_open(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => manual_open(0)__PA ,
            fb => Net_8 ,
            pad => manual_open(0)_PAD );
        Properties:
        {
        }

    Pin : Name = digital_control(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => digital_control(0)__PA ,
            fb => Net_2 ,
            pad => digital_control(0)_PAD );
        Properties:
        {
        }

    Pin : Name = manual_close(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => manual_close(0)__PA ,
            fb => Net_80 ,
            pad => manual_close(0)_PAD );
        Properties:
        {
        }

    Pin : Name = red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => red(0)__PA ,
            pin_input => Net_112 ,
            pad => red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => green(0)__PA ,
            pin_input => Net_187 ,
            pad => green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = open_ind(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => open_ind(0)__PA ,
            fb => Net_184 ,
            pad => open_ind(0)_PAD );
        Properties:
        {
        }

    Pin : Name = en_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => en_24(0)__PA ,
            pin_input => Net_177 ,
            pad => en_24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = en_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => en_5(0)__PA ,
            pin_input => Net_195 ,
            pad => en_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Interrupt_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Interrupt_Out(0)__PA ,
            pin_input => Net_245 ,
            pad => Interrupt_Out(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\start_pulse:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \start_pulse:PWMUDB:runmode_enable\ * \start_pulse:PWMUDB:tc_i\
        );
        Output = \start_pulse:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_177, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8 * !Net_80 * Net_180
            + Net_2 * !Net_80 * Net_180
        );
        Output = Net_177 (fanout=1)

    MacroCell: Name=Net_112, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_184 * cy_srff_2
        );
        Output = Net_112 (fanout=1)

    MacroCell: Name=Net_187, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_184 * cy_srff_2
        );
        Output = Net_187 (fanout=1)

    MacroCell: Name=Net_195, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cy_srff_2
        );
        Output = Net_195 (fanout=1)

    MacroCell: Name=Net_225, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_184 * cy_srff_2
            + Net_184 * !cy_srff_2
        );
        Output = Net_225 (fanout=2)

    MacroCell: Name=Net_245, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_184 * cy_srff_2 * Net_266
            + Net_184 * !cy_srff_2 * Net_266
        );
        Output = Net_245 (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_184 * cy_srff_2 * \Timer_1:TimerUDB:per_zero\
            + Net_184 * !cy_srff_2 * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\start_pulse:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8 * !Net_2
        );
        Output = \start_pulse:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\start_pulse:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Reset  = (Net_161)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_8 * !\start_pulse:PWMUDB:trig_last\ * 
              !\start_pulse:PWMUDB:runmode_enable\ * 
              !\start_pulse:PWMUDB:trig_disable\
            + Net_2 * !\start_pulse:PWMUDB:trig_last\ * 
              !\start_pulse:PWMUDB:runmode_enable\ * 
              !\start_pulse:PWMUDB:trig_disable\
            + \start_pulse:PWMUDB:runmode_enable\ * 
              !\start_pulse:PWMUDB:tc_i\
        );
        Output = \start_pulse:PWMUDB:runmode_enable\ (fanout=7)

    MacroCell: Name=\start_pulse:PWMUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Reset  = (Net_161)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \start_pulse:PWMUDB:runmode_enable\ * \start_pulse:PWMUDB:tc_i\ * 
              !\start_pulse:PWMUDB:trig_disable\
        );
        Output = \start_pulse:PWMUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\start_pulse:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\start_pulse:PWMUDB:cmp1_eq\ * !\start_pulse:PWMUDB:cmp1_less\
        );
        Output = \start_pulse:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\start_pulse:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Reset  = (Net_161)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\start_pulse:PWMUDB:prevCompare1\ * 
              !\start_pulse:PWMUDB:cmp1_eq\ * !\start_pulse:PWMUDB:cmp1_less\
        );
        Output = \start_pulse:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_180, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \start_pulse:PWMUDB:runmode_enable\ * 
              !\start_pulse:PWMUDB:cmp1_eq\ * !\start_pulse:PWMUDB:cmp1_less\
        );
        Output = Net_180 (fanout=1)

    MacroCell: Name=Net_161, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \start_pulse:PWMUDB:runmode_enable\ * \start_pulse:PWMUDB:tc_i\
        );
        Output = Net_161 (fanout=6)

    MacroCell: Name=cy_srff_2, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_182_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8 * !Net_80
            + Net_2 * !Net_80
        );
        Output = cy_srff_2 (fanout=7)

    MacroCell: Name=Net_266, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_313_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_184 * cy_srff_2 * \Timer_1:TimerUDB:per_zero\
            + Net_184 * !cy_srff_2 * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_266 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\start_pulse:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_162_digital ,
            cs_addr_2 => \start_pulse:PWMUDB:tc_i\ ,
            cs_addr_1 => \start_pulse:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_161 ,
            chain_out => \start_pulse:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \start_pulse:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\start_pulse:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_162_digital ,
            cs_addr_2 => \start_pulse:PWMUDB:tc_i\ ,
            cs_addr_1 => \start_pulse:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_161 ,
            ce0_comb => \start_pulse:PWMUDB:cmp1_eq\ ,
            cl0_comb => \start_pulse:PWMUDB:cmp1_less\ ,
            z0_comb => \start_pulse:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \start_pulse:PWMUDB:status_3\ ,
            chain_in => \start_pulse:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \start_pulse:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_313_digital ,
            cs_addr_1 => Net_225 ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_313_digital ,
            cs_addr_1 => Net_225 ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\start_pulse:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_161 ,
            clock => Net_162_digital ,
            status_3 => \start_pulse:PWMUDB:status_3\ ,
            status_2 => \start_pulse:PWMUDB:status_2\ ,
            status_0 => \start_pulse:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_313_digital ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    1 :    4 : 75.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   11 :   25 :   36 : 30.56 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   17 :   15 :   32 : 53.13 %
  Unique P-terms              :   21 :   43 :   64 : 32.81 %
  Total P-terms               :   25 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.060ms
Tech Mapping phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
manual_open(0)                      : [IOP=(2)][IoId=(2)]                
digital_control(0)                  : [IOP=(2)][IoId=(5)]                
manual_close(0)                     : [IOP=(2)][IoId=(1)]                
red(0)                              : [IOP=(1)][IoId=(4)]                
green(0)                            : [IOP=(1)][IoId=(3)]                
open_ind(0)                         : [IOP=(1)][IoId=(1)]                
en_24(0)                            : [IOP=(0)][IoId=(5)]                
en_5(0)                             : [IOP=(0)][IoId=(2)]                
Interrupt_Out(0)                    : [IOP=(0)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1185051s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0006987 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            2.75
               Macrocells :            2.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       5.75 :       4.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=cy_srff_2, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_182_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8 * !Net_80
            + Net_2 * !Net_80
        );
        Output = cy_srff_2 (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_177, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_8 * !Net_80 * Net_180
            + Net_2 * !Net_80 * Net_180
        );
        Output = Net_177 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_180, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \start_pulse:PWMUDB:runmode_enable\ * 
              !\start_pulse:PWMUDB:cmp1_eq\ * !\start_pulse:PWMUDB:cmp1_less\
        );
        Output = Net_180 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_313_digital ,
        cs_addr_1 => Net_225 ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_313_digital ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\start_pulse:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\start_pulse:PWMUDB:cmp1_eq\ * !\start_pulse:PWMUDB:cmp1_less\
        );
        Output = \start_pulse:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\start_pulse:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Reset  = (Net_161)
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_8 * !\start_pulse:PWMUDB:trig_last\ * 
              !\start_pulse:PWMUDB:runmode_enable\ * 
              !\start_pulse:PWMUDB:trig_disable\
            + Net_2 * !\start_pulse:PWMUDB:trig_last\ * 
              !\start_pulse:PWMUDB:runmode_enable\ * 
              !\start_pulse:PWMUDB:trig_disable\
            + \start_pulse:PWMUDB:runmode_enable\ * 
              !\start_pulse:PWMUDB:tc_i\
        );
        Output = \start_pulse:PWMUDB:runmode_enable\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\start_pulse:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Reset  = (Net_161)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\start_pulse:PWMUDB:prevCompare1\ * 
              !\start_pulse:PWMUDB:cmp1_eq\ * !\start_pulse:PWMUDB:cmp1_less\
        );
        Output = \start_pulse:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\start_pulse:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8 * !Net_2
        );
        Output = \start_pulse:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_161, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \start_pulse:PWMUDB:runmode_enable\ * \start_pulse:PWMUDB:tc_i\
        );
        Output = Net_161 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\start_pulse:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_162_digital ,
        cs_addr_2 => \start_pulse:PWMUDB:tc_i\ ,
        cs_addr_1 => \start_pulse:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_161 ,
        chain_out => \start_pulse:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \start_pulse:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=2, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_225, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_184 * cy_srff_2
            + Net_184 * !cy_srff_2
        );
        Output = Net_225 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_112, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_184 * cy_srff_2
        );
        Output = Net_112 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_187, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_184 * cy_srff_2
        );
        Output = Net_187 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_195, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !cy_srff_2
        );
        Output = Net_195 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_184 * cy_srff_2 * \Timer_1:TimerUDB:per_zero\
            + Net_184 * !cy_srff_2 * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_266, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_313_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_184 * cy_srff_2 * \Timer_1:TimerUDB:per_zero\
            + Net_184 * !cy_srff_2 * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_266 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_245, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_184 * cy_srff_2 * Net_266
            + Net_184 * !cy_srff_2 * Net_266
        );
        Output = Net_245 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_313_digital ,
        cs_addr_1 => Net_225 ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\start_pulse:PWMUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_162_digital) => Global
            Reset  = (Net_161)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \start_pulse:PWMUDB:runmode_enable\ * \start_pulse:PWMUDB:tc_i\ * 
              !\start_pulse:PWMUDB:trig_disable\
        );
        Output = \start_pulse:PWMUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\start_pulse:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \start_pulse:PWMUDB:runmode_enable\ * \start_pulse:PWMUDB:tc_i\
        );
        Output = \start_pulse:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\start_pulse:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_162_digital ,
        cs_addr_2 => \start_pulse:PWMUDB:tc_i\ ,
        cs_addr_1 => \start_pulse:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_161 ,
        ce0_comb => \start_pulse:PWMUDB:cmp1_eq\ ,
        cl0_comb => \start_pulse:PWMUDB:cmp1_less\ ,
        z0_comb => \start_pulse:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \start_pulse:PWMUDB:status_3\ ,
        chain_in => \start_pulse:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \start_pulse:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\start_pulse:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_161 ,
        clock => Net_162_digital ,
        status_3 => \start_pulse:PWMUDB:status_3\ ,
        status_2 => \start_pulse:PWMUDB:status_2\ ,
        status_0 => \start_pulse:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Interrupt_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Interrupt_Out(0)__PA ,
        pin_input => Net_245 ,
        pad => Interrupt_Out(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = en_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => en_5(0)__PA ,
        pin_input => Net_195 ,
        pad => en_5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = en_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => en_24(0)__PA ,
        pin_input => Net_177 ,
        pad => en_24(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=1]: 
Pin : Name = open_ind(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => open_ind(0)__PA ,
        fb => Net_184 ,
        pad => open_ind(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => green(0)__PA ,
        pin_input => Net_187 ,
        pad => green(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => red(0)__PA ,
        pin_input => Net_112 ,
        pad => red(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = manual_close(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => manual_close(0)__PA ,
        fb => Net_80 ,
        pad => manual_close(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = manual_open(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => manual_open(0)__PA ,
        fb => Net_8 ,
        pad => manual_open(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = digital_control(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => digital_control(0)__PA ,
        fb => Net_2 ,
        pad => digital_control(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            udb_div_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_182_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_162_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 ,
            gen_clk_out_2 => Net_313_digital ,
            gen_clk_in_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT |   Interrupt_Out(0) | In(Net_245)
     |   2 |     * |      NONE |         CMOS_OUT |            en_5(0) | In(Net_195)
     |   5 |     * |      NONE |         CMOS_OUT |           en_24(0) | In(Net_177)
-----+-----+-------+-----------+------------------+--------------------+------------
   1 |   1 |     * |      NONE |    RES_PULL_DOWN |        open_ind(0) | FB(Net_184)
     |   3 |     * |      NONE |         CMOS_OUT |           green(0) | In(Net_187)
     |   4 |     * |      NONE |         CMOS_OUT |             red(0) | In(Net_112)
-----+-----+-------+-----------+------------------+--------------------+------------
   2 |   1 |     * |      NONE |    RES_PULL_DOWN |    manual_close(0) | FB(Net_80)
     |   2 |     * |      NONE |    RES_PULL_DOWN |     manual_open(0) | FB(Net_8)
     |   5 |     * |      NONE |    RES_PULL_DOWN | digital_control(0) | FB(Net_2)
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.010ms
Digital Placement phase: Elapsed time ==> 0s.851ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "shutter_controller_r.vh2" --pcf-path "shutter_controller.pco" --des-name "shutter_controller" --dsf-path "shutter_controller.dsf" --sdc-path "shutter_controller.sdc" --lib-path "shutter_controller_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.370ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.409ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in shutter_controller_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.534ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.849ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.859ms
API generation phase: Elapsed time ==> 3s.285ms
Dependency generation phase: Elapsed time ==> 0s.090ms
Cleanup phase: Elapsed time ==> 0s.030ms
