{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 21:48:21 2016 " "Info: Processing started: Thu Jun 16 21:48:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "PROJETO12:FF4\|QSTATE " "Info: Detected ripple clock \"PROJETO12:FF4\|QSTATE\" as buffer" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROJETO12:FF4\|QSTATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PROJETO12:FF2\|QSTATE " "Info: Detected ripple clock \"PROJETO12:FF2\|QSTATE\" as buffer" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROJETO12:FF2\|QSTATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PROJETO12:FF3\|QSTATE " "Info: Detected ripple clock \"PROJETO12:FF3\|QSTATE\" as buffer" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROJETO12:FF3\|QSTATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register PROJETO12:FF8\|QSTATE PROJETO12:FF6\|QSTATE 420.17 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 420.17 MHz between source register \"PROJETO12:FF8\|QSTATE\" and destination register \"PROJETO12:FF6\|QSTATE\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.767 ns + Longest register register " "Info: + Longest register to register delay is 0.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PROJETO12:FF8\|QSTATE 1 REG LCFF_X7_Y19_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y19_N3; Fanout = 3; REG Node = 'PROJETO12:FF8\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF8|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.371 ns) 0.683 ns PROJETO12:FF6\|QSTATE~28 2 COMB LCCOMB_X7_Y19_N14 1 " "Info: 2: + IC(0.312 ns) + CELL(0.371 ns) = 0.683 ns; Loc. = LCCOMB_X7_Y19_N14; Fanout = 1; COMB Node = 'PROJETO12:FF6\|QSTATE~28'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { PROJETO12:FF8|QSTATE PROJETO12:FF6|QSTATE~28 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.767 ns PROJETO12:FF6\|QSTATE 3 REG LCFF_X7_Y19_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.767 ns; Loc. = LCFF_X7_Y19_N15; Fanout = 3; REG Node = 'PROJETO12:FF6\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PROJETO12:FF6|QSTATE~28 PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.455 ns ( 59.32 % ) " "Info: Total cell delay = 0.455 ns ( 59.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 40.68 % ) " "Info: Total interconnect delay = 0.312 ns ( 40.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { PROJETO12:FF8|QSTATE PROJETO12:FF6|QSTATE~28 PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.767 ns" { PROJETO12:FF8|QSTATE {} PROJETO12:FF6|QSTATE~28 {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.371ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 7.616 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 7.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.787 ns) 2.736 ns PROJETO12:FF2\|QSTATE 2 REG LCFF_X10_Y19_N1 4 " "Info: 2: + IC(0.950 ns) + CELL(0.787 ns) = 2.736 ns; Loc. = LCFF_X10_Y19_N1; Fanout = 4; REG Node = 'PROJETO12:FF2\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { CLOCK PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 3.996 ns PROJETO12:FF3\|QSTATE 3 REG LCFF_X9_Y19_N29 6 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 3.996 ns; Loc. = LCFF_X9_Y19_N29; Fanout = 6; REG Node = 'PROJETO12:FF3\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.065 ns PROJETO12:FF3\|QSTATE~clkctrl 4 COMB CLKCTRL_G5 3 " "Info: 4: + IC(2.069 ns) + CELL(0.000 ns) = 6.065 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'PROJETO12:FF3\|QSTATE~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 7.616 ns PROJETO12:FF6\|QSTATE 5 REG LCFF_X7_Y19_N15 3 " "Info: 5: + IC(1.014 ns) + CELL(0.537 ns) = 7.616 ns; Loc. = LCFF_X7_Y19_N15; Fanout = 3; REG Node = 'PROJETO12:FF6\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 40.84 % ) " "Info: Total cell delay = 3.110 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 59.16 % ) " "Info: Total interconnect delay = 4.506 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 7.616 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 7.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.787 ns) 2.736 ns PROJETO12:FF2\|QSTATE 2 REG LCFF_X10_Y19_N1 4 " "Info: 2: + IC(0.950 ns) + CELL(0.787 ns) = 2.736 ns; Loc. = LCFF_X10_Y19_N1; Fanout = 4; REG Node = 'PROJETO12:FF2\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { CLOCK PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 3.996 ns PROJETO12:FF3\|QSTATE 3 REG LCFF_X9_Y19_N29 6 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 3.996 ns; Loc. = LCFF_X9_Y19_N29; Fanout = 6; REG Node = 'PROJETO12:FF3\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.065 ns PROJETO12:FF3\|QSTATE~clkctrl 4 COMB CLKCTRL_G5 3 " "Info: 4: + IC(2.069 ns) + CELL(0.000 ns) = 6.065 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'PROJETO12:FF3\|QSTATE~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 7.616 ns PROJETO12:FF8\|QSTATE 5 REG LCFF_X7_Y19_N3 3 " "Info: 5: + IC(1.014 ns) + CELL(0.537 ns) = 7.616 ns; Loc. = LCFF_X7_Y19_N3; Fanout = 3; REG Node = 'PROJETO12:FF8\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF8|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 40.84 % ) " "Info: Total cell delay = 3.110 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 59.16 % ) " "Info: Total interconnect delay = 4.506 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF8|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF8|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF8|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF8|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { PROJETO12:FF8|QSTATE PROJETO12:FF6|QSTATE~28 PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.767 ns" { PROJETO12:FF8|QSTATE {} PROJETO12:FF6|QSTATE~28 {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.371ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF8|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF8|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { PROJETO12:FF6|QSTATE {} } {  } {  } "" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK S0 PROJETO12:FF6\|QSTATE 12.692 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"S0\" through register \"PROJETO12:FF6\|QSTATE\" is 12.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 7.616 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 7.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.787 ns) 2.736 ns PROJETO12:FF2\|QSTATE 2 REG LCFF_X10_Y19_N1 4 " "Info: 2: + IC(0.950 ns) + CELL(0.787 ns) = 2.736 ns; Loc. = LCFF_X10_Y19_N1; Fanout = 4; REG Node = 'PROJETO12:FF2\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { CLOCK PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 3.996 ns PROJETO12:FF3\|QSTATE 3 REG LCFF_X9_Y19_N29 6 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 3.996 ns; Loc. = LCFF_X9_Y19_N29; Fanout = 6; REG Node = 'PROJETO12:FF3\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.065 ns PROJETO12:FF3\|QSTATE~clkctrl 4 COMB CLKCTRL_G5 3 " "Info: 4: + IC(2.069 ns) + CELL(0.000 ns) = 6.065 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'PROJETO12:FF3\|QSTATE~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 7.616 ns PROJETO12:FF6\|QSTATE 5 REG LCFF_X7_Y19_N15 3 " "Info: 5: + IC(1.014 ns) + CELL(0.537 ns) = 7.616 ns; Loc. = LCFF_X7_Y19_N15; Fanout = 3; REG Node = 'PROJETO12:FF6\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 40.84 % ) " "Info: Total cell delay = 3.110 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 59.16 % ) " "Info: Total interconnect delay = 4.506 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.826 ns + Longest register pin " "Info: + Longest register to pin delay is 4.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PROJETO12:FF6\|QSTATE 1 REG LCFF_X7_Y19_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y19_N15; Fanout = 3; REG Node = 'PROJETO12:FF6\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.438 ns) 0.970 ns S0~8 2 COMB LCCOMB_X8_Y19_N16 1 " "Info: 2: + IC(0.532 ns) + CELL(0.438 ns) = 0.970 ns; Loc. = LCCOMB_X8_Y19_N16; Fanout = 1; COMB Node = 'S0~8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { PROJETO12:FF6|QSTATE S0~8 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(2.642 ns) 4.826 ns S0 3 PIN PIN_M2 0 " "Info: 3: + IC(1.214 ns) + CELL(2.642 ns) = 4.826 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'S0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { S0~8 S0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 63.82 % ) " "Info: Total cell delay = 3.080 ns ( 63.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.746 ns ( 36.18 % ) " "Info: Total interconnect delay = 1.746 ns ( 36.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.826 ns" { PROJETO12:FF6|QSTATE S0~8 S0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.826 ns" { PROJETO12:FF6|QSTATE {} S0~8 {} S0 {} } { 0.000ns 0.532ns 1.214ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.826 ns" { PROJETO12:FF6|QSTATE S0~8 S0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.826 ns" { PROJETO12:FF6|QSTATE {} S0~8 {} S0 {} } { 0.000ns 0.532ns 1.214ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "D\[6\] S0 11.442 ns Longest " "Info: Longest tpd from source pin \"D\[6\]\" to destination pin \"S0\" is 11.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns D\[6\] 1 PIN PIN_AC7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC7; Fanout = 1; PIN Node = 'D\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.592 ns) + CELL(0.438 ns) 6.870 ns Mux0~44 2 COMB LCCOMB_X8_Y19_N10 2 " "Info: 2: + IC(5.592 ns) + CELL(0.438 ns) = 6.870 ns; Loc. = LCCOMB_X8_Y19_N10; Fanout = 2; COMB Node = 'Mux0~44'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { D[6] Mux0~44 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.275 ns) 7.586 ns S0~8 3 COMB LCCOMB_X8_Y19_N16 1 " "Info: 3: + IC(0.441 ns) + CELL(0.275 ns) = 7.586 ns; Loc. = LCCOMB_X8_Y19_N16; Fanout = 1; COMB Node = 'S0~8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { Mux0~44 S0~8 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(2.642 ns) 11.442 ns S0 4 PIN PIN_M2 0 " "Info: 4: + IC(1.214 ns) + CELL(2.642 ns) = 11.442 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'S0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { S0~8 S0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.195 ns ( 36.66 % ) " "Info: Total cell delay = 4.195 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.247 ns ( 63.34 % ) " "Info: Total interconnect delay = 7.247 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.442 ns" { D[6] Mux0~44 S0~8 S0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.442 ns" { D[6] {} D[6]~combout {} Mux0~44 {} S0~8 {} S0 {} } { 0.000ns 0.000ns 5.592ns 0.441ns 1.214ns } { 0.000ns 0.840ns 0.438ns 0.275ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Allocated 174 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 21:48:25 2016 " "Info: Processing ended: Thu Jun 16 21:48:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
