{
 "author" : "Premysl Houdek",
 "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
 "name" : "tms570",
 "peripherals" : [
   {
     "name" : "SPI",
     "full name" : "Multi-Buffered Serial Peripheral Interface Module",
     "offset" : ["0xFFF7F400"],
     "registers" : [
       {
       "name" : "SPIGCR0",
       "info" : "SPI Global Control Register 0",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "nRESET",
         "info" : "This is the local reset control for the module."
         }
        ]
       },
       {
       "name" : "SPIGCR1",
       "info" : "SPI Global Control Register 1",
       "lenght" : "32",
       "adress" : "0x4",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SPIEN",
         "info" : "SPI enable. This bit enables SPI transfers."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "LOOPBACK",
         "info" : "Internal loop-back test mode. The internal self-test option can be enabled by setting this bit."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "POWERDOWN",
         "info" : "When active, the SPI state machine enters a power-down state."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKMOD",
         "info" : "Clock mode. This bit selects either an internal or external clock source."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MASTER",
         "info" : "SPISIMO/SPISOMI pin direction determination."
         }
        ]
       },
       {
       "name" : "SPIINT0",
       "info" : "SPI Interrupt Register",
       "lenght" : "32",
       "adress" : "0x8",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENABLEHIGHZ",
         "info" : "SPIENA pin high-impedance enable."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DMAREQEN",
         "info" : "DMA request enable."
         }
        ]
       },
       {
       "name" : "SPILVL",
       "info" : "SPI Interrupt Level Register",
       "lenght" : "32",
       "adress" : "0xc",
       "fields" : [
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TXINTLVL",
         "info" : "Transmit interrupt level."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RXINTLVL",
         "info" : "Receive interrupt level."
         },
         {
         "start_bit" : "6",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RXOVRNINTLVL",
         "info" : "Receive overrun interrupt level."
         },
         {
         "start_bit" : "4",
         "bit_lenght" : "1",
         "bit_Field_Name" : "BITERRLVL",
         "info" : "Bit error interrupt level."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DESYNCLVL",
         "info" : "Desynchronized slave interrupt level. (master mode only)."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PARERRLVL",
         "info" : "Parity error interrupt level."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TIMEOUTLVL",
         "info" : "SPIENA pin time-out interrupt level."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DLENERRLVL",
         "info" : "Data length error interrupt level (line) select."
         }
        ]
       },
       {
       "name" : "SPIFLG",
       "info" : "SPI Flag Register",
       "lenght" : "32",
       "adress" : "0x10",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "BUFINITACTIVE",
         "info" : "Indicates the status of multi-buffer initialization process."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TXINTFLG",
         "info" : "Transmitter-empty interrupt flag."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RXINTFLG",
         "info" : "Receiver-full interrupt flag."
         },
         {
         "start_bit" : "6",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RXOVRNINTFLG",
         "info" : "Receiver overrun flag."
         },
         {
         "start_bit" : "4",
         "bit_lenght" : "1",
         "bit_Field_Name" : "BITERRFLG",
         "info" : "Mismatch of internal transmit data and transmitted data."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DESYNCFLG",
         "info" : "Desynchronization of slave device."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PARITYERRFLG",
         "info" : "Calculated parity differs from received parity bit."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TIMEOUTFLG",
         "info" : "Time-out caused by nonactivation of ENA signal."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DLENERRFLG",
         "info" : "Data-length error flag."
         }
        ]
       },
       {
       "name" : "SPIPC0",
       "info" : "SPI Pin Control Register 0",
       "lenght" : "32",
       "adress" : "0x14",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SOMIFUN",
         "info" : "Slave out, master in function."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SIMOFUN",
         "info" : "Slave in, master out function."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SOMIFUN0",
         "info" : "SOMIFUN0"
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SIMOFUN0",
         "info" : "Slave in, master out function."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKFUN",
         "info" : "CLKFUN"
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENAFUN",
         "info" : "SPIENA function."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SCSFUN",
         "info" : "SPISCSx function."
         }
        ]
       },
       {
       "name" : "SPIPC1",
       "info" : "SPI Pin Control Register 1",
       "lenght" : "32",
       "adress" : "0x18",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SOMIDIR",
         "info" : "SPISOMIx direction. Controls the direction of SPISOMIx when used for general-purpose I/O."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SIMODIR",
         "info" : "SPISIMOx direction. Controls the direction of SPISIMOx when used for general-purpose I/O."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SOMIDIR0",
         "info" : "PISOMI0 direction."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SIMODIR0",
         "info" : "SPISIMO0 direction."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKDIR",
         "info" : "SPICLK direction."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENADIR",
         "info" : "SPIENA direction."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SCSDIR",
         "info" : "SPISCSx direction."
         }
        ]
       },
       {
       "name" : "SPIPC2",
       "info" : "SPI Pin Control Register 2",
       "lenght" : "32",
       "adress" : "0x1c",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SOMIDIN",
         "info" : "SPISOMIx data in. The value of the SPISOMIx pins."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SIMODIN",
         "info" : "SPISIMOx data in. The value of the SPISIMOx pins."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SOMIDIN0",
         "info" : "SPISOMI0 data in. The value of the SPISOMI0 pin."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SIMODIN0",
         "info" : "SPISIMO0 data in. The value of the SPISIMO0 pin."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKDIN",
         "info" : "Clock data in. The value of the SPICLK pin. pin."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENADIN",
         "info" : "SPIENA data in. The the value of the SPIENA pin."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SCSDIN",
         "info" : "SPISCSx data in. The value of the SPISCSx pin."
         }
        ]
       },
       {
       "name" : "SPIPC3",
       "info" : "SPI Pin Control Register 3",
       "lenght" : "32",
       "adress" : "0x20",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SOMIDOUT",
         "info" : "SPISOMIx data out write."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SIMODOUT",
         "info" : "SPISIMOx data out write."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SOMIDOUT0",
         "info" : "SPISOMI0 data out write."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SIMODOUT0",
         "info" : "SPISIMO0 data out write."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKDOUT",
         "info" : "SPICLK data out write."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENADOUT",
         "info" : "SPIENA data out write."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SCSDOUT",
         "info" : "SPISCSx data out write."
         }
        ]
       },
       {
       "name" : "SPIPC4",
       "info" : "SPI Pin Control Register 4",
       "lenght" : "32",
       "adress" : "0x24",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SOMISET",
         "info" : "SPISOMIx data out set."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SIMOSET",
         "info" : "SPISIMOx data out set."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SOMISET0",
         "info" : "SPISOMI0 data out set."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SIMOSET0",
         "info" : "purpose"
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKSET",
         "info" : "SPICLK data out set."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENASET",
         "info" : "SPIENA data out set."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SCSSET",
         "info" : "SPISCSx data out set."
         }
        ]
       },
       {
       "name" : "SPIPC5",
       "info" : "SPI Pin Control Register 5",
       "lenght" : "32",
       "adress" : "0x28",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SOMICLR",
         "info" : "SPISOMIx data out clear."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SIMOCLR",
         "info" : "SPISIMOx data out clear."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SOMICLR0",
         "info" : "SPISOMI0 data out cleart."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SIMOCLR0",
         "info" : "SPISIMO0 data out clear."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKCLR",
         "info" : "SPICLK data out clear."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENACLR",
         "info" : "SPIENA data out clear."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SCSCLR",
         "info" : "SPISCSx data out clear."
         }
        ]
       },
       {
       "name" : "SPIPC6",
       "info" : "SPI Pin Control Register 6",
       "lenght" : "32",
       "adress" : "0x2c",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SOMIPDR",
         "info" : "SPISOMIx open drain enable."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SIMOPDR",
         "info" : "SPISIMOx open drain enable."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SOMIPDR0",
         "info" : "SOMI0 open-drain enable."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SIMOPDR0",
         "info" : "SPISIMO0 open-drain enable."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKPDR",
         "info" : "CLK open drain enable."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENAPDR",
         "info" : "SPIENA pin open drain enable."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SCSPDR",
         "info" : "SPISCSx open drain enable."
         }
        ]
       },
       {
       "name" : "SPIPC7",
       "info" : "SPI Pin Control Register 7",
       "lenght" : "32",
       "adress" : "0x30",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SOMIDIS",
         "info" : "SOMIx pull control enable/disable."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SIMODIS",
         "info" : "SIMOx pull control enable/disable."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SOMIPDIS0",
         "info" : "SPISOMI0 pull control enable/disable."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SIMOPDIS0",
         "info" : "SPISIMO0 pull control enable/disable."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKPDIS",
         "info" : "CLK pull control enable/disable."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENAPDIS",
         "info" : "ENAPDIS ENABLE pull control enable/disable."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SCSPDIS",
         "info" : "SCSx pull control enable/disable."
         }
        ]
       },
       {
       "name" : "SPIPC8",
       "info" : "SPI Pin Control Register 8",
       "lenght" : "32",
       "adress" : "0x34",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SOMIPSEL",
         "info" : "SPISOMIx pull select. This bit selects the type of pull logic at the SOMIx pin."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SIMOPSEL",
         "info" : "SIMOPSEL SPISIMOx pull select. This bit selects the type of pull logic at the SPISIMOx pin."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SOMIPSEL0",
         "info" : "SOMI pull select. This bit selects the type of pull logic at the SOMI pin."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SIMOPSEL0",
         "info" : "SPISIMO pull select. This bit selects the type of pull logic at the SPISIMO pin."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKPSEL",
         "info" : "CLK pull select. This bit selects the type of pull logic at the CLK pin."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENAPSEL",
         "info" : "ENABLE pull select. This bit selects the type of pull logic at the ENABLE pin."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "SCSPSEL",
         "info" : "SCSx pull select. This bit selects the type of pull logic at the SCSx pin."
         }
        ]
       },
       {
       "name" : "SPIDAT0",
       "info" : "SPI Transmit Data Register 0",
       "lenght" : "32",
       "adress" : "0x38",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "TXDATA",
         "info" : "SPI transmit data. When written, these bits will be copied to the shift register if it is empty."
         }
        ]
       },
       {
       "name" : "SPIDAT1",
       "info" : "SPI Transmit Data Register 1",
       "lenght" : "32",
       "adress" : "0x3c",
       "fields" : [
         {
         "start_bit" : "28",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CSHOLD",
         "info" : "Chip select hold mode."
         },
         {
         "start_bit" : "26",
         "bit_lenght" : "1",
         "bit_Field_Name" : "WDEL",
         "info" : "Enable the delay counter at the end of the current transaction."
         },
         {
         "start_bit" : "24",
         "bit_lenght" : "2",
         "bit_Field_Name" : "DFSEL",
         "info" : "Data word format select"
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "CSNR",
         "info" : "Chip select number. CSNR defines the chip-select that will be activated during the data transfer."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "TXDATA",
         "info" : "ransfer data.When written, these bits are copied to the shift register if it is empty."
         }
        ]
       },
       {
       "name" : "SPIBUF",
       "info" : "SPI Receive Buffer Register",
       "lenght" : "32",
       "adress" : "0x40",
       "fields" : [
         {
         "start_bit" : "31",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RXEMPTY",
         "info" : "Receive data buffer empty."
         },
         {
         "start_bit" : "30",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RXOVR",
         "info" : "Receive data buffer overrun."
         },
         {
         "start_bit" : "29",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TXFULL",
         "info" : "Transmit data buffer full.This flag is a read-only flag."
         },
         {
         "start_bit" : "28",
         "bit_lenght" : "1",
         "bit_Field_Name" : "BITERR",
         "info" : "Bit error.There was a mismatch of internal transmit data and transmitted data."
         },
         {
         "start_bit" : "27",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DESYNC",
         "info" : "Desynchronization of slave device.This bit is valid in master mode only."
         },
         {
         "start_bit" : "26",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PARITYERR",
         "info" : "Parity error.The calculated parity differs from the received parity bit."
         },
         {
         "start_bit" : "25",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TIMEOUT",
         "info" : "Time-out because of non-activation of ENA pin."
         },
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DLENERR",
         "info" : "Data length error flag."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "LCSNR",
         "info" : "control field. It contains the chip select number that was activated during the last word transfer."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "RXDATA",
         "info" : "SPI receive data."
         }
        ]
       },
       {
       "name" : "SPIEMU",
       "info" : "SPI Emulation Register",
       "lenght" : "32",
       "adress" : "0x44",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "EMU_RXDATA",
         "info" : "SPI receive data. The SPI emulation register is a mirror of the SPIBUF register."
         }
        ]
       },
       {
       "name" : "SPIDELAY",
       "info" : "SPI Delay Register",
       "lenght" : "32",
       "adress" : "0x48",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "C2TDELAY",
         "info" : "Chip-select-active to transmit-start delay. See Figure 25-45 for an example."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "8",
         "bit_Field_Name" : "T2CDELAY",
         "info" : "T2CDELAY"
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "8",
         "bit_Field_Name" : "T2EDELAY",
         "info" : "Transmit-data-finished to ENA-pin-inactive time-out. T2EDELAY is used in master mode only."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "C2EDELAY",
         "info" : "Chip-select-active to ENA-signal-active time-out."
         }
        ]
       },
       {
       "name" : "SPIDEF",
       "info" : "SPI Default Chip Select Register",
       "lenght" : "32",
       "adress" : "0x4c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "8",
         "bit_Field_Name" : "CDEF",
         "info" : "Chip select default pattern. Master-mode only."
         }
        ]
       },
       {
       "name" : "SPIFMT",
       "info" : "SPI Data Format Registers",
       "lenght" : "32",
       "adress" : "0x50",
       "array" : "4",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "8",
         "bit_Field_Name" : "WDELAY",
         "info" : "Delay in between transmissions for data format x (x= 0,1,2,3)."
         },
         {
         "start_bit" : "23",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PARPOL",
         "info" : "Parity polarity: even or odd. PARPOLx can be modified in privilege mode only."
         },
         {
         "start_bit" : "22",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PARITYENA",
         "info" : "Parity enable for data format x."
         },
         {
         "start_bit" : "21",
         "bit_lenght" : "1",
         "bit_Field_Name" : "WAITENA",
         "info" : "The master waits for the ENA signal from slave for data format x."
         },
         {
         "start_bit" : "20",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SHIFTDIR",
         "info" : "Shift direction for data format x."
         },
         {
         "start_bit" : "19",
         "bit_lenght" : "1",
         "bit_Field_Name" : "HDUPLEX_ENAx",
         "info" : "Half Duplex transfer mode enable for Data Format x."
         },
         {
         "start_bit" : "18",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DIS_CS_TIMERS",
         "info" : "Disable chip-select timers for this format."
         },
         {
         "start_bit" : "17",
         "bit_lenght" : "1",
         "bit_Field_Name" : "POLARITY",
         "info" : "POLARITY"
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PHASE",
         "info" : "SPI data format x clock delay. PHASEx defines the clock delay of data format x."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "8",
         "bit_Field_Name" : "PRESCALE",
         "info" : "SPI data format x prescaler."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "5",
         "bit_Field_Name" : "CHARLEN",
         "info" : "SPI data format x data-word length. CHARLENx defines the word length of data format x."
         }
        ]
       },
       {
       "name" : "INTVECT0",
       "info" : "Interrupt Vector 0",
       "lenght" : "32",
       "adress" : "0x60",
       "fields" : [
         {
         "start_bit" : "1",
         "bit_lenght" : "5",
         "bit_Field_Name" : "INTVECT0",
         "info" : "INTVECT0. Interrupt vector for interrupt line INT0."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SUSPEND0",
         "info" : "Transfer suspended / Transfer finished interrupt flag."
         }
        ]
       },
       {
       "name" : "INTVECT1",
       "info" : "Interrupt Vector 1",
       "lenght" : "32",
       "adress" : "0x64",
       "fields" : [
         {
         "start_bit" : "1",
         "bit_lenght" : "5",
         "bit_Field_Name" : "INTVECT1",
         "info" : "INTVECT1. Interrupt vector for interrupt line INT1."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SUSPEND1",
         "info" : "Transfer suspended / Transfer finished interrupt flag."
         }
        ]
       },
       {
       "name" : "SPIPMCTRL",
       "info" : "Parallel/Modulo Mode Control Register",
       "lenght" : "32",
       "adress" : "0x6c",
       "fields" : [
         {
         "start_bit" : "29",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MOD_CLK_POL_3",
         "info" : "Modulo mode SPICLK polarity."
         },
         {
         "start_bit" : "26",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MMODE_3",
         "info" : "These bits determine whether the SPI/MibSPI operates with 1, 2, 4, 5, or 6 data lines (if"
         },
         {
         "start_bit" : "24",
         "bit_lenght" : "2",
         "bit_Field_Name" : "PMODE_3",
         "info" : "Parallel mode bits determine whether the SPI/MibSPI operates with 1, 2, 4 or 8 data lines."
         },
         {
         "start_bit" : "21",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MOD_CLK_POL_2",
         "info" : "Modulo mode SPICLK polarity."
         },
         {
         "start_bit" : "18",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MMODE_2",
         "info" : "These bits determine whether the SPI/MibSPI operates with 1, 2, 4, 5, or 6 data lines (if"
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "2",
         "bit_Field_Name" : "PMODE_2",
         "info" : "Parallel mode bits determine whether the SPI/MibSPI operates with 1, 2, 4 or 8 data lines."
         },
         {
         "start_bit" : "13",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MOD_CLK_POL_1",
         "info" : "Modulo mode SPICLK polarity."
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MMODE_1",
         "info" : "These bits determine whether the SPI/MibSPI operates with 1, 2, 4, 5, or 6 data lines (if"
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "2",
         "bit_Field_Name" : "PMODE_1",
         "info" : "Parallel mode bits determine whether the SPI/MibSPI operates with 1, 2, 4 or 8 data lines."
         },
         {
         "start_bit" : "5",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MOD_CLK_POL_0",
         "info" : "Modulo mode SPICLK polarity."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "3",
         "bit_Field_Name" : "MMODE_0",
         "info" : "These bits determine whether the SPI/MibSPI operates with 1, 2, 4, 5, or 6 data lines (if"
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "2",
         "bit_Field_Name" : "PMODE_0",
         "info" : "Parallel mode bits determine whether the SPI/MibSPI operates with 1, 2, 4 or 8 data lines."
         }
        ]
       },
       {
       "name" : "MIBSPIE",
       "info" : "Multi-buffer Mode Enable Register",
       "lenght" : "32",
       "adress" : "0x70",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RXRAM_ACCESS",
         "info" : "Receive-RAM access control."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "MSPIENA",
         "info" : "Multi-buffer mode enable."
         }
        ]
       },
       {
       "name" : "TGITENST",
       "info" : "TG Interrupt Enable Set Register",
       "lenght" : "32",
       "adress" : "0x74",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "16",
         "bit_Field_Name" : "SET_INTENRDY",
         "info" : "TG interrupt set (enable) when transfer finished."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "SET_INTENSUS",
         "info" : "TG interrupt set (enabled) when transfer suspended"
         }
        ]
       },
       {
       "name" : "TGITENCR",
       "info" : "TG Interrupt Enable Clear Register",
       "lenght" : "32",
       "adress" : "0x78",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "16",
         "bit_Field_Name" : "CLR_INTENRDY",
         "info" : "TG interrupt clear (disabled) when transfer finished."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "CLR_INTENSUS",
         "info" : "CLR INTENSUS"
         }
        ]
       },
       {
       "name" : "TGITLVST",
       "info" : "Transfer Group Interrupt Level Set Register",
       "lenght" : "32",
       "adress" : "0x7c",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "16",
         "bit_Field_Name" : "SET_INTLVLRDY",
         "info" : "Transfer-group completed interrupt level set."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "SET_INTLVLSUS",
         "info" : "Transfer-group suspended interrupt level set."
         }
        ]
       },
       {
       "name" : "TGITLVCR",
       "info" : "Transfer Group Interrupt Level Clear Register",
       "lenght" : "32",
       "adress" : "0x80",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "16",
         "bit_Field_Name" : "CLR_INTLVLRDY",
         "info" : "Transfer-group completed interrupt level clear."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "CLR_INTLVLSUS",
         "info" : "Transfer group suspended interrupt level clear."
         }
        ]
       },
       {
       "name" : "TGINTFLG",
       "info" : "Transfer Group Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x84",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "16",
         "bit_Field_Name" : "INTFLGRDY",
         "info" : "Transfer-group interrupt flag for a transfer-completed interrupt."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "INTFLGSUS",
         "info" : "ransfer-group interrupt flag for a transfer-suspend interrupt."
         }
        ]
       },
       {
       "name" : "TICKCNT",
       "info" : "Tick Count Register",
       "lenght" : "32",
       "adress" : "0x90",
       "fields" : [
         {
         "start_bit" : "31",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TICKENA",
         "info" : "Tick counter enable."
         },
         {
         "start_bit" : "30",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RELOAD",
         "info" : "Pre-load the tick counter."
         },
         {
         "start_bit" : "28",
         "bit_lenght" : "2",
         "bit_Field_Name" : "CLKCTRL",
         "info" : "Tick counter clock source control."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "TICKVALUE",
         "info" : "counter is loaded with the contents of TICKVALUE every time an underflow condition occurs and"
         }
        ]
       },
       {
       "name" : "LTGPEND",
       "info" : "Last TG End Pointer",
       "lenght" : "32",
       "adress" : "0x94",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "5",
         "bit_Field_Name" : "TG_IN_SERVICE",
         "info" : "The TG number currently being serviced by the sequencer."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "7",
         "bit_Field_Name" : "LPEND",
         "info" : "Last TG end pointer."
         }
        ]
       },
       {
       "name" : "TG{}CTRL",
       "info" : "TG{} Control Registers",
       "lenght" : "32",
       "adress" : "0x98",
       "group_position" : ["0x98"],
       "group_names" : ["0"],
       "fields" : [
         {
         "start_bit" : "31",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TGENA",
         "info" : "TGx enable."
         },
         {
         "start_bit" : "30",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ONESHOTx",
         "info" : "Single transfer for TGx."
         },
         {
         "start_bit" : "29",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PRSTx",
         "info" : "TGx pointer reset mode. Configures the way to resolve trigger events during an ongoing transfer."
         },
         {
         "start_bit" : "28",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TGTDx",
         "info" : "TG triggered."
         }
        ]
       },
       {
       "name" : "DMA{}CTRL",
       "info" : "DMA Channel Control Register",
       "lenght" : "32",
       "adress" : "0xd8",
       "group_position" : ["0xD8"],
       "group_names" : ["0"],
       "fields" : [
         {
         "start_bit" : "31",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ONESHOT",
         "info" : "Auto-disable of DMA channel after ICOUNT+1 transfers."
         },
         {
         "start_bit" : "24",
         "bit_lenght" : "7",
         "bit_Field_Name" : "BUFIDx",
         "info" : "Buffer utilized for DMA transfer."
         },
         {
         "start_bit" : "20",
         "bit_lenght" : "4",
         "bit_Field_Name" : "RXDMA_MAPx",
         "info" : "Each MibSPI DMA channel can be linked to two physical DMA Request lines of the DMA"
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "4",
         "bit_Field_Name" : "TXDMA_MAPx",
         "info" : "Each MibSPI DMA channel can be linked to two physical DMA Request lines of the DMA"
         },
         {
         "start_bit" : "15",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RXDMAENAx",
         "info" : "Receive data DMA channel enable."
         },
         {
         "start_bit" : "14",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TXDAMENAx",
         "info" : "Transmit data DMA channel enable."
         },
         {
         "start_bit" : "13",
         "bit_lenght" : "1",
         "bit_Field_Name" : "NOBRKx",
         "info" : "Non-interleaved DMA block transfer. This bit is available in master mode only."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "5",
         "bit_Field_Name" : "ICOUNTx",
         "info" : "Initial count of DMA transfers."
         },
         {
         "start_bit" : "6",
         "bit_lenght" : "1",
         "bit_Field_Name" : "COUNT_BIT17x",
         "info" : "The 17th bit of the COUNT field of DMAxCOUNT register."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "COUNTx",
         "info" : "Actual number of remaining DMA transfers."
         }
        ]
       },
       {
       "name" : "ICOUNT{}",
       "info" : "DMA{}COUNT Register",
       "lenght" : "32",
       "adress" : "0xf8",
       "group_position" : ["0xF8"],
       "group_names" : ["0"],
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "16",
         "bit_Field_Name" : "ICOUNTx",
         "info" : "Every time COUNTx hits zero, it is reloaded with ICOUNTx."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "COUNTx",
         "info" : "The actual number of remaining DMA transfers."
         }
        ]
       },
       {
       "name" : "DMACNTLEN",
       "info" : "DMA Large Count",
       "lenght" : "32",
       "adress" : "0x118",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "LARGE_COUNT",
         "info" : "Select either the 16-bit DMAxCOUNT counters or the smaller counters in DMAxCTRL."
         }
        ]
       },
       {
       "name" : "UERRCTRL",
       "info" : "Multi-buffer RAM Uncorrectable Parity Error Control Register",
       "lenght" : "32",
       "adress" : "0x120",
       "fields" : [
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PTESTEN",
         "info" : "Parity memory test enable."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "EDEN",
         "info" : "Error detection enable. These bits enable parity error detection."
         }
        ]
       },
       {
       "name" : "UERRSTAT",
       "info" : "Multi-buffer RAM Uncorrectable Parity Error Status Register",
       "lenght" : "32",
       "adress" : "0x124",
       "fields" : [
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EDFLG1",
         "info" : "RXRAM."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EDFLG0",
         "info" : "Uncorrectable parity error detection flag."
         }
        ]
       },
       {
       "name" : "UERRADDR1",
       "info" : "RXRAM Uncorrectable Parity Error Address Register",
       "lenght" : "32",
       "adress" : "0x128",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "10",
         "bit_Field_Name" : "OVERADDR1",
         "info" : "Uncorrectable parity error address for RXRAM."
         }
        ]
       },
       {
       "name" : "UERRADDR0",
       "info" : "TXRAM Uncorrectable Parity Error Address Register",
       "lenght" : "32",
       "adress" : "0x12c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "9",
         "bit_Field_Name" : "UERRADDR0",
         "info" : "a parity error is generated while reading from TXRAM."
         }
        ]
       },
       {
       "name" : "RXOVRN_BUF_ADDR",
       "info" : "RXRAM Overrun Buffer Address Register",
       "lenght" : "32",
       "adress" : "0x130",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "10",
         "bit_Field_Name" : "RXOVRN_BUF_ADDR",
         "info" : "Address in RXRAM at which an overwrite occurred."
         }
        ]
       },
       {
       "name" : "IOLPBKTSTCR",
       "info" : "I/O Loopback Test Control Register",
       "lenght" : "32",
       "adress" : "0x134",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SCS_FAIL_FLG",
         "info" : "Bit indicating a failure on SPISCS pin compare during analog loopback."
         },
         {
         "start_bit" : "20",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CTRL_BITERR",
         "info" : "Controls inducing of BITERR during I/O loopback test mode."
         },
         {
         "start_bit" : "19",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CTRL_DESYNC",
         "info" : "Controls inducing of the desync error during I/O loopback test mode."
         },
         {
         "start_bit" : "18",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CTRL_PARERR",
         "info" : "Controls inducing of the parity errors during I/O loopback test mode."
         },
         {
         "start_bit" : "17",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CTRL_TIMEOUT",
         "info" : "Controls inducing of the timeout error during I/O loopback test mode."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CTRL_DLENERR",
         "info" : "Controls inducing of the data length error during I/O loopback test mode."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "4",
         "bit_Field_Name" : "IOLPBKSTENA",
         "info" : "Module I/O loopback test enable key."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "3",
         "bit_Field_Name" : "ERR_SCS_PIN",
         "info" : "Inject error on chip-select pin number x."
         },
         {
         "start_bit" : "2",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CTRL_SCS_PIN",
         "info" : "Enable/disable the injection of an error on the SPISCS[3:0] pins."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "LPBK_TYPE",
         "info" : "Module I/O loopback type (analog/digital)."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RXP_ENA",
         "info" : "Enable analog loopback through the receive pin."
         }
        ]
       },
       {
       "name" : "EXTENDED_PRESCALE1",
       "info" : "SPI Extended Prescale Register 1",
       "lenght" : "32",
       "adress" : "0x138",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "11",
         "bit_Field_Name" : "EPRESCALE_FMT1",
         "info" : "EPRESCALE_FMT1. Extended Prescale value for SPIFMT1."
         }
        ]
       },
       {
       "name" : "EXTENDED_PRESCALE2",
       "info" : "SPI Extended Prescale Register 2",
       "lenght" : "32",
       "adress" : "0x13c",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "11",
         "bit_Field_Name" : "EPRESCALE_FMT3",
         "info" : "EPRESCALE_FMT3. Extended Prescale value for SPIFMT1."
         }
        ]
       }
     ]
   }
 ]
}
