Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e4dd5abc5d474c7ea59d4c1348e682d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleCPU_sim_behav xil_defaultlib.SingleCycleCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.SingleCycleCPU
Compiling module xil_defaultlib.SingleCycleCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycleCPU_sim_behav
