{D:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/2by1_mux.v} {1 {vlog -work work -stats=none {D:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/2by1_mux.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module _MUX

Top level modules:
	_MUX

} {} {}} {D:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/testbench.v} {1 {vlog -work work -stats=none {D:/VLSI Design/verilog_practice/19_2by1_mux_gate_level/testbench.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
