@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":371:8:371:9|Removing sequential instance CoreMemCtrl_0.HselSramReg because it is equivalent to instance CoreMemCtrl_0.HselReg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit SDATASELInt[16] (in view view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_1027_0(coreahblite_masterstage_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":257:6:257:7|Removing sequential instance COREAHBTOAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd":130:6:130:7|Removing sequential instance COREAHBTOAPB3_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":278:0:278:1|Removing sequential instance CoreAhbSram_0.COREAHBSRam_i1i.Sram_byte0.COREAHBSRam_io1[12] because it is equivalent to instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":278:0:278:1|Removing sequential instance CoreAhbSram_0.COREAHBSRam_i1i.Sram_bYTE2.COREAHBSRam_io1[12] because it is equivalent to instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":278:0:278:1|Removing sequential instance CoreAhbSram_0.COREAHBSRam_i1i.Sram_bYTE3.COREAHBSRam_io1[12] because it is equivalent to instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sramctrl.vhd":101:0:101:1|Removing sequential instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[14] because it is equivalent to instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FP157 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\cortexm1top_a3pe.vhd":283:0:283:1|Found instantiated global clock buffer in clock path for net CortexM1Top_0.RS.UDRCK. Cannot promote clock net with multiple global clock buffers in series.
@W: MT246 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\cortexm1top_a3pe.vhd":247:0:247:1|Blackbox CortexM1Integration is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock M1Proc|SYSCLK with period 10.00ns. Please declare a user-defined clock on object "p:SYSCLK"
@W: MT420 |Found inferred clock M1Proc|TCK with period 10.00ns. Please declare a user-defined clock on object "p:TCK"
@W: MT420 |Found inferred clock ResetSyNC|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CortexM1Top_0.RS.UDRCK"
