Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Cadeiras/AAC/xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_functionDF_top glbl -Oenable_linking_all_libraries -prj functionDF.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s functionDF -debug all 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_automem_vecIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vecIn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_automem_vecOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vecOut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_functionDF_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_c2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_c2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_c2_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_c2_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_fifo_w32_d10_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_fifo_w32_d10_S
INFO: [VRFC 10-311] analyzing module functionDF_fifo_w32_d10_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_funcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_funcB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_funcC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_funcD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcB_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_start_for_funcB_U0
INFO: [VRFC 10-311] analyzing module functionDF_start_for_funcB_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcD_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_start_for_funcD_U0
INFO: [VRFC 10-311] analyzing module functionDF_start_for_funcD_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_fifo_w32_d10_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcB_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcD_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.functionDF_c2_RAM_AUTO_1R1W_memc...
Compiling module xil_defaultlib.functionDF_c2_RAM_AUTO_1R1W
Compiling module xil_defaultlib.functionDF_flow_control_loop_pip...
Compiling module xil_defaultlib.functionDF_funcA
Compiling module xil_defaultlib.functionDF_funcB
Compiling module xil_defaultlib.functionDF_funcC
Compiling module xil_defaultlib.functionDF_funcD
Compiling module xil_defaultlib.functionDF_fifo_w32_d10_S_ShiftR...
Compiling module xil_defaultlib.functionDF_fifo_w32_d10_S
Compiling module xil_defaultlib.functionDF_start_for_funcB_U0_Sh...
Compiling module xil_defaultlib.functionDF_start_for_funcB_U0
Compiling module xil_defaultlib.functionDF_start_for_funcD_U0_Sh...
Compiling module xil_defaultlib.functionDF_start_for_funcD_U0
Compiling module xil_defaultlib.functionDF
Compiling module xil_defaultlib.AESL_automem_vecIn
Compiling module xil_defaultlib.AESL_automem_vecOut
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_functionDF_top
Compiling module work.glbl
Built simulation snapshot functionDF
