<dec f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1208' type='bool llvm::X86TargetLowering::lowerInterleavedLoad(llvm::LoadInst * LI, ArrayRef&lt;llvm::ShuffleVectorInst *&gt; Shuffles, ArrayRef&lt;unsigned int&gt; Indices, unsigned int Factor) const'/>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1206'>/// Lower interleaved load(s) into target specific
    /// instructions/intrinsics.</doc>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2448' c='_ZNK4llvm18TargetLoweringBase20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj'/>
<def f='llvm/llvm/lib/Target/X86/X86InterleavedAccess.cpp' l='806' ll='821' type='bool llvm::X86TargetLowering::lowerInterleavedLoad(llvm::LoadInst * LI, ArrayRef&lt;llvm::ShuffleVectorInst *&gt; Shuffles, ArrayRef&lt;unsigned int&gt; Indices, unsigned int Factor) const'/>
<doc f='llvm/llvm/lib/Target/X86/X86InterleavedAccess.cpp' l='802'>// Lower interleaved load(s) into target specific instructions/
// intrinsics. Lowering sequence varies depending on the vector-types, factor,
// number of shuffles and ISA.
// Currently, lowering is supported for 4x64 bits with Factor = 4 on AVX.</doc>
