vendor_name = ModelSim
source_file = 1, /home/strea/iot/product/production/DE10_NANO_SOC_GHRD.sdc
source_file = 1, ip/intr_capturer/intr_capturer.v
source_file = 1, /home/strea/iot/product/production/ip/edge_detect/altera_edge_detector.v
source_file = 1, /home/strea/iot/product/production/ip/debounce/debounce.v
source_file = 1, /home/strea/iot/product/production/ip/altsource_probe/hps_reset.qip
source_file = 1, /home/strea/iot/product/production/ip/altsource_probe/hps_reset.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/soc_system.qip
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/soc_system.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_irq_mapper_003.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_irq_mapper.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_avalon_st_adapter.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_mux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_mux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_demux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router_001.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_router.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_sysid_qsys.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_sensor_pio.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_onchip_memory.hex
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_onchip_memory.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios_cpu_pio.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios2_cpu.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios2_cpu_cpu.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios2_cpu_cpu_debug_slave_tck.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios2_cpu_cpu_debug_slave_sysclk.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios2_cpu_cpu.sdc
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios2_cpu_cpu_rf_ram_a.mif
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios2_cpu_cpu_ociram_default_contents.mif
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios2_cpu_cpu_debug_slave_wrapper.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios2_cpu_cpu_test_bench.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_nios2_cpu_cpu_rf_ram_b.mif
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_led_pio.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_jtag_uart_1.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_jtag_uart.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c_csr.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c_condt_det.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c_fifo.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c_txshifter.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c_spksupp.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_i2c_txout.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_hps_0.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_jtag_sld_node.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_jtag_streaming.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_dipsw_pio.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/soc_system_button_pio.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/MyPIO.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/interrupt_latency_counter.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/irq_detector.v
source_file = 1, /home/strea/iot/product/production/soc_system/synthesis/submodules/state_machine_counter.v
source_file = 1, nios_i2c.vhd
source_file = 1, /home/strea/iot/product/production/pwm.v
source_file = 1, /home/strea/iot/product/production/DE10_NANO_SoC_GHRD.v
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/strea/iot/product/production/db/ddio_out_uqe.tdf
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/strea/iot/product/production/db/altsyncram_tuh1.tdf
source_file = 1, /home/strea/iot/product/production/db/altsyncram_bsh1.tdf
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/strea/iot/product/production/db/scfifo_3291.tdf
source_file = 1, /home/strea/iot/product/production/db/a_dpfifo_5771.tdf
source_file = 1, /home/strea/iot/product/production/db/a_fefifo_7cf.tdf
source_file = 1, /home/strea/iot/product/production/db/cntr_vg7.tdf
source_file = 1, /home/strea/iot/product/production/db/altsyncram_7pu1.tdf
source_file = 1, /home/strea/iot/product/production/db/cntr_jgb.tdf
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, /home/strea/iot/product/production/db/altsyncram_msi1.tdf
source_file = 1, /home/strea/iot/product/production/db/altsyncram_qid1.tdf
source_file = 1, /home/strea/iot/product/production/db/altsyncram_ujn1.tdf
source_file = 1, /home/strea/iot/product/production/db/decode_5la.tdf
source_file = 1, /home/strea/iot/product/production/db/mux_2hb.tdf
source_file = 1, soc_system_onchip_memory.hex
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, /home/strea/iot/product/production/db/ip/slda7f67b63/alt_sld_fab.v
source_file = 1, /home/strea/iot/product/production/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, /home/strea/iot/product/production/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, /home/strea/iot/product/production/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, /home/strea/iot/product/production/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, /home/strea/iot/product/production/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, /home/strea/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, /home/strea/iot/product/production/db/altsyncram_g0n1.tdf
source_file = 1, /home/strea/iot/product/production/db/altsyncram_00n1.tdf
design_name = DE10_NANO_SoC_GHRD
instance = comp, \u0|sensor_pio|WideOr0 , u0|sensor_pio|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output , u0|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \SPEAKER~output , SPEAKER~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \LED[0]~output , LED[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \LED[1]~output , LED[1]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[0]~output , HPS_DDR3_ADDR[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[1]~output , HPS_DDR3_ADDR[1]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[2]~output , HPS_DDR3_ADDR[2]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[3]~output , HPS_DDR3_ADDR[3]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[4]~output , HPS_DDR3_ADDR[4]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[5]~output , HPS_DDR3_ADDR[5]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[6]~output , HPS_DDR3_ADDR[6]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[7]~output , HPS_DDR3_ADDR[7]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[8]~output , HPS_DDR3_ADDR[8]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[9]~output , HPS_DDR3_ADDR[9]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[10]~output , HPS_DDR3_ADDR[10]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[11]~output , HPS_DDR3_ADDR[11]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[12]~output , HPS_DDR3_ADDR[12]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[13]~output , HPS_DDR3_ADDR[13]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ADDR[14]~output , HPS_DDR3_ADDR[14]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_BA[0]~output , HPS_DDR3_BA[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_BA[1]~output , HPS_DDR3_BA[1]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_BA[2]~output , HPS_DDR3_BA[2]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_CAS_N~output , HPS_DDR3_CAS_N~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_CKE~output , HPS_DDR3_CKE~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_CS_N~output , HPS_DDR3_CS_N~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_ODT~output , HPS_DDR3_ODT~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_RAS_N~output , HPS_DDR3_RAS_N~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_RESET_N~output , HPS_DDR3_RESET_N~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_WE_N~output , HPS_DDR3_WE_N~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_GTX_CLK~output , HPS_ENET_GTX_CLK~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_MDC~output , HPS_ENET_MDC~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output , HPS_ENET_TX_DATA[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output , HPS_ENET_TX_DATA[1]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output , HPS_ENET_TX_DATA[2]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output , HPS_ENET_TX_DATA[3]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_TX_EN~output , HPS_ENET_TX_EN~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_SD_CLK~output , HPS_SD_CLK~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_SPIM_CLK~output , HPS_SPIM_CLK~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_UART_TX~output , HPS_UART_TX~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_USB_STP~output , HPS_USB_STP~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_CLK~output , HDMI_TX_CLK~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[0]~output , HDMI_TX_D[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[1]~output , HDMI_TX_D[1]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[2]~output , HDMI_TX_D[2]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[3]~output , HDMI_TX_D[3]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[4]~output , HDMI_TX_D[4]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[5]~output , HDMI_TX_D[5]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[6]~output , HDMI_TX_D[6]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[7]~output , HDMI_TX_D[7]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[8]~output , HDMI_TX_D[8]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[9]~output , HDMI_TX_D[9]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[10]~output , HDMI_TX_D[10]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[11]~output , HDMI_TX_D[11]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[12]~output , HDMI_TX_D[12]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[13]~output , HDMI_TX_D[13]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[14]~output , HDMI_TX_D[14]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[15]~output , HDMI_TX_D[15]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[16]~output , HDMI_TX_D[16]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[17]~output , HDMI_TX_D[17]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[18]~output , HDMI_TX_D[18]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[19]~output , HDMI_TX_D[19]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[20]~output , HDMI_TX_D[20]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[21]~output , HDMI_TX_D[21]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[22]~output , HDMI_TX_D[22]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_D[23]~output , HDMI_TX_D[23]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_DE~output , HDMI_TX_DE~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_HS~output , HDMI_TX_HS~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_VS~output , HDMI_TX_VS~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \LED[2]~output , LED[2]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \LED[3]~output , LED[3]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \LED[4]~output , LED[4]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \LED[5]~output , LED[5]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \LED[6]~output , LED[6]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \LED[7]~output , LED[7]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output , u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output , u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output , u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output , u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output , u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output , u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_SPIM_SS~output , HPS_SPIM_SS~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output , u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \GPIO_I2C[1]~output , GPIO_I2C[1]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_I2C_SCL~output , HDMI_I2C_SCL~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_I2C_SDA~output , HDMI_I2C_SDA~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_I2S~output , HDMI_I2S~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_LRCLK~output , HDMI_LRCLK~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_MCLK~output , HDMI_MCLK~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_SCLK~output , HDMI_SCLK~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \GPIO_I2C[0]~output , GPIO_I2C[0]~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll , u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m , u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst , u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_RZQ~input , HPS_DDR3_RZQ~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 , u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk , HPS_DDR3_DM[2]~_s2p_logic_blk, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk , HPS_DDR3_DM[0]~_s2p_logic_blk, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_SPIM_MISO~input , HPS_SPIM_MISO~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|spim1_inst , u0|hps_0|hps_io|border|spim1_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_RX_CLK~input , HPS_ENET_RX_CLK~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_RX_DV~input , HPS_ENET_RX_DV~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input , u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input , HPS_ENET_RX_DATA[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input , HPS_ENET_RX_DATA[1]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input , HPS_ENET_RX_DATA[2]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input , HPS_ENET_RX_DATA[3]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|emac1_inst , u0|hps_0|hps_io|border|emac1_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input , u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|sdio_inst , u0|hps_0|hps_io|border|sdio_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_USB_CLKOUT~input , HPS_USB_CLKOUT~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_USB_DIR~input , HPS_USB_DIR~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_USB_NXT~input , HPS_USB_NXT~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input , u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|usb1_inst , u0|hps_0|hps_io|border|usb1_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input , u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input , u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|i2c0_inst , u0|hps_0|hps_io|border|i2c0_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input , u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input , u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|i2c1_inst , u0|hps_0|hps_io|border|i2c1_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input , u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|gpio_inst , u0|hps_0|hps_io|border|gpio_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \FPGA_CLK1_50~input , FPGA_CLK1_50~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \FPGA_CLK1_50~inputCLKENA0 , FPGA_CLK1_50~inputCLKENA0, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~61 , pwm|Add0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Equal0~1 , pwm|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Equal0~0 , pwm|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~53 , pwm|Add0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~57 , pwm|Add0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[15] , pwm|cnt[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Equal0~2 , pwm|Equal0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[0]~0 , pwm|cnt[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[0] , pwm|cnt[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~21 , pwm|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[1] , pwm|cnt[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~1 , pwm|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[2] , pwm|cnt[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~25 , pwm|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[3] , pwm|cnt[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~29 , pwm|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[4] , pwm|cnt[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~33 , pwm|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[5] , pwm|cnt[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~37 , pwm|Add0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[6] , pwm|cnt[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~41 , pwm|Add0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[7] , pwm|cnt[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~17 , pwm|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[8] , pwm|cnt[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~45 , pwm|Add0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[9] , pwm|cnt[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~5 , pwm|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[10] , pwm|cnt[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~9 , pwm|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[11] , pwm|cnt[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~13 , pwm|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[12] , pwm|cnt[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Add0~49 , pwm|Add0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[13] , pwm|cnt[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|cnt[14] , pwm|cnt[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|out~0 , pwm|out~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|out~1 , pwm|out~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|out~2 , pwm|out~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|out~3 , pwm|out~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|Equal0~3 , pwm|Equal0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|out~4 , pwm|out~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \pwm|out , pwm|out, DE10_NANO_SoC_GHRD, 1
instance = comp, \SENSOR[0]~input , SENSOR[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \SENSOR[1]~input , SENSOR[1]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_UART_RX~input , HPS_UART_RX~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|hps_io|border|uart0_inst , u0|hps_0|hps_io|border|uart0_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \~GND , ~GND, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_5[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|soc_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|soc_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~21 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~25 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~26 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|soc_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_uir , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|soc_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_uir, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|ir[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|ir[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|soc_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|soc_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_udr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|sync2_udr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|ir[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|ir[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[25]~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[25]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~12 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[36]~13 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[36]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[37] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[37], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~14 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[36] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[36], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[36], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[37], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[25]~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[25]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_doublesync_a~feeder , u0|i2c_0|u_spksupp|scl_doublesync_a~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_doublesync_a , u0|i2c_0|u_spksupp|scl_doublesync_a, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~13_wirecell , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~13_wirecell, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[3] , u0|rst_controller_001|r_sync_rst_chain[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~1 , u0|rst_controller_001|r_sync_rst_chain~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[2] , u0|rst_controller_001|r_sync_rst_chain[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|always2~0 , u0|rst_controller_001|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|r_early_rst , u0|rst_controller_001|r_early_rst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted , u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|uav_read , u0|mm_interconnect_0|nios2_cpu_data_master_translator|uav_read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|uav_read , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|uav_read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[4]~feeder , u0|nios2_cpu|cpu|d_writedata[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[4] , u0|nios2_cpu|cpu|d_writedata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 , u0|mm_interconnect_0|cmd_mux_003|src_payload~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_logic_op[0]~1 , u0|nios2_cpu|cpu|D_logic_op[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_logic_op[0] , u0|nios2_cpu|cpu|R_logic_op[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~14 , u0|nios2_cpu|cpu|Equal0~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~2 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~5 , u0|nios2_cpu|cpu|D_ctrl_exception~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~2 , u0|nios2_cpu|cpu|D_ctrl_retaddr~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~12 , u0|nios2_cpu|cpu|Equal0~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~11 , u0|nios2_cpu|cpu|Equal0~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~5 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~7 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~6 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~0 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~13 , u0|nios2_cpu|cpu|Equal0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~1 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~4 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~4 , u0|nios2_cpu|cpu|D_ctrl_exception~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~3 , u0|nios2_cpu|cpu|D_ctrl_force_src2_zero~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_force_src2_zero , u0|nios2_cpu|cpu|R_ctrl_force_src2_zero, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 , u0|mm_interconnect_0|cmd_mux_003|src_payload~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_jmp_direct~0 , u0|nios2_cpu|cpu|D_ctrl_jmp_direct~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_jmp_direct , u0|nios2_cpu|cpu|R_ctrl_jmp_direct, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1~1 , u0|nios2_cpu|cpu|R_src1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~10 , u0|nios2_cpu|cpu|Equal0~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~0 , u0|nios2_cpu|cpu|D_ctrl_exception~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 , u0|nios2_cpu|cpu|D_ctrl_implicit_dst_eretaddr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_b_is_dst~2 , u0|nios2_cpu|cpu|D_ctrl_b_is_dst~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_logic~0 , u0|nios2_cpu|cpu|D_ctrl_logic~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_b_is_dst~1 , u0|nios2_cpu|cpu|D_ctrl_b_is_dst~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[16]~feeder , u0|nios2_cpu|cpu|d_writedata[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_b_is_dst~0 , u0|nios2_cpu|cpu|D_ctrl_b_is_dst~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~8 , u0|nios2_cpu|cpu|Equal0~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal8~0 , u0|nios2_cpu|cpu|Equal8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~9 , u0|nios2_cpu|cpu|Equal0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~4 , u0|nios2_cpu|cpu|Equal0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~5 , u0|nios2_cpu|cpu|Equal0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_br_cmp~0 , u0|nios2_cpu|cpu|D_ctrl_br_cmp~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[25]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[25]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[0] , u0|nios2_cpu|cpu|d_writedata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 , u0|mm_interconnect_0|cmd_mux_002|src_payload~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize~13 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize.100 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize.100, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~15 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|soc_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|soc_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_cdr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~53 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[35] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[21]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~2 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~5 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[39] , u0|mm_interconnect_0|cmd_mux_002|src_data[39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[40] , u0|mm_interconnect_0|cmd_mux_002|src_data[40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[2]~DUPLICATE , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~9 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~1 , u0|nios2_cpu|cpu|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~53 , u0|nios2_cpu|cpu|Add0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[27]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[8]~8 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[8]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~2 , u0|nios2_cpu|cpu|D_ctrl_exception~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~3 , u0|nios2_cpu|cpu|D_ctrl_exception~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_exception~1 , u0|nios2_cpu|cpu|D_ctrl_exception~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_exception , u0|nios2_cpu|cpu|R_ctrl_exception, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[8] , u0|nios2_cpu|cpu|F_pc[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~49 , u0|nios2_cpu|cpu|Add0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[6]~feeder , u0|nios2_cpu|cpu|E_src2[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[26]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[42] , u0|mm_interconnect_0|cmd_mux_002|src_data[42], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[4] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~17 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~21 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[4]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][57] , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg[0]~DUPLICATE , u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~0 , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][75] , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][75] , u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 , u0|mm_interconnect_0|cmd_mux_003|src_payload~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40] , u0|mm_interconnect_0|cmd_mux_003|src_data[40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[5] , u0|nios2_cpu|cpu|E_shift_rot_result[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[7] , u0|nios2_cpu|cpu|E_shift_rot_result[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[6]~1 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[6]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42] , u0|mm_interconnect_0|cmd_mux_003|src_data[42], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43] , u0|mm_interconnect_0|cmd_mux_003|src_data[43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[8]~feeder , u0|nios2_cpu|cpu|E_src2[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_use_imm~1 , u0|nios2_cpu|cpu|R_src2_use_imm~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_src_imm5_shift_rot , u0|nios2_cpu|cpu|R_ctrl_src_imm5_shift_rot, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_hi_imm16~0 , u0|nios2_cpu|cpu|D_ctrl_hi_imm16~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_hi_imm16 , u0|nios2_cpu|cpu|R_ctrl_hi_imm16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[10]~0 , u0|nios2_cpu|cpu|E_src2[10]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_b_is_dst , u0|nios2_cpu|cpu|D_ctrl_b_is_dst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_use_imm~0 , u0|nios2_cpu|cpu|R_src2_use_imm~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_use_imm , u0|nios2_cpu|cpu|R_src2_use_imm, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[8] , u0|nios2_cpu|cpu|E_src2[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[30]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[44] , u0|mm_interconnect_0|cmd_mux_002|src_data[44], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[6] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~25 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~28 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~18 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_mem8~0 , u0|nios2_cpu|cpu|D_ctrl_mem8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_mem8~1 , u0|nios2_cpu|cpu|D_ctrl_mem8~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~6 , u0|nios2_cpu|cpu|Equal62~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~2 , u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~5 , u0|nios2_cpu|cpu|Equal62~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_br_cmp~1 , u0|nios2_cpu|cpu|D_ctrl_br_cmp~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_br_cmp , u0|nios2_cpu|cpu|R_ctrl_br_cmp, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[7] , u0|nios2_cpu|cpu|F_pc[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45] , u0|mm_interconnect_0|cmd_mux_003|src_data[45], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46] , u0|mm_interconnect_0|cmd_mux_003|src_data[46], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~33 , u0|nios2_cpu|cpu|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~29 , u0|nios2_cpu|cpu|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[17]~feeder , u0|nios2_cpu|cpu|d_writedata[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_ld~0 , u0|nios2_cpu|cpu|D_ctrl_ld~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_ld , u0|nios2_cpu|cpu|R_ctrl_ld, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal86~0 , u0|nios2_cpu|cpu|Equal86~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_op_wrctl~0 , u0|nios2_cpu|cpu|D_op_wrctl~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_op_rdctl , u0|nios2_cpu|cpu|D_op_rdctl, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_rd_ctl_reg , u0|nios2_cpu|cpu|R_ctrl_rd_ctl_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~25 , u0|nios2_cpu|cpu|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[12]~feeder , u0|nios2_cpu|cpu|E_src2[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|Equal0~0 , u0|led_pio|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[6]~DUPLICATE , u0|nios2_cpu|cpu|d_writedata[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~0 , u0|mm_interconnect_0|router_001|Equal4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~21 , u0|nios2_cpu|cpu|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~17 , u0|nios2_cpu|cpu|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[20]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[20] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[20]~38 , u0|nios2_cpu|cpu|F_iw[20]~38, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[19]~feeder , u0|nios2_cpu|cpu|d_writedata[19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[6] , u0|nios2_cpu|cpu|d_writedata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 , u0|mm_interconnect_0|cmd_mux_003|src_payload~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_mem16~0 , u0|nios2_cpu|cpu|D_ctrl_mem16~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_mem16~1 , u0|nios2_cpu|cpu|D_ctrl_mem16~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo~0 , u0|nios2_cpu|cpu|R_src2_lo~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[9]~feeder , u0|nios2_cpu|cpu|d_writedata[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[10]~feeder , u0|nios2_cpu|cpu|d_writedata[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0 , u0|mm_interconnect_0|router|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_ld_signed~0 , u0|nios2_cpu|cpu|D_ctrl_ld_signed~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_ld_signed , u0|nios2_cpu|cpu|R_ctrl_ld_signed, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[15]~feeder , u0|nios2_cpu|cpu|d_writedata[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[13]~feeder , u0|nios2_cpu|cpu|d_writedata[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[15]~5 , u0|nios2_cpu|cpu|W_rf_wr_data[15]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_align_cycle_nxt[1]~0 , u0|nios2_cpu|cpu|av_ld_align_cycle_nxt[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_align_cycle[1] , u0|nios2_cpu|cpu|av_ld_align_cycle[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent|rf_source_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0 , u0|mm_interconnect_0|router|Equal5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|av_waitrequest~0 , u0|jtag_uart_1|av_waitrequest~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|av_waitrequest~2 , u0|jtag_uart_1|av_waitrequest~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|av_waitrequest , u0|jtag_uart_1|av_waitrequest, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_mem_byte_en[3]~3 , u0|nios2_cpu|cpu|E_mem_byte_en[3]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_byteenable[3] , u0|nios2_cpu|cpu|d_byteenable[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35] , u0|mm_interconnect_0|cmd_mux_003|src_data[35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[1]~0 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[19]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[33] , u0|mm_interconnect_0|cmd_mux_002|src_data[33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|byteenable[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|byteenable[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[9]~DUPLICATE , u0|nios2_cpu|cpu|d_writedata[9]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 , u0|mm_interconnect_0|cmd_mux_002|src_payload~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[9] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~47 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~47, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize~14 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize.010 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize.010, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~48 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 , u0|mm_interconnect_0|cmd_mux_002|src_payload~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[12] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 , u0|mm_interconnect_0|cmd_mux_002|src_payload~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[13] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~9 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[14]~feeder , u0|nios2_cpu|cpu|d_writedata[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[9]~9 , u0|nios2_cpu|cpu|R_src2_hi[9]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~3 , u0|nios2_cpu|cpu|Equal0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~2 , u0|nios2_cpu|cpu|Equal0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~1 , u0|nios2_cpu|cpu|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~0 , u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~1 , u0|nios2_cpu|cpu|D_ctrl_unsigned_lo_imm16~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_unsigned_lo_imm16 , u0|nios2_cpu|cpu|R_ctrl_unsigned_lo_imm16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi~1 , u0|nios2_cpu|cpu|R_src2_hi~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[25] , u0|nios2_cpu|cpu|E_src2[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[29]~26 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[29]~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[50] , u0|mm_interconnect_0|cmd_mux_003|src_data[50], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a28 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[28]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[28]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[32] , u0|mm_interconnect_0|cmd_mux_002|src_data[32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|byteenable[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|byteenable[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 , u0|mm_interconnect_0|cmd_mux_002|src_payload~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[2] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 , u0|mm_interconnect_0|cmd_mux_002|src_payload~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[4] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~5 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[5] , u0|nios2_cpu|cpu|d_writedata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 , u0|mm_interconnect_0|cmd_mux_002|src_payload~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[5] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~51 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[13]~7 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[13]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[13]~8 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[13]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[12] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~50 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~50, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[11] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~45 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[10] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[7]~DUPLICATE , u0|nios2_cpu|cpu|d_writedata[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 , u0|mm_interconnect_0|cmd_mux_002|src_payload~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[7] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~25 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 , u0|mm_interconnect_0|cmd_mux_002|src_payload~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[25] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[30]~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[30]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[31]~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[31]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~13 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 , u0|mm_interconnect_0|cmd_mux_002|src_payload~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[26] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~14 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_mem_byte_en[2]~2 , u0|nios2_cpu|cpu|E_mem_byte_en[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_byteenable[2] , u0|nios2_cpu|cpu|d_byteenable[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34] , u0|mm_interconnect_0|cmd_mux_003|src_data[34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a19 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[19]~39 , u0|nios2_cpu|cpu|F_iw[19]~39, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[20]~feeder , u0|nios2_cpu|cpu|d_writedata[20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a31 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[31]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 , u0|mm_interconnect_0|cmd_mux_002|src_payload~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[28] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|soc_system_nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_cpu|cpu|soc_system_nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[29]~6 , u0|nios2_cpu|cpu|E_st_data[29]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[29] , u0|nios2_cpu|cpu|d_writedata[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 , u0|mm_interconnect_0|cmd_mux_002|src_payload~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[29] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~17 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 , u0|mm_interconnect_0|cmd_mux_002|src_payload~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[30] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~18 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 , u0|mm_interconnect_0|cmd_mux_002|src_payload~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[31] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~19 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[35] , u0|mm_interconnect_0|cmd_mux_002|src_data[35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|byteenable[3] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|byteenable[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|soc_system_nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|soc_system_nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[31] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31]~DUPLICATE , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_rshift8~0 , u0|nios2_cpu|cpu|av_ld_rshift8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[7] , u0|nios2_cpu|cpu|av_ld_byte3_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[15]~3 , u0|nios2_cpu|cpu|R_src2_hi[15]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[31] , u0|nios2_cpu|cpu|E_src2[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[31]~16 , u0|nios2_cpu|cpu|E_logic_result[31]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~7 , u0|nios2_cpu|cpu|Equal0~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~15 , u0|nios2_cpu|cpu|Equal0~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_invert_arith_src_msb~0 , u0|nios2_cpu|cpu|E_invert_arith_src_msb~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~4 , u0|nios2_cpu|cpu|Equal62~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_invert_arith_src_msb~1 , u0|nios2_cpu|cpu|E_invert_arith_src_msb~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_invert_arith_src_msb , u0|nios2_cpu|cpu|E_invert_arith_src_msb, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[14]~8 , u0|nios2_cpu|cpu|R_src2_hi[14]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[30] , u0|nios2_cpu|cpu|E_src2[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|soc_system_nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_cpu|cpu|soc_system_nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[25]~0 , u0|nios2_cpu|cpu|E_src1[25]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[30] , u0|nios2_cpu|cpu|E_src1[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[28] , u0|nios2_cpu|cpu|E_src1[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[12]~6 , u0|nios2_cpu|cpu|R_src2_hi[12]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[28] , u0|nios2_cpu|cpu|E_src2[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[11]~5 , u0|nios2_cpu|cpu|R_src2_hi[11]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[27] , u0|nios2_cpu|cpu|E_src2[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[27] , u0|nios2_cpu|cpu|E_src1[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[10]~10 , u0|nios2_cpu|cpu|R_src2_hi[10]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[26] , u0|nios2_cpu|cpu|E_src2[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[26] , u0|nios2_cpu|cpu|E_src1[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~105 , u0|nios2_cpu|cpu|Add2~105, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~109 , u0|nios2_cpu|cpu|Add2~109, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~97 , u0|nios2_cpu|cpu|Add2~97, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~101 , u0|nios2_cpu|cpu|Add2~101, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~89 , u0|nios2_cpu|cpu|Add2~89, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~85 , u0|nios2_cpu|cpu|Add2~85, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~81 , u0|nios2_cpu|cpu|Add2~81, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[31]~19 , u0|nios2_cpu|cpu|E_alu_result[31]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result~1 , u0|nios2_cpu|cpu|E_alu_result~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[31] , u0|nios2_cpu|cpu|W_alu_result[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[31]~17 , u0|nios2_cpu|cpu|W_rf_wr_data[31]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[31]~8 , u0|nios2_cpu|cpu|E_st_data[31]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[31] , u0|nios2_cpu|cpu|d_writedata[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 , u0|mm_interconnect_0|cmd_mux_003|src_payload~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a62 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a62, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a30 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~34 , u0|mm_interconnect_0|rsp_mux|src_payload~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[6] , u0|nios2_cpu|cpu|av_ld_byte3_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[30]~23 , u0|nios2_cpu|cpu|E_logic_result[30]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[30]~24 , u0|nios2_cpu|cpu|E_alu_result[30]~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[30] , u0|nios2_cpu|cpu|W_alu_result[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[30]~22 , u0|nios2_cpu|cpu|W_rf_wr_data[30]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[23]~0 , u0|nios2_cpu|cpu|E_st_data[23]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[20] , u0|nios2_cpu|cpu|d_writedata[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 , u0|mm_interconnect_0|cmd_mux_003|src_payload~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a51 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[19]~20 , u0|nios2_cpu|cpu|F_iw[19]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[19] , u0|nios2_cpu|cpu|D_iw[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[13]~7 , u0|nios2_cpu|cpu|R_src2_hi[13]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[29] , u0|nios2_cpu|cpu|E_src2[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[29]~22 , u0|nios2_cpu|cpu|E_logic_result[29]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[29]~23 , u0|nios2_cpu|cpu|E_alu_result[29]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[29] , u0|nios2_cpu|cpu|W_alu_result[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 , u0|mm_interconnect_0|cmd_mux_003|src_payload~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a29 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[29]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[29] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33 , u0|mm_interconnect_0|rsp_mux|src_payload~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[5] , u0|nios2_cpu|cpu|av_ld_byte3_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[29]~21 , u0|nios2_cpu|cpu|W_rf_wr_data[29]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[27]~4 , u0|nios2_cpu|cpu|E_st_data[27]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[27] , u0|nios2_cpu|cpu|d_writedata[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 , u0|mm_interconnect_0|cmd_mux_002|src_payload~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[27] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~15 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 , u0|mm_interconnect_0|cmd_mux_002|src_payload~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[24] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~4 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~33 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~34 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[7] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~39 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~39, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[8] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~14 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~13 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 , u0|mm_interconnect_0|cmd_mux_002|src_payload~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[19] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~27 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 , u0|mm_interconnect_0|cmd_mux_002|src_payload~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[20] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~26 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 , u0|mm_interconnect_0|cmd_mux_002|src_payload~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[21] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~30 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[22]~feeder , u0|nios2_cpu|cpu|d_writedata[22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[22] , u0|nios2_cpu|cpu|d_writedata[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 , u0|mm_interconnect_0|cmd_mux_002|src_payload~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[22] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~28 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[23]~feeder , u0|nios2_cpu|cpu|d_writedata[23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[23] , u0|nios2_cpu|cpu|d_writedata[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 , u0|mm_interconnect_0|cmd_mux_002|src_payload~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[23] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~29 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[34] , u0|mm_interconnect_0|cmd_mux_002|src_data[34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|byteenable[2] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|byteenable[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|soc_system_nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|soc_system_nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~9 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[18]~feeder , u0|nios2_cpu|cpu|d_writedata[18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[18] , u0|nios2_cpu|cpu|d_writedata[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~32 , u0|mm_interconnect_0|cmd_mux_002|src_payload~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[18] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~31 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 , u0|mm_interconnect_0|cmd_mux_002|src_payload~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[17] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~6 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 , u0|mm_interconnect_0|cmd_mux_002|src_payload~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[16] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 , u0|mm_interconnect_0|cmd_mux_002|src_payload~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[15] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~10 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~42 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[9] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 , u0|mm_interconnect_0|cmd_mux_002|src_payload~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[6] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~20 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~12 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~5 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~6 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~2 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~3 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[1]~DUPLICATE , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[28] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28]~DUPLICATE , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32 , u0|mm_interconnect_0|rsp_mux|src_payload~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[4] , u0|nios2_cpu|cpu|av_ld_byte3_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[28]~21 , u0|nios2_cpu|cpu|E_logic_result[28]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[28]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[28]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[28]~22 , u0|nios2_cpu|cpu|E_alu_result[28]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[28] , u0|nios2_cpu|cpu|W_alu_result[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[28]~20 , u0|nios2_cpu|cpu|W_rf_wr_data[28]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[29] , u0|nios2_cpu|cpu|E_src1[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[29] , u0|nios2_cpu|cpu|E_shift_rot_result[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[28]~25 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[28]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[28] , u0|nios2_cpu|cpu|E_shift_rot_result[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[27]~24 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[27]~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[27] , u0|nios2_cpu|cpu|E_shift_rot_result[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[27]~20 , u0|nios2_cpu|cpu|E_logic_result[27]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[27]~21 , u0|nios2_cpu|cpu|E_alu_result[27]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[27] , u0|nios2_cpu|cpu|W_alu_result[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 , u0|mm_interconnect_0|cmd_mux_003|src_payload~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a58 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a58, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a27 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[3] , u0|nios2_cpu|cpu|av_ld_byte3_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[27]~19 , u0|nios2_cpu|cpu|W_rf_wr_data[27]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[26]~3 , u0|nios2_cpu|cpu|E_st_data[26]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[26] , u0|nios2_cpu|cpu|d_writedata[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 , u0|mm_interconnect_0|cmd_mux_003|src_payload~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a26 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~35 , u0|mm_interconnect_0|rsp_mux|src_payload~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[2] , u0|nios2_cpu|cpu|av_ld_byte3_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[26]~25 , u0|nios2_cpu|cpu|E_logic_result[26]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[26]~26 , u0|nios2_cpu|cpu|E_alu_result[26]~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[26] , u0|nios2_cpu|cpu|W_alu_result[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[26]~24 , u0|nios2_cpu|cpu|W_rf_wr_data[26]~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[24] , u0|nios2_cpu|cpu|E_src1[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[7]~13 , u0|nios2_cpu|cpu|R_src2_hi[7]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[23] , u0|nios2_cpu|cpu|E_src2[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[6]~16 , u0|nios2_cpu|cpu|R_src2_hi[6]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[22] , u0|nios2_cpu|cpu|E_src2[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[21] , u0|nios2_cpu|cpu|E_src1[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[4]~11 , u0|nios2_cpu|cpu|R_src2_hi[4]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[20] , u0|nios2_cpu|cpu|E_src2[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a9 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[9]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[9] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[40] , u0|mm_interconnect_0|cmd_mux_001|src_data[40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[39] , u0|mm_interconnect_0|cmd_mux_001|src_data[39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_valid~1 , u0|mm_interconnect_0|cmd_mux_001|src_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[57] , u0|mm_interconnect_0|cmd_mux_001|src_data[57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent|m0_read~0 , u0|mm_interconnect_0|i2c_0_csr_agent|m0_read~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1]~3 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[1]~DUPLICATE , u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~0 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2]~2 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[41] , u0|mm_interconnect_0|cmd_mux_001|src_data[41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[38] , u0|mm_interconnect_0|cmd_mux_001|src_data[38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|read_rxfifo~0 , u0|i2c_0|u_csr|read_rxfifo~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|read_rxfifo , u0|i2c_0|u_csr|read_rxfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|rx_data_rden_dly , u0|i2c_0|u_csr|rx_data_rden_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|rx_data_rden_dly2 , u0|i2c_0|u_csr|rx_data_rden_dly2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 , u0|mm_interconnect_0|cmd_mux_001|src_payload~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_st~0 , u0|nios2_cpu|cpu|D_ctrl_st~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_st , u0|nios2_cpu|cpu|R_ctrl_st, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_stall , u0|nios2_cpu|cpu|E_st_stall, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_write , u0|nios2_cpu|cpu|d_write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent|m0_write~0 , u0|mm_interconnect_0|i2c_0_csr_agent|m0_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent|m0_write , u0|mm_interconnect_0|i2c_0_csr_agent|m0_write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold_wren~0 , u0|i2c_0|u_csr|sda_hold_wren~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[9] , u0|i2c_0|u_csr|sda_hold[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low_rden~0 , u0|i2c_0|u_csr|scl_low_rden~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low_rden_dly , u0|i2c_0|u_csr|scl_low_rden_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high_rden~0 , u0|i2c_0|u_csr|scl_high_rden~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high_rden_dly , u0|i2c_0|u_csr|scl_high_rden_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold_rden~0 , u0|i2c_0|u_csr|sda_hold_rden~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold_rden_dly , u0|i2c_0|u_csr|sda_hold_rden_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low_wren~0 , u0|i2c_0|u_csr|scl_low_wren~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low_wren~1 , u0|i2c_0|u_csr|scl_low_wren~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[9] , u0|i2c_0|u_csr|scl_low[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high_wren~0 , u0|i2c_0|u_csr|scl_high_wren~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[9] , u0|i2c_0|u_csr|scl_high[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[9] , u0|i2c_0|u_csr|readdata_nxt[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[9] , u0|i2c_0|u_csr|readdata_dly2[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[9]~27 , u0|nios2_cpu|cpu|F_iw[9]~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[9]~12 , u0|nios2_cpu|cpu|F_iw[9]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[9] , u0|nios2_cpu|cpu|D_iw[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[3]~12 , u0|nios2_cpu|cpu|R_src2_hi[3]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[19] , u0|nios2_cpu|cpu|E_src2[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[19] , u0|nios2_cpu|cpu|E_src1[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[2]~4 , u0|nios2_cpu|cpu|R_src2_hi[2]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[18] , u0|nios2_cpu|cpu|E_src2[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[1]~0 , u0|nios2_cpu|cpu|R_src2_hi[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[17] , u0|nios2_cpu|cpu|E_src2[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[6]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[6] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|Equal0~0 , u0|i2c_0|u_rxfifo|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used[0]~1 , u0|i2c_0|u_rxfifo|internal_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used[0] , u0|i2c_0|u_rxfifo|internal_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used~0 , u0|i2c_0|u_rxfifo|internal_used~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used[0]~DUPLICATE , u0|i2c_0|u_rxfifo|internal_used[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used~3 , u0|i2c_0|u_rxfifo|internal_used~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used[1] , u0|i2c_0|u_rxfifo|internal_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used~2 , u0|i2c_0|u_rxfifo|internal_used~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used[2] , u0|i2c_0|u_rxfifo|internal_used[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_empty , u0|i2c_0|u_rxfifo|internal_empty, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|empty_d1 , u0|i2c_0|u_rxfifo|empty_d1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|empty_d2 , u0|i2c_0|u_rxfifo|empty_d2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|get_rxfifo~0 , u0|i2c_0|get_rxfifo~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[0] , u0|i2c_0|u_rxfifo|read_address[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[0]~0 , u0|i2c_0|u_rxfifo|read_address[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[0]~DUPLICATE , u0|i2c_0|u_rxfifo|read_address[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|write_address[0]~0 , u0|i2c_0|u_rxfifo|write_address[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|write_address[0] , u0|i2c_0|u_rxfifo|write_address[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|write_address[1]~1 , u0|i2c_0|u_rxfifo|write_address[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|write_address[1] , u0|i2c_0|u_rxfifo|write_address[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[1]~1 , u0|i2c_0|u_rxfifo|read_address[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|read_address[1] , u0|i2c_0|u_rxfifo|read_address[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_empty~0 , u0|i2c_0|u_rxfifo|internal_empty~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.RX_BYTE , u0|i2c_0|u_mstfsm|mst_fsm_state.RX_BYTE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen~DUPLICATE , u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen_dly , u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|stop_en , u0|i2c_0|u_mstfsm|stop_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_sda_out~0 , u0|i2c_0|u_condt_gen|stop_sda_out~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_sda_out , u0|i2c_0|u_condt_gen|stop_sda_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~25 , u0|i2c_0|u_spksupp|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_in_synced~feeder , u0|i2c_0|u_spksupp|scl_in_synced~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_in_synced , u0|i2c_0|u_spksupp|scl_in_synced, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_clear_cnt~0 , u0|i2c_0|u_spksupp|scl_clear_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[0] , u0|i2c_0|u_spksupp|scl_spike_cnt[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~5 , u0|i2c_0|u_spksupp|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[1] , u0|i2c_0|u_spksupp|scl_spike_cnt[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~9 , u0|i2c_0|u_spksupp|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[2] , u0|i2c_0|u_spksupp|scl_spike_cnt[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~1 , u0|i2c_0|u_spksupp|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[3] , u0|i2c_0|u_spksupp|scl_spike_cnt[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~17 , u0|i2c_0|u_spksupp|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[4] , u0|i2c_0|u_spksupp|scl_spike_cnt[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~13 , u0|i2c_0|u_spksupp|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[5] , u0|i2c_0|u_spksupp|scl_spike_cnt[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~21 , u0|i2c_0|u_spksupp|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[6] , u0|i2c_0|u_spksupp|scl_spike_cnt[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|Add0~29 , u0|i2c_0|u_spksupp|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_spike_cnt[7] , u0|i2c_0|u_spksupp|scl_spike_cnt[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|LessThan0~0 , u0|i2c_0|u_spksupp|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_int_next~0 , u0|i2c_0|u_spksupp|scl_int_next~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_spksupp|scl_int_reg , u0|i2c_0|u_spksupp|scl_int_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_LOW , u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_LOW, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_LOAD , u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_LOAD, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector2~0 , u0|i2c_0|u_rxshifter|Selector2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_scl_low_cnt_en , u0|i2c_0|u_rxshifter|mst_rx_scl_low_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete , u0|i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH , u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector3~0 , u0|i2c_0|u_rxshifter|Selector3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en~0 , u0|i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en , u0|i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete , u0|i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|always4~0 , u0|i2c_0|u_rxshifter|always4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|rx_byte_state~DUPLICATE , u0|i2c_0|u_mstfsm|rx_byte_state~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter[0] , u0|i2c_0|u_rxshifter|rx_shiftbit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[1]~3 , u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter[1] , u0|i2c_0|u_rxshifter|rx_shiftbit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter[3]~DUPLICATE , u0|i2c_0|u_rxshifter|rx_shiftbit_counter[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[3]~4 , u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[3]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter[3] , u0|i2c_0|u_rxshifter|rx_shiftbit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|mst_arb_lost_comb~0 , u0|i2c_0|u_condt_det|mst_arb_lost_comb~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_HOLD , u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_HOLD, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH~DUPLICATE , u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector4~1 , u0|i2c_0|u_rxshifter|Selector4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector4~0 , u0|i2c_0|u_rxshifter|Selector4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|decr_cnt~0 , u0|i2c_0|u_rxshifter|decr_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[2]~1 , u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[2]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter[2] , u0|i2c_0|u_rxshifter|rx_shiftbit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Decoder0~0 , u0|i2c_0|u_rxshifter|Decoder0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|always4~1 , u0|i2c_0|u_rxshifter|always4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_DONE , u0|i2c_0|u_rxshifter|rx_shiftfsm_state.RX_DONE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector0~0 , u0|i2c_0|u_rxshifter|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftfsm_state.IDLE , u0|i2c_0|u_rxshifter|rx_shiftfsm_state.IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector1~0 , u0|i2c_0|u_rxshifter|Selector1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector1~1 , u0|i2c_0|u_rxshifter|Selector1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 , u0|mm_interconnect_0|cmd_mux_001|src_payload~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|write_address[0]~0 , u0|i2c_0|u_txfifo|write_address[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|write_address[0] , u0|i2c_0|u_txfifo|write_address[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|write_address[1]~1 , u0|i2c_0|u_txfifo|write_address[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|write_address[1] , u0|i2c_0|u_txfifo|write_address[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address~2 , u0|i2c_0|u_txfifo|read_address~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address[1]~1 , u0|i2c_0|u_txfifo|read_address[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address[1] , u0|i2c_0|u_txfifo|read_address[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 , u0|mm_interconnect_0|cmd_mux_001|src_payload~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 , u0|mm_interconnect_0|cmd_mux_001|src_payload~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 , u0|mm_interconnect_0|cmd_mux_001|src_payload~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 , u0|mm_interconnect_0|cmd_mux_001|src_payload~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 , u0|mm_interconnect_0|cmd_mux_001|src_payload~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 , u0|mm_interconnect_0|cmd_mux_001|src_payload~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 , u0|mm_interconnect_0|cmd_mux_001|src_payload~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 , u0|mm_interconnect_0|cmd_mux_001|src_payload~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|the_dp_ram|auto_generated|ram_block1a0 , u0|i2c_0|u_txfifo|the_dp_ram|auto_generated|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[9] , u0|i2c_0|u_txshifter|tx_shifter[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector7~0 , u0|i2c_0|u_rxshifter|Selector7~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|push_rx_fifo_en~0 , u0|i2c_0|u_rxshifter|push_rx_fifo_en~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector7~1 , u0|i2c_0|u_rxshifter|Selector7~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_sda_out , u0|i2c_0|u_rxshifter|mst_rx_sda_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_setup_cnt_en~0 , u0|i2c_0|u_condt_gen|restart_setup_cnt_en~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_setup_cnt_en , u0|i2c_0|u_condt_gen|restart_setup_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete , u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT~feeder , u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT , u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.POP_TX_FIFO , u0|i2c_0|u_mstfsm|mst_fsm_state.POP_TX_FIFO, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_SCL_LOW , u0|i2c_0|u_condt_gen|restart_state.RESTART_SCL_LOW, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector3~0 , u0|i2c_0|u_condt_gen|Selector3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_scl_low_cnt_en , u0|i2c_0|u_condt_gen|restart_scl_low_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_scl_low_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|restart_scl_low_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_scl_low_cnt_complete~DUPLICATE , u0|i2c_0|u_clk_cnt|restart_scl_low_cnt_complete~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_LOAD , u0|i2c_0|u_condt_gen|restart_state.RESTART_LOAD, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_HOLD , u0|i2c_0|u_condt_gen|restart_state.RESTART_HOLD, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector5~0 , u0|i2c_0|u_condt_gen|Selector5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete~DUPLICATE , u0|i2c_0|u_clk_cnt|restart_setup_cnt_complete~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector5~1 , u0|i2c_0|u_condt_gen|Selector5~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_hold_cnt_en , u0|i2c_0|u_condt_gen|restart_hold_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_hold_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|restart_hold_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_hold_cnt_complete , u0|i2c_0|u_clk_cnt|restart_hold_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_DONE , u0|i2c_0|u_condt_gen|restart_state.RESTART_DONE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector6~0 , u0|i2c_0|u_condt_gen|Selector6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_done , u0|i2c_0|u_condt_gen|restart_done, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en~0 , u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en~DUPLICATE , u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete , u0|i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector2~0 , u0|i2c_0|u_txshifter|Selector2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector0~0 , u0|i2c_0|u_txshifter|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_IDLE , u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_LOW , u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_LOW, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector0~1 , u0|i2c_0|u_txshifter|Selector0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_LOAD , u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_LOAD, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector2~1 , u0|i2c_0|u_txshifter|Selector2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_HIGH , u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_HIGH, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[0]~3 , u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter[0] , u0|i2c_0|u_txshifter|tx_shiftbit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[1]~2 , u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter[1] , u0|i2c_0|u_txshifter|tx_shiftbit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|decr_cnt~0 , u0|i2c_0|u_txshifter|decr_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|decr_cnt , u0|i2c_0|u_txshifter|decr_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[2]~1 , u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[2]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter[2] , u0|i2c_0|u_txshifter|tx_shiftbit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[3]~0 , u0|i2c_0|u_txshifter|tx_shiftbit_counter_nxt[3]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftbit_counter[3] , u0|i2c_0|u_txshifter|tx_shiftbit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Equal0~0 , u0|i2c_0|u_txshifter|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|always4~2 , u0|i2c_0|u_rxshifter|always4~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_DONE , u0|i2c_0|u_txshifter|tx_shiftfsm_state.TX_DONE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector4~0 , u0|i2c_0|u_txshifter|Selector4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_shift_done_gen , u0|i2c_0|u_txshifter|mst_tx_shift_done_gen, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_shift_done_gen_dly , u0|i2c_0|u_txshifter|mst_tx_shift_done_gen_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_7BIT_ADDR , u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_7BIT_ADDR, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector6~0 , u0|i2c_0|u_mstfsm|Selector6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector6~1 , u0|i2c_0|u_mstfsm|Selector6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|gen_7bit_addr_state , u0|i2c_0|u_mstfsm|gen_7bit_addr_state, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|set_7bit_addr , u0|i2c_0|u_mstfsm|set_7bit_addr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|pop_tx_fifo_state , u0|i2c_0|u_mstfsm|pop_tx_fifo_state, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_STOP , u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_STOP, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl_wren~0 , u0|i2c_0|u_csr|ctrl_wren~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[0]~DUPLICATE , u0|i2c_0|u_csr|ctrl[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[0] , u0|i2c_0|u_txshifter|tx_shifter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|rw_cmd , u0|i2c_0|u_mstfsm|rw_cmd, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector4~0 , u0|i2c_0|u_mstfsm|Selector4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector4~1 , u0|i2c_0|u_mstfsm|Selector4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.TX_BYTE , u0|i2c_0|u_mstfsm|mst_fsm_state.TX_BYTE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector10~0 , u0|i2c_0|u_mstfsm|Selector10~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_empty~2 , u0|i2c_0|u_txfifo|internal_empty~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.PRE_IDLE , u0|i2c_0|u_mstfsm|mst_fsm_state.PRE_IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector10~1 , u0|i2c_0|u_mstfsm|Selector10~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|pre_idle_state , u0|i2c_0|u_mstfsm|pre_idle_state, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|ctrl_en_dly , u0|i2c_0|u_mstfsm|ctrl_en_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.IDLE , u0|i2c_0|u_mstfsm|mst_fsm_state.IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector0~0 , u0|i2c_0|u_mstfsm|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|idle_state , u0|i2c_0|u_mstfsm|idle_state, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|sent_7bit_addr~0 , u0|i2c_0|u_mstfsm|sent_7bit_addr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|sent_7bit_addr~1 , u0|i2c_0|u_mstfsm|sent_7bit_addr~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|sent_7bit_addr , u0|i2c_0|u_mstfsm|sent_7bit_addr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector7~0 , u0|i2c_0|u_mstfsm|Selector7~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector7~1 , u0|i2c_0|u_mstfsm|Selector7~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|restart_en , u0|i2c_0|u_mstfsm|restart_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_IDLE~feeder , u0|i2c_0|u_condt_gen|restart_state.RESTART_IDLE~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_IDLE , u0|i2c_0|u_condt_gen|restart_state.RESTART_IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_SETUP , u0|i2c_0|u_condt_gen|restart_state.RESTART_SETUP, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector2~0 , u0|i2c_0|u_condt_gen|Selector2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_LOAD~feeder , u0|i2c_0|u_condt_gen|restart_state.RESTART_LOAD~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_state.RESTART_LOAD~DUPLICATE , u0|i2c_0|u_condt_gen|restart_state.RESTART_LOAD~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector4~0 , u0|i2c_0|u_condt_gen|Selector4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|restart_scl_low_cnt_complete , u0|i2c_0|u_clk_cnt|restart_scl_low_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector7~0 , u0|i2c_0|u_condt_gen|Selector7~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_sda_out , u0|i2c_0|u_condt_gen|restart_sda_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_START , u0|i2c_0|u_mstfsm|mst_fsm_state.GEN_START, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector1~1 , u0|i2c_0|u_mstfsm|Selector1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|tbuf_cnt_en , u0|i2c_0|u_condt_det|tbuf_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|tbuf_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|tbuf_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|tbuf_cnt_complete , u0|i2c_0|u_clk_cnt|tbuf_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|scl_int_edge_reg , u0|i2c_0|u_condt_det|scl_int_edge_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|Selector1~0 , u0|i2c_0|u_condt_det|Selector1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|bus_state.BUS_BUSY , u0|i2c_0|u_condt_det|bus_state.BUS_BUSY, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|bus_nx_state.BUS_LOAD_CNT~0 , u0|i2c_0|u_condt_det|bus_nx_state.BUS_LOAD_CNT~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|bus_state.BUS_LOAD_CNT , u0|i2c_0|u_condt_det|bus_state.BUS_LOAD_CNT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|Selector2~0 , u0|i2c_0|u_condt_det|Selector2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|bus_state.BUS_COUNTING , u0|i2c_0|u_condt_det|bus_state.BUS_COUNTING, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|bus_state.BUS_IDLE , u0|i2c_0|u_condt_det|bus_state.BUS_IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|tbuf_cnt_complete~DUPLICATE , u0|i2c_0|u_clk_cnt|tbuf_cnt_complete~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|Selector0~0 , u0|i2c_0|u_condt_det|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|bus_idle , u0|i2c_0|u_condt_det|bus_idle, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector1~0 , u0|i2c_0|u_mstfsm|Selector1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector1~2 , u0|i2c_0|u_mstfsm|Selector1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.PRE_START , u0|i2c_0|u_mstfsm|mst_fsm_state.PRE_START, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_state.START_DONE , u0|i2c_0|u_condt_gen|start_state.START_DONE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_state.START_IDLE , u0|i2c_0|u_condt_gen|start_state.START_IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_nx_state.START_LOAD~0 , u0|i2c_0|u_condt_gen|start_nx_state.START_LOAD~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_state.START_LOAD , u0|i2c_0|u_condt_gen|start_state.START_LOAD, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_state.START_HOLD , u0|i2c_0|u_condt_gen|start_state.START_HOLD, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector0~0 , u0|i2c_0|u_condt_gen|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_hold_cnt_en , u0|i2c_0|u_condt_gen|start_hold_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|start_hold_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|start_hold_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|start_hold_cnt_complete , u0|i2c_0|u_clk_cnt|start_hold_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector1~0 , u0|i2c_0|u_condt_gen|Selector1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_done , u0|i2c_0|u_condt_gen|start_done, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector2~0 , u0|i2c_0|u_mstfsm|Selector2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|start_en , u0|i2c_0|u_mstfsm|start_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|start_sda_out , u0|i2c_0|u_condt_gen|start_sda_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|tx_byte_state , u0|i2c_0|u_mstfsm|tx_byte_state, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[0]~1 , u0|i2c_0|u_txshifter|tx_shift_data[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[2] , u0|i2c_0|u_txshifter|tx_shifter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[2]~0 , u0|i2c_0|u_txshifter|tx_shift_data[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[1] , u0|i2c_0|u_txshifter|tx_shifter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[1]~3 , u0|i2c_0|u_txshifter|tx_shift_data[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Add1~0 , u0|i2c_0|u_txshifter|Add1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Add1~1 , u0|i2c_0|u_txshifter|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[4] , u0|i2c_0|u_txshifter|tx_shifter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[4]~5 , u0|i2c_0|u_txshifter|tx_shift_data[4]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[5] , u0|i2c_0|u_txshifter|tx_shifter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[5]~7 , u0|i2c_0|u_txshifter|tx_shift_data[5]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[6] , u0|i2c_0|u_txshifter|tx_shifter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[6]~4 , u0|i2c_0|u_txshifter|tx_shift_data[6]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[7] , u0|i2c_0|u_txshifter|tx_shifter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[7]~6 , u0|i2c_0|u_txshifter|tx_shift_data[7]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Mux0~4 , u0|i2c_0|u_txshifter|Mux0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[3] , u0|i2c_0|u_txshifter|tx_shifter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shift_data[3]~2 , u0|i2c_0|u_txshifter|tx_shift_data[3]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Mux0~0 , u0|i2c_0|u_txshifter|Mux0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector5~0 , u0|i2c_0|u_txshifter|Selector5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector5~1 , u0|i2c_0|u_txshifter|Selector5~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_sda_out , u0|i2c_0|u_txshifter|mst_tx_sda_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|data_oe~0 , u0|i2c_0|u_txout|data_oe~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector6~0 , u0|i2c_0|u_rxshifter|Selector6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector6~1 , u0|i2c_0|u_rxshifter|Selector6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_scl_out , u0|i2c_0|u_rxshifter|mst_rx_scl_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector8~0 , u0|i2c_0|u_condt_gen|Selector8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector8~1 , u0|i2c_0|u_condt_gen|Selector8~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_scl_out , u0|i2c_0|u_condt_gen|restart_scl_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_state.STOP_SCL_LOW , u0|i2c_0|u_condt_gen|stop_state.STOP_SCL_LOW, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_state.STOP_LOAD , u0|i2c_0|u_condt_gen|stop_state.STOP_LOAD, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector10~0 , u0|i2c_0|u_condt_gen|Selector10~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_scl_low_cnt_en , u0|i2c_0|u_condt_gen|stop_scl_low_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|stop_scl_low_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|stop_scl_low_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|stop_scl_low_cnt_complete , u0|i2c_0|u_clk_cnt|stop_scl_low_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_state.STOP_IDLE , u0|i2c_0|u_condt_gen|stop_state.STOP_IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector9~0 , u0|i2c_0|u_condt_gen|Selector9~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_stop_setup_cnt~0 , u0|i2c_0|u_condt_gen|load_stop_setup_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_state.STOP_SETUP , u0|i2c_0|u_condt_gen|stop_state.STOP_SETUP, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector11~0 , u0|i2c_0|u_condt_gen|Selector11~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector13~0 , u0|i2c_0|u_condt_gen|Selector13~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_scl_out , u0|i2c_0|u_condt_gen|stop_scl_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector6~1 , u0|i2c_0|u_txshifter|Selector6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_scl_out , u0|i2c_0|u_txshifter|mst_tx_scl_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|clk_oe_nxt , u0|i2c_0|u_txout|clk_oe_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|clk_oe_nxt_dly , u0|i2c_0|u_txout|clk_oe_nxt_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|clk_oe_nxt_hl , u0|i2c_0|u_txout|clk_oe_nxt_hl, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[5] , u0|i2c_0|u_csr|sda_hold[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[4]~feeder , u0|i2c_0|u_csr|sda_hold[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[4] , u0|i2c_0|u_csr|sda_hold[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[3] , u0|i2c_0|u_csr|sda_hold[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[2] , u0|i2c_0|u_csr|sda_hold[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[1] , u0|i2c_0|u_csr|sda_hold[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[0]~0 , u0|i2c_0|u_csr|sda_hold[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[0] , u0|i2c_0|u_csr|sda_hold[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~17 , u0|i2c_0|u_txout|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~13 , u0|i2c_0|u_txout|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~9 , u0|i2c_0|u_txout|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~5 , u0|i2c_0|u_txout|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~33 , u0|i2c_0|u_txout|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~25 , u0|i2c_0|u_txout|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[6]~feeder , u0|i2c_0|u_csr|sda_hold[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[6] , u0|i2c_0|u_csr|sda_hold[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~29 , u0|i2c_0|u_txout|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~9 , u0|i2c_0|u_txout|Add1~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~17 , u0|i2c_0|u_txout|Add1~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[11]~feeder , u0|nios2_cpu|cpu|d_writedata[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[11] , u0|nios2_cpu|cpu|d_writedata[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 , u0|mm_interconnect_0|cmd_mux_001|src_payload~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[11] , u0|i2c_0|u_csr|sda_hold[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[10] , u0|i2c_0|u_csr|sda_hold[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[8] , u0|i2c_0|u_csr|sda_hold[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[7] , u0|i2c_0|u_csr|sda_hold[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~61 , u0|i2c_0|u_txout|Add0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~57 , u0|i2c_0|u_txout|Add0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~41 , u0|i2c_0|u_txout|Add0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~37 , u0|i2c_0|u_txout|Add0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~21 , u0|i2c_0|u_txout|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~61 , u0|i2c_0|u_txout|Add1~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[7]~14 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[7]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[7] , u0|i2c_0|u_txout|sda_hold_cnt[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~57 , u0|i2c_0|u_txout|Add1~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[8]~7 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[8]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[8] , u0|i2c_0|u_txout|sda_hold_cnt[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~41 , u0|i2c_0|u_txout|Add1~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[9]~13 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[9]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[9] , u0|i2c_0|u_txout|sda_hold_cnt[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~25 , u0|i2c_0|u_txout|Add1~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[10]~12 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[10]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[10] , u0|i2c_0|u_txout|sda_hold_cnt[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~37 , u0|i2c_0|u_txout|Add1~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[11]~8 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[11]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[11] , u0|i2c_0|u_txout|sda_hold_cnt[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~13 , u0|i2c_0|u_txout|Add1~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[0]~3 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[0] , u0|i2c_0|u_txout|sda_hold_cnt[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 , u0|mm_interconnect_0|cmd_mux_001|src_payload~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[15] , u0|i2c_0|u_csr|sda_hold[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 , u0|mm_interconnect_0|cmd_mux_001|src_payload~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[14] , u0|i2c_0|u_csr|sda_hold[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 , u0|mm_interconnect_0|cmd_mux_001|src_payload~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[13] , u0|i2c_0|u_csr|sda_hold[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 , u0|mm_interconnect_0|cmd_mux_001|src_payload~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|sda_hold[12] , u0|i2c_0|u_csr|sda_hold[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~1 , u0|i2c_0|u_txout|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~49 , u0|i2c_0|u_txout|Add0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~45 , u0|i2c_0|u_txout|Add0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add0~53 , u0|i2c_0|u_txout|Add0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[13] , u0|i2c_0|u_txout|sda_hold_cnt[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~1 , u0|i2c_0|u_txout|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[12]~0 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[12]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[12] , u0|i2c_0|u_txout|sda_hold_cnt[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~49 , u0|i2c_0|u_txout|Add1~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~45 , u0|i2c_0|u_txout|Add1~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[14]~4 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[14]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[14] , u0|i2c_0|u_txout|sda_hold_cnt[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~53 , u0|i2c_0|u_txout|Add1~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[15]~6 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[15]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[15] , u0|i2c_0|u_txout|sda_hold_cnt[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Equal1~1 , u0|i2c_0|u_txout|Equal1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[6]~15 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[6]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[6] , u0|i2c_0|u_txout|sda_hold_cnt[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Equal1~2 , u0|i2c_0|u_txout|Equal1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~5 , u0|i2c_0|u_txout|Add1~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[1]~1 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[1] , u0|i2c_0|u_txout|sda_hold_cnt[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~33 , u0|i2c_0|u_txout|Add1~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[2]~11 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[2]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[2] , u0|i2c_0|u_txout|sda_hold_cnt[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Equal1~0 , u0|i2c_0|u_txout|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~29 , u0|i2c_0|u_txout|Add1~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[3]~10 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[3]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[3] , u0|i2c_0|u_txout|sda_hold_cnt[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Add1~21 , u0|i2c_0|u_txout|Add1~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[4]~9 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[4]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[4] , u0|i2c_0|u_txout|sda_hold_cnt[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[5]~2 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[5]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt[5] , u0|i2c_0|u_txout|sda_hold_cnt[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|Equal1~3 , u0|i2c_0|u_txout|Equal1~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_cnt_nxt[13]~5 , u0|i2c_0|u_txout|sda_hold_cnt_nxt[13]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~7 , u0|i2c_0|u_txout|sda_hold_en~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~4 , u0|i2c_0|u_txout|sda_hold_en~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~5 , u0|i2c_0|u_txout|sda_hold_en~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~2 , u0|i2c_0|u_txout|sda_hold_en~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~3 , u0|i2c_0|u_txout|sda_hold_en~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~6 , u0|i2c_0|u_txout|sda_hold_en~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~8 , u0|i2c_0|u_txout|sda_hold_en~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~9 , u0|i2c_0|u_txout|sda_hold_en~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|pop_tx_fifo_state_dly , u0|i2c_0|u_mstfsm|pop_tx_fifo_state_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~0 , u0|i2c_0|u_txout|sda_hold_en~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|sda_hold_en~1 , u0|i2c_0|u_txout|sda_hold_en~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|data_oe~1 , u0|i2c_0|u_txout|data_oe~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txout|data_oe , u0|i2c_0|u_txout|data_oe, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|mst_arb_lost_comb~1 , u0|i2c_0|u_condt_det|mst_arb_lost_comb~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|mst_arb_lost_comb~2 , u0|i2c_0|u_condt_det|mst_arb_lost_comb~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|mst_arb_lost_reg , u0|i2c_0|u_condt_det|mst_arb_lost_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector3~0 , u0|i2c_0|u_mstfsm|Selector3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state.BUS_HOLD , u0|i2c_0|u_mstfsm|mst_fsm_state.BUS_HOLD, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector3~1 , u0|i2c_0|u_mstfsm|Selector3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector3~2 , u0|i2c_0|u_mstfsm|Selector3~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used~2 , u0|i2c_0|u_txfifo|internal_used~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used[0]~1 , u0|i2c_0|u_txfifo|internal_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used[1] , u0|i2c_0|u_txfifo|internal_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used~0 , u0|i2c_0|u_txfifo|internal_used~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used[2] , u0|i2c_0|u_txfifo|internal_used[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_empty~0 , u0|i2c_0|u_txfifo|internal_empty~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|put_txfifo~0 , u0|i2c_0|put_txfifo~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|put_txfifo~1 , u0|i2c_0|put_txfifo~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|tx_shifter[8] , u0|i2c_0|u_txshifter|tx_shifter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector8~0 , u0|i2c_0|u_mstfsm|Selector8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector12~0 , u0|i2c_0|u_mstfsm|Selector12~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_rx_en , u0|i2c_0|u_mstfsm|mst_rx_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector5~0 , u0|i2c_0|u_rxshifter|Selector5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Selector5~1 , u0|i2c_0|u_rxshifter|Selector5~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen~feeder , u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen , u0|i2c_0|u_rxshifter|mst_rx_shift_done_gen, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|rx_hold_flag~0 , u0|i2c_0|u_mstfsm|rx_hold_flag~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|rx_hold_flag , u0|i2c_0|u_mstfsm|rx_hold_flag, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mstfsm_b2b_rxshift_pre_flp , u0|i2c_0|u_mstfsm|mstfsm_b2b_rxshift_pre_flp, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mstfsm_b2b_rxshift , u0|i2c_0|u_mstfsm|mstfsm_b2b_rxshift, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~0 , u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~2 , u0|i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|push_rx_fifo_en~1 , u0|i2c_0|u_rxshifter|push_rx_fifo_en~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|push_rx_fifo_en_flp , u0|i2c_0|u_rxshifter|push_rx_fifo_en_flp, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|put_rxfifo , u0|i2c_0|put_rxfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[0]~0 , u0|i2c_0|u_rxshifter|rx_shifter[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|always6~0 , u0|i2c_0|u_rxshifter|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Decoder0~1 , u0|i2c_0|u_rxshifter|Decoder0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[0] , u0|i2c_0|u_rxshifter|rx_shifter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[1]~1 , u0|i2c_0|u_rxshifter|rx_shifter[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Decoder0~2 , u0|i2c_0|u_rxshifter|Decoder0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[1] , u0|i2c_0|u_rxshifter|rx_shifter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[2]~2 , u0|i2c_0|u_rxshifter|rx_shifter[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Decoder0~3 , u0|i2c_0|u_rxshifter|Decoder0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[2] , u0|i2c_0|u_rxshifter|rx_shifter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[3]~3 , u0|i2c_0|u_rxshifter|rx_shifter[3]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Decoder0~4 , u0|i2c_0|u_rxshifter|Decoder0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[3] , u0|i2c_0|u_rxshifter|rx_shifter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[4]~4 , u0|i2c_0|u_rxshifter|rx_shifter[4]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Decoder0~5 , u0|i2c_0|u_rxshifter|Decoder0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[4] , u0|i2c_0|u_rxshifter|rx_shifter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[5]~5 , u0|i2c_0|u_rxshifter|rx_shifter[5]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Decoder0~6 , u0|i2c_0|u_rxshifter|Decoder0~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[5] , u0|i2c_0|u_rxshifter|rx_shifter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[6]~7 , u0|i2c_0|u_rxshifter|rx_shifter[6]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Decoder0~8 , u0|i2c_0|u_rxshifter|Decoder0~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[6] , u0|i2c_0|u_rxshifter|rx_shifter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[7]~6 , u0|i2c_0|u_rxshifter|rx_shifter[7]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|Decoder0~7 , u0|i2c_0|u_rxshifter|Decoder0~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|rx_shifter[7] , u0|i2c_0|u_rxshifter|rx_shifter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|the_dp_ram|auto_generated|ram_block1a0 , u0|i2c_0|u_rxfifo|the_dp_ram|auto_generated|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[6] , u0|i2c_0|u_csr|scl_high[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[6]~feeder , u0|i2c_0|u_csr|scl_low[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[6] , u0|i2c_0|u_csr|scl_low[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[6] , u0|i2c_0|u_csr|readdata_nxt[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[6] , u0|i2c_0|u_csr|readdata_dly2[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[6]~16 , u0|nios2_cpu|cpu|F_iw[6]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[6]~25 , u0|nios2_cpu|cpu|F_iw[6]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a6 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a38 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a38, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[6]~17 , u0|nios2_cpu|cpu|F_iw[6]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[6] , u0|nios2_cpu|cpu|D_iw[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[0]~2 , u0|nios2_cpu|cpu|R_src2_hi[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[16] , u0|nios2_cpu|cpu|E_src2[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[15]~feeder , u0|nios2_cpu|cpu|E_src2[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[15] , u0|nios2_cpu|cpu|E_src2[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[13]~feeder , u0|nios2_cpu|cpu|E_src2[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[13] , u0|nios2_cpu|cpu|E_src2[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[11]~10 , u0|nios2_cpu|cpu|R_src1[11]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[11] , u0|nios2_cpu|cpu|E_src1[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[10]~feeder , u0|nios2_cpu|cpu|E_src2[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[10] , u0|nios2_cpu|cpu|E_src2[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[9]~feeder , u0|nios2_cpu|cpu|E_src2[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[9] , u0|nios2_cpu|cpu|E_src2[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[7]~feeder , u0|nios2_cpu|cpu|E_src2[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[7] , u0|nios2_cpu|cpu|E_src2[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[5]~feeder , u0|nios2_cpu|cpu|E_src2[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[5] , u0|nios2_cpu|cpu|E_src2[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[4]~2 , u0|nios2_cpu|cpu|R_src2_lo[4]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[4] , u0|nios2_cpu|cpu|E_src2[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[3]~17 , u0|nios2_cpu|cpu|R_src1[3]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[3] , u0|nios2_cpu|cpu|E_src1[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[3]~3 , u0|nios2_cpu|cpu|R_src2_lo[3]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[3] , u0|nios2_cpu|cpu|E_src2[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~61 , u0|nios2_cpu|cpu|Add0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[2]~2 , u0|nios2_cpu|cpu|R_src1[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[2] , u0|nios2_cpu|cpu|E_src1[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[1] , u0|nios2_cpu|cpu|E_src1[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[0]~4 , u0|nios2_cpu|cpu|R_src2_lo[0]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[0] , u0|nios2_cpu|cpu|E_src2[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~78 , u0|nios2_cpu|cpu|Add2~78, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~69 , u0|nios2_cpu|cpu|Add2~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~65 , u0|nios2_cpu|cpu|Add2~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~1 , u0|nios2_cpu|cpu|Add2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~61 , u0|nios2_cpu|cpu|Add2~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~57 , u0|nios2_cpu|cpu|Add2~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~53 , u0|nios2_cpu|cpu|Add2~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~5 , u0|nios2_cpu|cpu|Add2~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~49 , u0|nios2_cpu|cpu|Add2~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~45 , u0|nios2_cpu|cpu|Add2~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~41 , u0|nios2_cpu|cpu|Add2~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~37 , u0|nios2_cpu|cpu|Add2~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~33 , u0|nios2_cpu|cpu|Add2~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~29 , u0|nios2_cpu|cpu|Add2~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~25 , u0|nios2_cpu|cpu|Add2~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~21 , u0|nios2_cpu|cpu|Add2~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~17 , u0|nios2_cpu|cpu|Add2~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[13]~3 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[13]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[13] , u0|nios2_cpu|cpu|F_pc[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~13 , u0|nios2_cpu|cpu|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[15]~6 , u0|nios2_cpu|cpu|R_src1[15]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[15] , u0|nios2_cpu|cpu|E_src1[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~13 , u0|nios2_cpu|cpu|Add2~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[14]~2 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[14]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[14] , u0|nios2_cpu|cpu|F_pc[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~9 , u0|nios2_cpu|cpu|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[16]~5 , u0|nios2_cpu|cpu|R_src1[16]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[16] , u0|nios2_cpu|cpu|E_src1[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~9 , u0|nios2_cpu|cpu|Add2~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~93 , u0|nios2_cpu|cpu|Add2~93, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~117 , u0|nios2_cpu|cpu|Add2~117, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~113 , u0|nios2_cpu|cpu|Add2~113, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~129 , u0|nios2_cpu|cpu|Add2~129, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~133 , u0|nios2_cpu|cpu|Add2~133, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~121 , u0|nios2_cpu|cpu|Add2~121, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~125 , u0|nios2_cpu|cpu|Add2~125, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[25]~24 , u0|nios2_cpu|cpu|E_logic_result[25]~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[25]~25 , u0|nios2_cpu|cpu|E_alu_result[25]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[25] , u0|nios2_cpu|cpu|W_alu_result[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[25]~23 , u0|nios2_cpu|cpu|W_rf_wr_data[25]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[8]~14 , u0|nios2_cpu|cpu|R_src2_hi[8]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[24] , u0|nios2_cpu|cpu|E_src2[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[24]~29 , u0|nios2_cpu|cpu|E_logic_result[24]~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[24]~30 , u0|nios2_cpu|cpu|E_alu_result[24]~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[24] , u0|nios2_cpu|cpu|W_alu_result[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[24]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[24] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[0]~DUPLICATE , u0|nios2_cpu|cpu|av_ld_byte3_data[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[24]~28 , u0|nios2_cpu|cpu|W_rf_wr_data[24]~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[23] , u0|nios2_cpu|cpu|E_src1[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[23]~28 , u0|nios2_cpu|cpu|E_logic_result[23]~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[23]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[23]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[23]~29 , u0|nios2_cpu|cpu|E_alu_result[23]~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[23] , u0|nios2_cpu|cpu|W_alu_result[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 , u0|mm_interconnect_0|cmd_mux_003|src_payload~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a23 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[23]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[23] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[7]~10 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[7]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[7]~4 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[7]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[7] , u0|nios2_cpu|cpu|av_ld_byte2_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[23]~27 , u0|nios2_cpu|cpu|W_rf_wr_data[23]~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[22] , u0|nios2_cpu|cpu|E_src1[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[22]~31 , u0|nios2_cpu|cpu|E_logic_result[22]~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[22]~32 , u0|nios2_cpu|cpu|E_alu_result[22]~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[22] , u0|nios2_cpu|cpu|W_alu_result[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 , u0|mm_interconnect_0|cmd_mux_003|src_payload~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a22 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[22]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[22] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|r_val , u0|jtag_uart_1|r_val, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~21 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[9]~_wirecell , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[9]~_wirecell, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_4[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[0]~2 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[0] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[1] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[2] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[3] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[4] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[5]~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[5] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[6] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[7] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[8] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|state~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|state~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|state , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|state, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[9]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[9] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|count[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|always2~0 , u0|jtag_uart_1|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|fifo_wr~0 , u0|jtag_uart_1|fifo_wr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|fifo_wr , u0|jtag_uart_1|fifo_wr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|r_ena~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read_req~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read_req~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_valid~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read_req , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read_req, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read1 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read2 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|read2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_valid~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_valid~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_valid , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[7]~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write1 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write2 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|always2~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_stalled~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_stalled~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_stalled~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_stalled , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|write_stalled, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|t_ena~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|t_ena~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|t_ena~reg0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|wr_rfifo , u0|jtag_uart_1|wr_rfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|av_waitrequest~DUPLICATE , u0|jtag_uart_1|av_waitrequest~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|fifo_rd~0 , u0|jtag_uart_1|fifo_rd~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|t_dav , u0|jtag_uart_1|t_dav, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|tck_t_dav~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|tck_t_dav, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~4 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|rvalid , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|rvalid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|td_shift[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|user_saw_rvalid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|rvalid0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|rvalid0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|rvalid0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|r_ena~1 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|r_ena~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|r_ena1 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|r_ena1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|rd_wfifo , u0|jtag_uart_1|rd_wfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add1~5 , u0|jtag_uart_1|Add1~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add1~1 , u0|jtag_uart_1|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add1~25 , u0|jtag_uart_1|Add1~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add1~21 , u0|jtag_uart_1|Add1~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add1~17 , u0|jtag_uart_1|Add1~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add1~13 , u0|jtag_uart_1|Add1~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add1~9 , u0|jtag_uart_1|Add1~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|fifo_rd~1 , u0|jtag_uart_1|fifo_rd~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|read_0 , u0|jtag_uart_1|read_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[6]~27 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[6]~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[6]~5 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[6]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[6] , u0|nios2_cpu|cpu|av_ld_byte2_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[22]~30 , u0|nios2_cpu|cpu|W_rf_wr_data[22]~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_hi[5]~15 , u0|nios2_cpu|cpu|R_src2_hi[5]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[21] , u0|nios2_cpu|cpu|E_src2[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[21]~30 , u0|nios2_cpu|cpu|E_logic_result[21]~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[21]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[21]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[21]~31 , u0|nios2_cpu|cpu|E_alu_result[21]~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[21] , u0|nios2_cpu|cpu|W_alu_result[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a53 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[5]~23 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[5]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a21 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[5]~6 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[5]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[5] , u0|nios2_cpu|cpu|av_ld_byte2_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[21]~29 , u0|nios2_cpu|cpu|W_rf_wr_data[21]~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[20] , u0|nios2_cpu|cpu|E_src1[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[20]~26 , u0|nios2_cpu|cpu|E_logic_result[20]~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[20]~27 , u0|nios2_cpu|cpu|E_alu_result[20]~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[20] , u0|nios2_cpu|cpu|W_alu_result[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a20 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[4]~19 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[4]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[4]~7 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[4]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[4] , u0|nios2_cpu|cpu|av_ld_byte2_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[20]~25 , u0|nios2_cpu|cpu|W_rf_wr_data[20]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[14] , u0|nios2_cpu|cpu|d_writedata[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 , u0|mm_interconnect_0|cmd_mux_002|src_payload~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[14] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~49 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[15] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~43 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[22]~17 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[22]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[16] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~46 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~46, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[14] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 , u0|mm_interconnect_0|cmd_mux_002|src_payload~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[11] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~7 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~8 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~52 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[13] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 , u0|mm_interconnect_0|cmd_mux_002|src_payload~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[10] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~22 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~11 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~23 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[19] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[3]~15 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[3]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[3]~8 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[3]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[3] , u0|nios2_cpu|cpu|av_ld_byte2_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[19]~27 , u0|nios2_cpu|cpu|E_logic_result[19]~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[19]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[19]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[19]~28 , u0|nios2_cpu|cpu|E_alu_result[19]~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[19] , u0|nios2_cpu|cpu|W_alu_result[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[19]~26 , u0|nios2_cpu|cpu|W_rf_wr_data[19]~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[18] , u0|nios2_cpu|cpu|E_src1[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[18]~19 , u0|nios2_cpu|cpu|E_logic_result[18]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[18]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[18]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[18]~20 , u0|nios2_cpu|cpu|E_alu_result[18]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[18] , u0|nios2_cpu|cpu|W_alu_result[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 , u0|mm_interconnect_0|cmd_mux_003|src_payload~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a18 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a49 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[18]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[18] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[2]~11 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[2]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[2]~9 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[2]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[2] , u0|nios2_cpu|cpu|av_ld_byte2_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[18]~18 , u0|nios2_cpu|cpu|W_rf_wr_data[18]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[25]~2 , u0|nios2_cpu|cpu|E_st_data[25]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[25] , u0|nios2_cpu|cpu|d_writedata[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 , u0|mm_interconnect_0|cmd_mux_003|src_payload~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a56 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a25 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[1] , u0|nios2_cpu|cpu|av_ld_byte3_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[17]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[17] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[1]~35 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[1]~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a17 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[1]~2 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[1] , u0|nios2_cpu|cpu|av_ld_byte2_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[17]~3 , u0|nios2_cpu|cpu|W_rf_wr_data[17]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[31] , u0|nios2_cpu|cpu|E_src1[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[31] , u0|nios2_cpu|cpu|E_shift_rot_result[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[30]~22 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[30]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[30] , u0|nios2_cpu|cpu|E_shift_rot_result[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[31]~20 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[31]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[31]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[31]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_logical~0 , u0|nios2_cpu|cpu|D_ctrl_shift_logical~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal86~1 , u0|nios2_cpu|cpu|Equal86~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~3 , u0|nios2_cpu|cpu|Equal62~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_logical~1 , u0|nios2_cpu|cpu|D_ctrl_shift_logical~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_shift_logical , u0|nios2_cpu|cpu|R_ctrl_shift_logical, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~2 , u0|nios2_cpu|cpu|Equal62~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_rot_right_nxt , u0|nios2_cpu|cpu|R_ctrl_rot_right_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_rot_right , u0|nios2_cpu|cpu|R_ctrl_rot_right, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_fill_bit~0 , u0|nios2_cpu|cpu|E_shift_rot_fill_bit~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[0]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[2]~0 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[2] , u0|nios2_cpu|cpu|E_shift_rot_result[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[1]~16 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[1]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[1] , u0|nios2_cpu|cpu|E_shift_rot_result[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[0]~18 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[0]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[0] , u0|nios2_cpu|cpu|E_shift_rot_result[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[0]~18 , u0|nios2_cpu|cpu|E_logic_result[0]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[0]~17 , u0|nios2_cpu|cpu|E_alu_result[0]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[0] , u0|nios2_cpu|cpu|W_alu_result[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[1]~17 , u0|nios2_cpu|cpu|E_logic_result[1]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[1]~18 , u0|nios2_cpu|cpu|E_alu_result[1]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[1] , u0|nios2_cpu|cpu|W_alu_result[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|LessThan0~0 , u0|nios2_cpu|cpu|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte3_data[0] , u0|nios2_cpu|cpu|av_ld_byte3_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[0]~31 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[0]~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a48 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[0]~3 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data[0] , u0|nios2_cpu|cpu|av_ld_byte2_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[16]~3 , u0|nios2_cpu|cpu|E_logic_result[16]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[16]~4 , u0|nios2_cpu|cpu|E_alu_result[16]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[16] , u0|nios2_cpu|cpu|W_alu_result[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[16]~4 , u0|nios2_cpu|cpu|W_rf_wr_data[16]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[14]~7 , u0|nios2_cpu|cpu|R_src1[14]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[14] , u0|nios2_cpu|cpu|E_src1[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[14]~5 , u0|nios2_cpu|cpu|E_logic_result[14]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[14]~6 , u0|nios2_cpu|cpu|E_alu_result[14]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[14] , u0|nios2_cpu|cpu|W_alu_result[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 , u0|mm_interconnect_0|cmd_mux_003|src_payload~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a14 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[2][57] , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[2][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][57]~feeder , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[1] , u0|mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][57] , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_001|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[3]~0 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[3]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[14]~feeder , u0|i2c_0|u_csr|scl_low[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[14] , u0|i2c_0|u_csr|scl_low[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[14] , u0|i2c_0|u_csr|scl_high[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[14] , u0|i2c_0|u_csr|readdata_nxt[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[14] , u0|i2c_0|u_csr|readdata_dly2[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[14]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[14] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|woverflow~0 , u0|jtag_uart_1|woverflow~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|woverflow , u0|jtag_uart_1|woverflow, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[6]~11 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[6]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[6]~12 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[6]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[6]~2 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[6]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[7]~0 , u0|nios2_cpu|cpu|av_ld_byte0_data[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_en~0 , u0|nios2_cpu|cpu|av_ld_byte1_data_en~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[6] , u0|nios2_cpu|cpu|av_ld_byte1_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[14]~6 , u0|nios2_cpu|cpu|W_rf_wr_data[14]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[13] , u0|nios2_cpu|cpu|d_writedata[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 , u0|mm_interconnect_0|cmd_mux_003|src_payload~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a45 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[13]~feeder , u0|i2c_0|u_csr|scl_low[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[13] , u0|i2c_0|u_csr|scl_low[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[13] , u0|i2c_0|u_csr|scl_high[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[13] , u0|i2c_0|u_csr|readdata_nxt[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[13] , u0|i2c_0|u_csr|readdata_dly2[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13]~0 , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[13]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[13] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[5]~13 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[5]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[5]~14 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[5]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[5]~3 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[5]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[5] , u0|nios2_cpu|cpu|av_ld_byte1_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[13]~7 , u0|nios2_cpu|cpu|W_rf_wr_data[13]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[15] , u0|nios2_cpu|cpu|d_writedata[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 , u0|mm_interconnect_0|cmd_mux_003|src_payload~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a15 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a42 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[15]~feeder , u0|i2c_0|u_csr|scl_low[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[15] , u0|i2c_0|u_csr|scl_low[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[15] , u0|i2c_0|u_csr|scl_high[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[15] , u0|i2c_0|u_csr|readdata_nxt[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[15] , u0|i2c_0|u_csr|readdata_dly2[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|rvalid~0 , u0|jtag_uart_1|rvalid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|rvalid , u0|jtag_uart_1|rvalid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[15]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[15] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[7]~9 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[7]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[7]~10 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[7]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[7]~1 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[7]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[7] , u0|nios2_cpu|cpu|av_ld_byte1_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_fill_bit~0 , u0|nios2_cpu|cpu|av_fill_bit~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[12] , u0|i2c_0|u_csr|scl_low[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[12] , u0|i2c_0|u_csr|scl_high[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[12] , u0|i2c_0|u_csr|readdata_nxt[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[12] , u0|i2c_0|u_csr|readdata_dly2[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[12]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[12] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[4]~15 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[4]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[4]~16 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[4]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 , u0|mm_interconnect_0|cmd_mux_003|src_payload~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a43 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[4]~4 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[4]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[4] , u0|nios2_cpu|cpu|av_ld_byte1_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[12]~8 , u0|nios2_cpu|cpu|W_rf_wr_data[12]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[12]~9 , u0|nios2_cpu|cpu|R_src1[12]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[12] , u0|nios2_cpu|cpu|E_src1[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[12]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[12]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[12]~7 , u0|nios2_cpu|cpu|E_logic_result[12]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[12]~8 , u0|nios2_cpu|cpu|E_alu_result[12]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[12] , u0|nios2_cpu|cpu|W_alu_result[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~1 , u0|mm_interconnect_0|router|Equal4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src5_valid~0 , u0|mm_interconnect_0|cmd_demux|src5_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~0 , u0|mm_interconnect_0|router_001|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src4_valid , u0|mm_interconnect_0|cmd_demux_001|src4_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_6[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_6[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]~25 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~33 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]~29 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]~30 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|hold_reg[2]~0 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|hold_reg[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~32 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|shift_reg~0 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|vjtag_sdr_i~0 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|vjtag_sdr_i~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~31 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|shift_reg~1 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|shift_reg~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|hold_reg[1]~3 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|hold_reg[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|hold_reg[1] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|hold_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|metastable_l1_reg[1] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|metastable_l1_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|metastable_l2_reg[1] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|metastable_l2_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|hold_reg[2]~2 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|hold_reg[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|hold_reg[2]~feeder , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|hold_reg[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|hold_reg[2] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|hold_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|metastable_l1_reg[2] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|metastable_l1_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|metastable_l2_reg[2] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|metastable_l2_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|shift_reg~5 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|shift_reg~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|shift_reg[2]~4 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|shift_reg[2]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|shift_reg[2] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|shift_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|shift_reg~3 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|shift_reg~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|shift_reg[1] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|shift_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|shift_reg~2 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|shift_reg~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|shift_reg[0] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|hold_reg[0]~1 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|hold_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|hold_reg[0] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|hold_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|metastable_l1_reg[0] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|metastable_l1_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|metastable_l2_reg[0] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|metastable_l2_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|state~6 , pulse_cold_reset|state~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|state.ARM , pulse_cold_reset|state.ARM, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|state~5 , pulse_cold_reset|state~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|state.CAPT , pulse_cold_reset|state.CAPT, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|pulse_extend.extend_pulse[0]~feeder , pulse_cold_reset|pulse_extend.extend_pulse[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|reset_qual_n , pulse_cold_reset|reset_qual_n, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|pulse_extend.extend_pulse[0] , pulse_cold_reset|pulse_extend.extend_pulse[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|pulse_extend.extend_pulse[1] , pulse_cold_reset|pulse_extend.extend_pulse[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|pulse_extend.extend_pulse[2]~DUPLICATE , pulse_cold_reset|pulse_extend.extend_pulse[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|pulse_extend.extend_pulse[3] , pulse_cold_reset|pulse_extend.extend_pulse[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|pulse_extend.extend_pulse[2] , pulse_cold_reset|pulse_extend.extend_pulse[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|pulse_extend.extend_pulse[4] , pulse_cold_reset|pulse_extend.extend_pulse[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|pulse_extend.extend_pulse[5] , pulse_cold_reset|pulse_extend.extend_pulse[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_cold_reset|WideOr0 , pulse_cold_reset|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|state~6 , pulse_debug_reset|state~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|state.ARM , pulse_debug_reset|state.ARM, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|state~5 , pulse_debug_reset|state~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|state.CAPT , pulse_debug_reset|state.CAPT, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|reset_qual_n , pulse_debug_reset|reset_qual_n, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[0] , pulse_debug_reset|pulse_extend.extend_pulse[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[1] , pulse_debug_reset|pulse_extend.extend_pulse[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[2] , pulse_debug_reset|pulse_extend.extend_pulse[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[3] , pulse_debug_reset|pulse_extend.extend_pulse[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[4] , pulse_debug_reset|pulse_extend.extend_pulse[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[5] , pulse_debug_reset|pulse_extend.extend_pulse[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[6] , pulse_debug_reset|pulse_extend.extend_pulse[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[7] , pulse_debug_reset|pulse_extend.extend_pulse[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[8] , pulse_debug_reset|pulse_extend.extend_pulse[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[9] , pulse_debug_reset|pulse_extend.extend_pulse[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[10] , pulse_debug_reset|pulse_extend.extend_pulse[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[11] , pulse_debug_reset|pulse_extend.extend_pulse[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[12] , pulse_debug_reset|pulse_extend.extend_pulse[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[13] , pulse_debug_reset|pulse_extend.extend_pulse[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|WideOr0~2 , pulse_debug_reset|WideOr0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[14] , pulse_debug_reset|pulse_extend.extend_pulse[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[15] , pulse_debug_reset|pulse_extend.extend_pulse[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[16] , pulse_debug_reset|pulse_extend.extend_pulse[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[17] , pulse_debug_reset|pulse_extend.extend_pulse[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[18] , pulse_debug_reset|pulse_extend.extend_pulse[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[19] , pulse_debug_reset|pulse_extend.extend_pulse[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[20] , pulse_debug_reset|pulse_extend.extend_pulse[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[21] , pulse_debug_reset|pulse_extend.extend_pulse[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[22] , pulse_debug_reset|pulse_extend.extend_pulse[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[23] , pulse_debug_reset|pulse_extend.extend_pulse[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[24] , pulse_debug_reset|pulse_extend.extend_pulse[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[25] , pulse_debug_reset|pulse_extend.extend_pulse[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[26] , pulse_debug_reset|pulse_extend.extend_pulse[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[27] , pulse_debug_reset|pulse_extend.extend_pulse[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[28] , pulse_debug_reset|pulse_extend.extend_pulse[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[29] , pulse_debug_reset|pulse_extend.extend_pulse[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[30] , pulse_debug_reset|pulse_extend.extend_pulse[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[31] , pulse_debug_reset|pulse_extend.extend_pulse[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|WideOr0~4 , pulse_debug_reset|WideOr0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|WideOr0~1 , pulse_debug_reset|WideOr0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|WideOr0~0 , pulse_debug_reset|WideOr0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|pulse_extend.extend_pulse[18]~DUPLICATE , pulse_debug_reset|pulse_extend.extend_pulse[18]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|WideOr0~3 , pulse_debug_reset|WideOr0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|WideOr0~5 , pulse_debug_reset|WideOr0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_debug_reset|WideOr0 , pulse_debug_reset|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_warm_reset|state~6 , pulse_warm_reset|state~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_warm_reset|state.ARM , pulse_warm_reset|state.ARM, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_warm_reset|state~5 , pulse_warm_reset|state~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_warm_reset|state.CAPT , pulse_warm_reset|state.CAPT, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_warm_reset|reset_qual_n , pulse_warm_reset|reset_qual_n, DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_warm_reset|pulse_extend.extend_pulse[0] , pulse_warm_reset|pulse_extend.extend_pulse[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_warm_reset|pulse_extend.extend_pulse[1] , pulse_warm_reset|pulse_extend.extend_pulse[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \pulse_warm_reset|WideOr0 , pulse_warm_reset|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets , u0|hps_0|fpga_interfaces|clocks_resets, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0 , u0|mm_interconnect_0|cmd_mux_005|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent|m0_write~0 , u0|mm_interconnect_0|nios_cpu_pio_s1_agent|m0_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~1 , u0|mm_interconnect_0|cmd_mux_005|src_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst1 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[57] , u0|mm_interconnect_0|cmd_mux_005|src_data[57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|nios_cpu_pio_s1_translator|wait_latency_counter[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|nios_cpu_pio_s1_translator|wait_latency_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|nios_cpu_pio_s1_translator|wait_latency_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_translator|wait_latency_counter~1 , u0|mm_interconnect_0|nios_cpu_pio_s1_translator|wait_latency_counter~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|nios_cpu_pio_s1_translator|wait_latency_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|nios_cpu_pio_s1_translator|av_waitrequest_generated~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~1 , u0|mm_interconnect_0|cmd_mux_005|update_grant~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~DUPLICATE , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~0 , u0|mm_interconnect_0|cmd_mux_005|src_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1 , u0|mm_interconnect_0|cmd_mux_005|WideOr1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent|cp_ready , u0|mm_interconnect_0|nios_cpu_pio_s1_agent|cp_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[0]~0 , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|nios_cpu_pio_s1_agent|cp_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios_cpu_pio_s1_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios_cpu_pio_s1_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem[1][75] , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem[1][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem_used[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem[0][75] , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem[0][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][75] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][75] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][57] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem[1][57] , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem[1][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|nios_cpu_pio_s1_agent_rsp_fifo|mem[0][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1 , u0|mm_interconnect_0|rsp_mux|WideOr1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src3_valid~1 , u0|mm_interconnect_0|cmd_demux|src3_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3 , u0|mm_interconnect_0|cmd_demux|sink_ready~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer~0 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer~1 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer , u0|mm_interconnect_0|nios2_cpu_data_master_translator|end_begintransfer, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~1 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~0 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~2 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_align_cycle_nxt[0]~1 , u0|nios2_cpu|cpu|av_ld_align_cycle_nxt[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_align_cycle[0] , u0|nios2_cpu|cpu|av_ld_align_cycle[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_aligning_data_nxt~0 , u0|nios2_cpu|cpu|av_ld_aligning_data_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_aligning_data , u0|nios2_cpu|cpu|av_ld_aligning_data, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[6]~1 , u0|nios2_cpu|cpu|av_ld_byte2_data_nxt[6]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a11 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[11]~feeder , u0|i2c_0|u_csr|scl_high[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[11] , u0|i2c_0|u_csr|scl_high[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[11] , u0|i2c_0|u_csr|scl_low[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[11] , u0|i2c_0|u_csr|readdata_nxt[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[11] , u0|i2c_0|u_csr|readdata_dly2[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[11]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[11] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[3]~23 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[3]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[3]~5 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[3]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[3] , u0|nios2_cpu|cpu|av_ld_byte1_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[11]~9 , u0|nios2_cpu|cpu|W_rf_wr_data[11]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[10] , u0|nios2_cpu|cpu|d_writedata[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 , u0|mm_interconnect_0|cmd_mux_003|src_payload~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a10 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[10]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[10] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate~1 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate1 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate2 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|jupdate2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|always2~1 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|always2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|t_pause~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|t_pause~reg0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|ac~0 , u0|jtag_uart_1|ac~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|ac , u0|jtag_uart_1|ac, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[2]~17 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[2]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[2]~18 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[2]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[2]~6 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[2]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[2] , u0|nios2_cpu|cpu|av_ld_byte1_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[10]~10 , u0|nios2_cpu|cpu|W_rf_wr_data[10]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[9] , u0|nios2_cpu|cpu|d_writedata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 , u0|mm_interconnect_0|cmd_mux_003|src_payload~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a40 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|ien_AE~feeder , u0|jtag_uart_1|ien_AE~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|ien_AE~0 , u0|jtag_uart_1|ien_AE~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|ien_AE , u0|jtag_uart_1|ien_AE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|LessThan0~0 , u0|jtag_uart_1|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|LessThan0~1 , u0|jtag_uart_1|LessThan0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|fifo_AE , u0|jtag_uart_1|fifo_AE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|av_readdata[9] , u0|jtag_uart_1|av_readdata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[1]~19 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[1]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[1]~20 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[1]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[1]~7 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[1]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[1] , u0|nios2_cpu|cpu|av_ld_byte1_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[9]~11 , u0|nios2_cpu|cpu|W_rf_wr_data[9]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[7] , u0|nios2_cpu|cpu|d_writedata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 , u0|mm_interconnect_0|cmd_mux_003|src_payload~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a7 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[7]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[7] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[7] , u0|i2c_0|u_csr|scl_high[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[7] , u0|i2c_0|u_csr|scl_low[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[7] , u0|i2c_0|u_csr|readdata_nxt[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[7] , u0|i2c_0|u_csr|readdata_dly2[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[7]~14 , u0|nios2_cpu|cpu|F_iw[7]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|data_out[7] , u0|led_pio|data_out[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|readdata[7] , u0|led_pio|readdata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[7]~24 , u0|nios2_cpu|cpu|F_iw[7]~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[7]~15 , u0|nios2_cpu|cpu|F_iw[7]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[7] , u0|nios2_cpu|cpu|D_iw[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[1]~5 , u0|nios2_cpu|cpu|R_src2_lo[1]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[1] , u0|nios2_cpu|cpu|E_src2[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_mem_byte_en[1]~1 , u0|nios2_cpu|cpu|E_mem_byte_en[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_byteenable[1] , u0|nios2_cpu|cpu|d_byteenable[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33] , u0|mm_interconnect_0|cmd_mux_003|src_data[33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[8]~feeder , u0|i2c_0|u_csr|scl_low[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[8] , u0|i2c_0|u_csr|scl_low[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[8] , u0|i2c_0|u_csr|scl_high[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[8] , u0|i2c_0|u_csr|readdata_nxt[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[8] , u0|i2c_0|u_csr|readdata_dly2[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|pause_irq~0 , u0|jtag_uart_1|pause_irq~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|pause_irq , u0|jtag_uart_1|pause_irq, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|ien_AF , u0|jtag_uart_1|ien_AF, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add0~21 , u0|jtag_uart_1|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add0~25 , u0|jtag_uart_1|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add0~17 , u0|jtag_uart_1|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add0~1 , u0|jtag_uart_1|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add0~5 , u0|jtag_uart_1|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add0~9 , u0|jtag_uart_1|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|Add0~13 , u0|jtag_uart_1|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|LessThan1~0 , u0|jtag_uart_1|LessThan1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|LessThan1~1 , u0|jtag_uart_1|LessThan1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|fifo_AF , u0|jtag_uart_1|fifo_AF, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|av_readdata[8]~0 , u0|jtag_uart_1|av_readdata[8]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[8]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[8] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[0]~21 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[0]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[0]~22 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[0]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[0]~8 , u0|nios2_cpu|cpu|av_ld_byte1_data_nxt[0]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte1_data[0] , u0|nios2_cpu|cpu|av_ld_byte1_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[8]~12 , u0|nios2_cpu|cpu|W_rf_wr_data[8]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[0] , u0|nios2_cpu|cpu|E_src1[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_mem_byte_en~0 , u0|nios2_cpu|cpu|E_mem_byte_en~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_byteenable[0] , u0|nios2_cpu|cpu|d_byteenable[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32] , u0|mm_interconnect_0|cmd_mux_003|src_data[32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[0] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[1]~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[1] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[2] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[3] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[4] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[5] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[6]~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[6] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[7] , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|wdata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart_1|the_soc_system_jtag_uart_1_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[7] , u0|nios2_cpu|cpu|av_ld_byte0_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[7]~0 , u0|nios2_cpu|cpu|W_rf_wr_data[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[19] , u0|nios2_cpu|cpu|d_writedata[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 , u0|mm_interconnect_0|cmd_mux_003|src_payload~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[20]~19 , u0|nios2_cpu|cpu|F_iw[20]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[20] , u0|nios2_cpu|cpu|D_iw[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[14]~feeder , u0|nios2_cpu|cpu|E_src2[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[14] , u0|nios2_cpu|cpu|E_src2[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[12]~4 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[12]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[12] , u0|nios2_cpu|cpu|F_pc[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[15]~DUPLICATE , u0|nios2_cpu|cpu|F_pc[15]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~5 , u0|nios2_cpu|cpu|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[15]~1 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[15]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[15] , u0|nios2_cpu|cpu|F_pc[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~1 , u0|mm_interconnect_0|cmd_mux_004|src_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0 , u0|mm_interconnect_0|cmd_mux_004|src_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1 , u0|mm_interconnect_0|cmd_mux_004|WideOr1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|led_pio_s1_translator|av_waitrequest_generated~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|always0~0 , u0|led_pio|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|data_out[6] , u0|led_pio|data_out[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|readdata[6] , u0|led_pio|readdata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[6] , u0|nios2_cpu|cpu|av_ld_byte0_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[6]~2 , u0|nios2_cpu|cpu|W_rf_wr_data[6]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[13]~8 , u0|nios2_cpu|cpu|R_src1[13]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[13] , u0|nios2_cpu|cpu|E_src1[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[13]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[13]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[13]~6 , u0|nios2_cpu|cpu|E_logic_result[13]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[13]~7 , u0|nios2_cpu|cpu|E_alu_result[13]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[13] , u0|nios2_cpu|cpu|W_alu_result[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[49] , u0|mm_interconnect_0|cmd_mux_003|src_data[49], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 , u0|mm_interconnect_0|cmd_mux_003|src_payload~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a36 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a5 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[5]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[5] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|data_out[5] , u0|led_pio|data_out[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|readdata[5] , u0|led_pio|readdata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl_rden~0 , u0|i2c_0|u_csr|ctrl_rden~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl_rden_dly , u0|i2c_0|u_csr|ctrl_rden_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[5] , u0|i2c_0|u_csr|ctrl[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[5] , u0|i2c_0|u_csr|scl_low[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[5]~14 , u0|i2c_0|u_csr|readdata_nxt[5]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[5] , u0|i2c_0|u_csr|scl_high[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[5] , u0|i2c_0|u_csr|readdata_nxt[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[5] , u0|i2c_0|u_csr|readdata_dly2[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[5] , u0|nios2_cpu|cpu|av_ld_byte0_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[5]~13 , u0|nios2_cpu|cpu|W_rf_wr_data[5]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[12] , u0|nios2_cpu|cpu|E_src2[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[10]~6 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[10]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[10] , u0|nios2_cpu|cpu|F_pc[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[48] , u0|mm_interconnect_0|cmd_mux_003|src_data[48], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a4 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[4]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[4] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|data_out[4] , u0|led_pio|data_out[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|readdata[4] , u0|led_pio|readdata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|iser_rden~0 , u0|i2c_0|u_csr|iser_rden~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|iser_rden_dly , u0|i2c_0|u_csr|iser_rden_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|iser_wren~0 , u0|i2c_0|u_csr|iser_wren~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|iser[4] , u0|i2c_0|u_csr|iser[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[4] , u0|i2c_0|u_csr|ctrl[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[4]~12 , u0|i2c_0|u_csr|readdata_nxt[4]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|isr_wren~0 , u0|i2c_0|u_csr|isr_wren~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|internal_used[2]~DUPLICATE , u0|i2c_0|u_rxfifo|internal_used[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxfifo|full~0 , u0|i2c_0|u_rxfifo|full~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|rx_over~0 , u0|i2c_0|u_csr|rx_over~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|rx_over , u0|i2c_0|u_csr|rx_over, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[4] , u0|i2c_0|u_csr|scl_high[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[4] , u0|i2c_0|u_csr|scl_low[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[4]~13 , u0|i2c_0|u_csr|readdata_nxt[4]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|isr_rden~0 , u0|i2c_0|u_csr|isr_rden~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|isr_rden_dly , u0|i2c_0|u_csr|isr_rden_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[4] , u0|i2c_0|u_csr|readdata_nxt[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[4] , u0|i2c_0|u_csr|readdata_dly2[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[4] , u0|nios2_cpu|cpu|av_ld_byte0_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[4]~14 , u0|nios2_cpu|cpu|W_rf_wr_data[4]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[17] , u0|nios2_cpu|cpu|d_writedata[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 , u0|mm_interconnect_0|cmd_mux_003|src_payload~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[17]~61 , u0|nios2_cpu|cpu|F_iw[17]~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[17] , u0|nios2_cpu|cpu|D_iw[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[11]~feeder , u0|nios2_cpu|cpu|E_src2[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[11] , u0|nios2_cpu|cpu|E_src2[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[9]~7 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[9]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[9] , u0|nios2_cpu|cpu|F_pc[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[47] , u0|mm_interconnect_0|cmd_mux_003|src_data[47], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[3] , u0|nios2_cpu|cpu|d_writedata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 , u0|mm_interconnect_0|cmd_mux_003|src_payload~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a34 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[7]~DUPLICATE , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[6]~DUPLICATE , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[5]~DUPLICATE , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[5]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata~5 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[3] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|iser[3] , u0|i2c_0|u_csr|iser[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[3] , u0|i2c_0|u_csr|ctrl[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[3]~10 , u0|i2c_0|u_csr|readdata_nxt[3]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[3] , u0|i2c_0|u_csr|scl_high[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[3] , u0|i2c_0|u_csr|scl_low[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[3]~11 , u0|i2c_0|u_csr|readdata_nxt[3]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|arblost_det~0 , u0|i2c_0|u_csr|arblost_det~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|arblost_det , u0|i2c_0|u_csr|arblost_det, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[3] , u0|i2c_0|u_csr|readdata_nxt[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[3] , u0|i2c_0|u_csr|readdata_dly2[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1 , u0|mm_interconnect_0|rsp_mux|src_payload~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|data_out[3] , u0|led_pio|data_out[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|readdata[3] , u0|led_pio|readdata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a3 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[3] , u0|nios2_cpu|cpu|av_ld_byte0_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[3]~15 , u0|nios2_cpu|cpu|W_rf_wr_data[3]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[2] , u0|nios2_cpu|cpu|d_writedata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 , u0|mm_interconnect_0|cmd_mux_003|src_payload~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a2 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|data_out[2] , u0|led_pio|data_out[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|readdata[2] , u0|led_pio|readdata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[2] , u0|i2c_0|u_csr|scl_high[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[2]~9 , u0|i2c_0|u_csr|readdata_nxt[2]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[2] , u0|i2c_0|u_csr|scl_low[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|rx_data_fifo_lvl_rden , u0|i2c_0|u_csr|rx_data_fifo_lvl_rden, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|rx_data_fifo_lvl_rden_dly , u0|i2c_0|u_csr|rx_data_fifo_lvl_rden_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|tfr_cmd_fifo_lvl_rden , u0|i2c_0|u_csr|tfr_cmd_fifo_lvl_rden, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|tfr_cmd_fifo_lvl_rden_dly , u0|i2c_0|u_csr|tfr_cmd_fifo_lvl_rden_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used[2]~DUPLICATE , u0|i2c_0|u_txfifo|internal_used[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[2]~8 , u0|i2c_0|u_csr|readdata_nxt[2]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[2] , u0|i2c_0|u_csr|ctrl[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|iser[2] , u0|i2c_0|u_csr|iser[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[2]~7 , u0|i2c_0|u_csr|readdata_nxt[2]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[2] , u0|i2c_0|u_csr|readdata_nxt[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[2] , u0|i2c_0|u_csr|readdata_dly2[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[2]~2 , u0|nios2_cpu|cpu|F_iw[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_go~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_go , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_go, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata~4 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[2] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[2] , u0|nios2_cpu|cpu|av_ld_byte0_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[2]~1 , u0|nios2_cpu|cpu|W_rf_wr_data[2]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[30]~7 , u0|nios2_cpu|cpu|E_st_data[30]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[30] , u0|nios2_cpu|cpu|d_writedata[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 , u0|mm_interconnect_0|cmd_mux_003|src_payload~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[31]~41 , u0|nios2_cpu|cpu|F_iw[31]~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[31] , u0|nios2_cpu|cpu|D_iw[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[9]~12 , u0|nios2_cpu|cpu|R_src1[9]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[9] , u0|nios2_cpu|cpu|E_src1[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[9]~10 , u0|nios2_cpu|cpu|E_logic_result[9]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[9]~11 , u0|nios2_cpu|cpu|E_alu_result[9]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[9] , u0|nios2_cpu|cpu|W_alu_result[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[45] , u0|mm_interconnect_0|cmd_mux_002|src_data[45], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[7] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~29 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~33 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[7]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~38 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~38, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[24] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~32 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[33] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~31 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[32] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~29 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~30 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[31] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[6]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[30] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[30]~45 , u0|nios2_cpu|cpu|F_iw[30]~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[30] , u0|nios2_cpu|cpu|D_iw[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~41 , u0|nios2_cpu|cpu|Add0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[8]~13 , u0|nios2_cpu|cpu|R_src1[8]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[8] , u0|nios2_cpu|cpu|E_src1[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[8]~11 , u0|nios2_cpu|cpu|E_logic_result[8]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[8]~12 , u0|nios2_cpu|cpu|E_alu_result[8]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[8] , u0|nios2_cpu|cpu|W_alu_result[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44] , u0|mm_interconnect_0|cmd_mux_003|src_data[44], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a60 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[29]~49 , u0|nios2_cpu|cpu|F_iw[29]~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[29] , u0|nios2_cpu|cpu|D_iw[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[17]~4 , u0|nios2_cpu|cpu|R_src1[17]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[17] , u0|nios2_cpu|cpu|E_src1[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[17]~2 , u0|nios2_cpu|cpu|E_logic_result[17]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[17]~3 , u0|nios2_cpu|cpu|E_alu_result[17]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[17] , u0|nios2_cpu|cpu|W_alu_result[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0 , u0|mm_interconnect_0|router|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_valid~0 , u0|mm_interconnect_0|cmd_mux_001|src_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|always6~0 , u0|mm_interconnect_0|cmd_mux_001|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid , u0|mm_interconnect_0|cmd_demux_001|src0_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 , u0|mm_interconnect_0|cmd_mux_001|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~1 , u0|mm_interconnect_0|cmd_mux_001|update_grant~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 , u0|mm_interconnect_0|cmd_mux_001|src_payload~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[10]~feeder , u0|i2c_0|u_csr|scl_low[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[10] , u0|i2c_0|u_csr|scl_low[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[10] , u0|i2c_0|u_csr|scl_high[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[10] , u0|i2c_0|u_csr|readdata_nxt[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[10] , u0|i2c_0|u_csr|readdata_dly2[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[10]~26 , u0|nios2_cpu|cpu|F_iw[10]~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[10]~11 , u0|nios2_cpu|cpu|F_iw[10]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[10] , u0|nios2_cpu|cpu|D_iw[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[6]~3 , u0|nios2_cpu|cpu|R_src1[6]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[6] , u0|nios2_cpu|cpu|E_src1[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[6] , u0|nios2_cpu|cpu|E_shift_rot_result[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[5]~13 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[5]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[5]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[5]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[5]~13 , u0|nios2_cpu|cpu|E_logic_result[5]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[5]~14 , u0|nios2_cpu|cpu|E_alu_result[5]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[5] , u0|nios2_cpu|cpu|W_alu_result[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41] , u0|mm_interconnect_0|cmd_mux_003|src_data[41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 , u0|mm_interconnect_0|cmd_mux_003|src_payload~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a32 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a1 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|data_out[1]~feeder , u0|led_pio|data_out[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|data_out[1] , u0|led_pio|data_out[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|readdata[1] , u0|led_pio|readdata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|LessThan0~0 , u0|i2c_0|u_csr|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|iser[1] , u0|i2c_0|u_csr|iser[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[1]~DUPLICATE , u0|i2c_0|u_csr|ctrl[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[1]~4 , u0|i2c_0|u_csr|readdata_nxt[1]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[1] , u0|i2c_0|u_csr|scl_high[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[1] , u0|i2c_0|u_csr|scl_low[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[1]~5 , u0|i2c_0|u_csr|readdata_nxt[1]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[1]~6 , u0|i2c_0|u_csr|readdata_nxt[1]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[1] , u0|i2c_0|u_csr|readdata_nxt[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[1] , u0|i2c_0|u_csr|readdata_dly2[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0 , u0|mm_interconnect_0|rsp_mux|src_payload~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|write~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|write~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|write~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|write~2 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|write~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|write , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[1]~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~DUPLICATE , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[1]~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata~3 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[1] , u0|nios2_cpu|cpu|av_ld_byte0_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal134~0 , u0|nios2_cpu|cpu|Equal134~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_op_wrctl , u0|nios2_cpu|cpu|D_op_wrctl, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_wrctl_inst , u0|nios2_cpu|cpu|R_ctrl_wrctl_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg_nxt~0 , u0|nios2_cpu|cpu|W_ienable_reg_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg[1] , u0|nios2_cpu|cpu|W_ienable_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[1]~3 , u0|nios2_cpu|cpu|E_control_rd_data[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_control_rd_data[1] , u0|nios2_cpu|cpu|W_control_rd_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[1]~16 , u0|nios2_cpu|cpu|W_rf_wr_data[1]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[28]~5 , u0|nios2_cpu|cpu|E_st_data[28]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[28] , u0|nios2_cpu|cpu|d_writedata[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 , u0|mm_interconnect_0|cmd_mux_003|src_payload~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[28]~53 , u0|nios2_cpu|cpu|F_iw[28]~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[28] , u0|nios2_cpu|cpu|D_iw[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[25] , u0|nios2_cpu|cpu|E_src1[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[25] , u0|nios2_cpu|cpu|E_shift_rot_result[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[26]~28 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[26]~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[26] , u0|nios2_cpu|cpu|E_shift_rot_result[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[25]~27 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[25]~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[25]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[25]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[24]~30 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[24]~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[24] , u0|nios2_cpu|cpu|E_shift_rot_result[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[23]~29 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[23]~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[23] , u0|nios2_cpu|cpu|E_shift_rot_result[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[22]~31 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[22]~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[22] , u0|nios2_cpu|cpu|E_shift_rot_result[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[21]~23 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[21]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[21] , u0|nios2_cpu|cpu|E_shift_rot_result[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[20]~21 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[20]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[20] , u0|nios2_cpu|cpu|E_shift_rot_result[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[19]~19 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[19]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[19] , u0|nios2_cpu|cpu|E_shift_rot_result[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[18]~17 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[18]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[18] , u0|nios2_cpu|cpu|E_shift_rot_result[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[17]~2 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[17]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[17] , u0|nios2_cpu|cpu|E_shift_rot_result[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[16]~3 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[16]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[16] , u0|nios2_cpu|cpu|E_shift_rot_result[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[15]~4 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[15]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[15] , u0|nios2_cpu|cpu|E_shift_rot_result[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[14]~5 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[14]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[14] , u0|nios2_cpu|cpu|E_shift_rot_result[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[13]~6 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[13]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[13] , u0|nios2_cpu|cpu|E_shift_rot_result[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[12]~7 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[12]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[12] , u0|nios2_cpu|cpu|E_shift_rot_result[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[11]~8 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[11]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[11] , u0|nios2_cpu|cpu|E_shift_rot_result[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[10]~9 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[10]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[10] , u0|nios2_cpu|cpu|E_shift_rot_result[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[9]~10 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[9]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[9] , u0|nios2_cpu|cpu|E_shift_rot_result[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[8]~11 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[8]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[8] , u0|nios2_cpu|cpu|E_shift_rot_result[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[7]~12 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[7]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[7]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[7]~12 , u0|nios2_cpu|cpu|E_logic_result[7]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[7]~13 , u0|nios2_cpu|cpu|E_alu_result[7]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[7] , u0|nios2_cpu|cpu|W_alu_result[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[43] , u0|mm_interconnect_0|cmd_mux_002|src_data[43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[5] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[5]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[26] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[26]~69 , u0|nios2_cpu|cpu|F_iw[26]~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[26] , u0|nios2_cpu|cpu|D_iw[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[21]~feeder , u0|nios2_cpu|cpu|d_writedata[21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[21] , u0|nios2_cpu|cpu|d_writedata[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 , u0|mm_interconnect_0|cmd_mux_003|src_payload~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[23]~81 , u0|nios2_cpu|cpu|F_iw[23]~81, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[23] , u0|nios2_cpu|cpu|D_iw[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[6] , u0|nios2_cpu|cpu|E_src2[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[4]~12 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[4]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[4] , u0|nios2_cpu|cpu|F_pc[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~45 , u0|nios2_cpu|cpu|Add0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~37 , u0|nios2_cpu|cpu|Add0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[7]~9 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[7]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[7]~DUPLICATE , u0|nios2_cpu|cpu|F_pc[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[10]~11 , u0|nios2_cpu|cpu|R_src1[10]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[10] , u0|nios2_cpu|cpu|E_src1[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[10]~9 , u0|nios2_cpu|cpu|E_logic_result[10]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[10]~10 , u0|nios2_cpu|cpu|E_alu_result[10]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[10] , u0|nios2_cpu|cpu|W_alu_result[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[46] , u0|mm_interconnect_0|cmd_mux_002|src_data[46], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[8] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[27] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[27]~57 , u0|nios2_cpu|cpu|F_iw[27]~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[27] , u0|nios2_cpu|cpu|D_iw[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[5]~15 , u0|nios2_cpu|cpu|R_src1[5]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[5] , u0|nios2_cpu|cpu|E_src1[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt~13 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[3] , u0|nios2_cpu|cpu|F_pc[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[41] , u0|mm_interconnect_0|cmd_mux_002|src_data[41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[3] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[3]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~24 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[28] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_addr[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[21] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[21]~37 , u0|nios2_cpu|cpu|F_iw[21]~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[21]~18 , u0|nios2_cpu|cpu|F_iw[21]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[21] , u0|nios2_cpu|cpu|D_iw[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[4]~4 , u0|nios2_cpu|cpu|D_dst_regnum[4]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[4]~3 , u0|nios2_cpu|cpu|D_dst_regnum[4]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[4]~5 , u0|nios2_cpu|cpu|D_dst_regnum[4]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_dst_regnum[4] , u0|nios2_cpu|cpu|R_dst_regnum[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[1] , u0|nios2_cpu|cpu|d_writedata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 , u0|mm_interconnect_0|cmd_mux_002|src_payload~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_error~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_error , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_error, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~19 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[34] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~4 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~20 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[5] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~22 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[6] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[3]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~11 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[4] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize~12 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize.000~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize.000 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|DRsize.000, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~5 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~57 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~6 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~9 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[2] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[2]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~10 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[3] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[25] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[25]~73 , u0|nios2_cpu|cpu|F_iw[25]~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[25] , u0|nios2_cpu|cpu|D_iw[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[3]~6 , u0|nios2_cpu|cpu|D_dst_regnum[3]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[3]~7 , u0|nios2_cpu|cpu|D_dst_regnum[3]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[3]~8 , u0|nios2_cpu|cpu|D_dst_regnum[3]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_dst_regnum[3] , u0|nios2_cpu|cpu|R_dst_regnum[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_st_data[24]~1 , u0|nios2_cpu|cpu|E_st_data[24]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[24] , u0|nios2_cpu|cpu|d_writedata[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 , u0|mm_interconnect_0|cmd_mux_003|src_payload~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[24]~77 , u0|nios2_cpu|cpu|F_iw[24]~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[24] , u0|nios2_cpu|cpu|D_iw[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[2]~9 , u0|nios2_cpu|cpu|D_dst_regnum[2]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[2]~10 , u0|nios2_cpu|cpu|D_dst_regnum[2]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[2]~11 , u0|nios2_cpu|cpu|D_dst_regnum[2]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_dst_regnum[2] , u0|nios2_cpu|cpu|R_dst_regnum[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[3]~DUPLICATE , u0|nios2_cpu|cpu|d_writedata[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 , u0|mm_interconnect_0|cmd_mux_002|src_payload~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[3] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_cpu|cpu|wait_for_one_post_bret_inst~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|wait_for_one_post_bret_inst , u0|nios2_cpu|cpu|wait_for_one_post_bret_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|hbreak_pending_nxt~0 , u0|nios2_cpu|cpu|hbreak_pending_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|hbreak_pending , u0|nios2_cpu|cpu|hbreak_pending, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|hbreak_req~0 , u0|nios2_cpu|cpu|hbreak_req~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[18]~40 , u0|nios2_cpu|cpu|F_iw[18]~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[18]~65 , u0|nios2_cpu|cpu|F_iw[18]~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[18] , u0|nios2_cpu|cpu|D_iw[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[1]~1 , u0|nios2_cpu|cpu|D_dst_regnum[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[1]~0 , u0|nios2_cpu|cpu|D_dst_regnum[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[1]~2 , u0|nios2_cpu|cpu|D_dst_regnum[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_dst_regnum[1] , u0|nios2_cpu|cpu|R_dst_regnum[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[16] , u0|nios2_cpu|cpu|d_writedata[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 , u0|mm_interconnect_0|cmd_mux_003|src_payload~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[22]~85 , u0|nios2_cpu|cpu|F_iw[22]~85, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[22] , u0|nios2_cpu|cpu|D_iw[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[0]~12 , u0|nios2_cpu|cpu|D_dst_regnum[0]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[0]~13 , u0|nios2_cpu|cpu|D_dst_regnum[0]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_dst_regnum[0]~14 , u0|nios2_cpu|cpu|D_dst_regnum[0]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_dst_regnum[0] , u0|nios2_cpu|cpu|R_dst_regnum[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[4]~16 , u0|nios2_cpu|cpu|R_src1[4]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[4] , u0|nios2_cpu|cpu|E_src1[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[4] , u0|nios2_cpu|cpu|E_shift_rot_result[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[3]~15 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[3]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[3] , u0|nios2_cpu|cpu|E_shift_rot_result[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[3]~15 , u0|nios2_cpu|cpu|E_logic_result[3]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[3]~16 , u0|nios2_cpu|cpu|E_alu_result[3]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[3] , u0|nios2_cpu|cpu|W_alu_result[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39] , u0|mm_interconnect_0|cmd_mux_003|src_data[39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[8]~28 , u0|nios2_cpu|cpu|F_iw[8]~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[8]~13 , u0|nios2_cpu|cpu|F_iw[8]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[8] , u0|nios2_cpu|cpu|D_iw[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_lo[2]~1 , u0|nios2_cpu|cpu|R_src2_lo[2]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src2[2] , u0|nios2_cpu|cpu|E_src2[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[2]~0 , u0|nios2_cpu|cpu|E_logic_result[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[2]~0 , u0|nios2_cpu|cpu|E_alu_result[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[2] , u0|nios2_cpu|cpu|W_alu_result[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38] , u0|mm_interconnect_0|cmd_mux_003|src_data[38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[4]~31 , u0|nios2_cpu|cpu|F_iw[4]~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[4]~93 , u0|nios2_cpu|cpu|F_iw[4]~93, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[4] , u0|nios2_cpu|cpu|D_iw[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_compare_op[1]~1 , u0|nios2_cpu|cpu|D_compare_op[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_compare_op[1] , u0|nios2_cpu|cpu|R_compare_op[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~0 , u0|nios2_cpu|cpu|Equal127~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~1 , u0|nios2_cpu|cpu|Equal127~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add2~73 , u0|nios2_cpu|cpu|Add2~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[6]~1 , u0|nios2_cpu|cpu|E_logic_result[6]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[15]~4 , u0|nios2_cpu|cpu|E_logic_result[15]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~2 , u0|nios2_cpu|cpu|Equal127~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~3 , u0|nios2_cpu|cpu|Equal127~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~4 , u0|nios2_cpu|cpu|Equal127~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[4]~14 , u0|nios2_cpu|cpu|E_logic_result[4]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~5 , u0|nios2_cpu|cpu|Equal127~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~6 , u0|nios2_cpu|cpu|Equal127~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal127~7 , u0|nios2_cpu|cpu|Equal127~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_compare_op[0]~0 , u0|nios2_cpu|cpu|D_compare_op[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_compare_op[0] , u0|nios2_cpu|cpu|R_compare_op[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_cmp_result~0 , u0|nios2_cpu|cpu|E_cmp_result~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_cmp_result , u0|nios2_cpu|cpu|W_cmp_result, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata~2 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|status_rden , u0|i2c_0|u_csr|status_rden, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|status_rden_dly , u0|i2c_0|u_csr|status_rden_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[0]~0 , u0|i2c_0|u_csr|readdata_nxt[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[0]~0 , u0|i2c_0|u_csr|scl_high[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_high[0] , u0|i2c_0|u_csr|scl_high[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[0]~0 , u0|i2c_0|u_csr|scl_low[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|scl_low[0] , u0|i2c_0|u_csr|scl_low[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[0]~2 , u0|i2c_0|u_csr|readdata_nxt[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|iser[0] , u0|i2c_0|u_csr|iser[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[0] , u0|i2c_0|u_csr|ctrl[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[0]~1 , u0|i2c_0|u_csr|readdata_nxt[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[0]~3 , u0|i2c_0|u_csr|readdata_nxt[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_nxt[0] , u0|i2c_0|u_csr|readdata_nxt[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|readdata_dly2[0] , u0|i2c_0|u_csr|readdata_dly2[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[0]~0 , u0|nios2_cpu|cpu|F_iw[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|data_out[0] , u0|led_pio|data_out[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|led_pio|readdata[0] , u0|led_pio|readdata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_byte0_data[0] , u0|nios2_cpu|cpu|av_ld_byte0_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal133~0 , u0|nios2_cpu|cpu|Equal133~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_estatus_reg_inst_nxt~0 , u0|nios2_cpu|cpu|W_estatus_reg_inst_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_bstatus_reg_inst_nxt~0 , u0|nios2_cpu|cpu|W_bstatus_reg_inst_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_bstatus_reg , u0|nios2_cpu|cpu|W_bstatus_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal132~0 , u0|nios2_cpu|cpu|Equal132~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~0 , u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~1 , u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~2 , u0|nios2_cpu|cpu|W_status_reg_pie_inst_nxt~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_status_reg_pie , u0|nios2_cpu|cpu|W_status_reg_pie, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_estatus_reg , u0|nios2_cpu|cpu|W_estatus_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_ienable_reg[0] , u0|nios2_cpu|cpu|W_ienable_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg_nxt[0]~0 , u0|nios2_cpu|cpu|W_ipending_reg_nxt[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg[0] , u0|nios2_cpu|cpu|W_ipending_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[0]~0 , u0|nios2_cpu|cpu|E_control_rd_data[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[0]~1 , u0|nios2_cpu|cpu|E_control_rd_data[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_control_rd_data[0]~2 , u0|nios2_cpu|cpu|E_control_rd_data[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_control_rd_data[0] , u0|nios2_cpu|cpu|W_control_rd_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wr_data[0]~31 , u0|nios2_cpu|cpu|W_rf_wr_data[0]~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[12]~feeder , u0|nios2_cpu|cpu|d_writedata[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[12] , u0|nios2_cpu|cpu|d_writedata[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 , u0|mm_interconnect_0|cmd_mux_003|src_payload~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a12 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[12]~23 , u0|nios2_cpu|cpu|F_iw[12]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[12]~5 , u0|nios2_cpu|cpu|F_iw[12]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[12] , u0|nios2_cpu|cpu|D_iw[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_rot~2 , u0|nios2_cpu|cpu|D_ctrl_shift_rot~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_cpu|cpu|D_ctrl_shift_rot_right~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_shift_rot_right , u0|nios2_cpu|cpu|R_ctrl_shift_rot_right, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result_nxt[4]~14 , u0|nios2_cpu|cpu|E_shift_rot_result_nxt[4]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[4]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[4]~15 , u0|nios2_cpu|cpu|E_alu_result[4]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[4] , u0|nios2_cpu|cpu|W_alu_result[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src4_valid~0 , u0|mm_interconnect_0|cmd_demux|src4_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0 , u0|mm_interconnect_0|cmd_mux_004|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~1 , u0|mm_interconnect_0|cmd_mux_004|update_grant~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[57] , u0|mm_interconnect_0|cmd_mux_004|src_data[57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~0 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_004|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[5]~32 , u0|nios2_cpu|cpu|F_iw[5]~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[5]~89 , u0|nios2_cpu|cpu|F_iw[5]~89, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[5] , u0|nios2_cpu|cpu|D_iw[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_br_nxt~0 , u0|nios2_cpu|cpu|R_ctrl_br_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_br , u0|nios2_cpu|cpu|R_ctrl_br, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~1 , u0|nios2_cpu|cpu|D_ctrl_retaddr~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_retaddr~0 , u0|nios2_cpu|cpu|D_ctrl_retaddr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_retaddr , u0|nios2_cpu|cpu|R_ctrl_retaddr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1~0 , u0|nios2_cpu|cpu|R_src1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src1[7]~14 , u0|nios2_cpu|cpu|R_src1[7]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_src1[7] , u0|nios2_cpu|cpu|E_src1[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[5]~11 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[5]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[5] , u0|nios2_cpu|cpu|F_pc[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~1 , u0|mm_interconnect_0|router_001|Equal2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~3 , u0|mm_interconnect_0|router_001|Equal2~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src2_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[0] , u0|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a13 , u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[13]~34 , u0|nios2_cpu|cpu|F_iw[13]~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[13]~6 , u0|nios2_cpu|cpu|F_iw[13]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[13] , u0|nios2_cpu|cpu|D_iw[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_rot~0 , u0|nios2_cpu|cpu|D_ctrl_shift_rot~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_shift_rot~1 , u0|nios2_cpu|cpu|D_ctrl_shift_rot~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_shift_rot , u0|nios2_cpu|cpu|R_ctrl_shift_rot, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[6]~2 , u0|nios2_cpu|cpu|E_alu_result[6]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[6] , u0|nios2_cpu|cpu|W_alu_result[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0 , u0|mm_interconnect_0|router|Equal4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src3_valid~0 , u0|mm_interconnect_0|cmd_demux|src3_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src2_valid~0 , u0|mm_interconnect_0|cmd_demux|src2_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[38] , u0|mm_interconnect_0|cmd_mux_002|src_data[38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[2] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|address[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[16]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[16] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|readdata[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|av_readdata_pre[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[16]~36 , u0|nios2_cpu|cpu|F_iw[16]~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[16]~10 , u0|nios2_cpu|cpu|F_iw[16]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[16] , u0|nios2_cpu|cpu|D_iw[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_logic , u0|nios2_cpu|cpu|D_ctrl_logic, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_logic , u0|nios2_cpu|cpu|R_ctrl_logic, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_result[15]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_result[15]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[15]~5 , u0|nios2_cpu|cpu|E_alu_result[15]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[15] , u0|nios2_cpu|cpu|W_alu_result[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[51] , u0|mm_interconnect_0|cmd_mux_003|src_data[51], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|address_reg_a[0] , u0|onchip_memory|the_altsyncram|auto_generated|address_reg_a[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[11]~33 , u0|nios2_cpu|cpu|F_iw[11]~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[11]~4 , u0|nios2_cpu|cpu|F_iw[11]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[11] , u0|nios2_cpu|cpu|D_iw[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_subtract~1 , u0|nios2_cpu|cpu|D_ctrl_alu_subtract~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_subtract~0 , u0|nios2_cpu|cpu|D_ctrl_alu_subtract~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_br_cmp~2 , u0|nios2_cpu|cpu|D_ctrl_br_cmp~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_sub~0 , u0|nios2_cpu|cpu|E_alu_sub~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_sub , u0|nios2_cpu|cpu|E_alu_sub, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[0]~15 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[0]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[0] , u0|nios2_cpu|cpu|F_pc[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add0~57 , u0|nios2_cpu|cpu|Add0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[1]~14 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[1]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[1] , u0|nios2_cpu|cpu|F_pc[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[2]~0 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[2] , u0|nios2_cpu|cpu|F_pc[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~3 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~2 , u0|mm_interconnect_0|router_001|Equal2~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~4 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~0 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~5 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~1 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~6 , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted , u0|mm_interconnect_0|nios2_cpu_instruction_master_translator|read_accepted, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_instruction_master_agent|cp_valid , u0|mm_interconnect_0|nios2_cpu_instruction_master_agent|cp_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src3_valid , u0|mm_interconnect_0|cmd_demux_001|src3_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|write_accepted~0 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|write_accepted~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|write_accepted , u0|mm_interconnect_0|nios2_cpu_data_master_translator|write_accepted, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|wren~0 , u0|onchip_memory|wren~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|wren~1 , u0|onchip_memory|wren~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[14]~7 , u0|nios2_cpu|cpu|F_iw[14]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[14]~8 , u0|nios2_cpu|cpu|F_iw[14]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[14] , u0|nios2_cpu|cpu|D_iw[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~1 , u0|nios2_cpu|cpu|Equal62~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_uncond_cti_non_br~1 , u0|nios2_cpu|cpu|D_ctrl_uncond_cti_non_br~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_uncond_cti_non_br~0 , u0|nios2_cpu|cpu|D_ctrl_uncond_cti_non_br~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_uncond_cti_non_br , u0|nios2_cpu|cpu|R_ctrl_uncond_cti_non_br, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~6 , u0|nios2_cpu|cpu|Equal0~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_br_uncond , u0|nios2_cpu|cpu|R_ctrl_br_uncond, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_sel_nxt.10~0 , u0|nios2_cpu|cpu|F_pc_sel_nxt.10~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[11]~5 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[11]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[11] , u0|nios2_cpu|cpu|F_pc[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1 , u0|mm_interconnect_0|router_001|Equal1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~2 , u0|mm_interconnect_0|router_001|Equal1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 , u0|mm_interconnect_0|cmd_mux_003|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_agent|rf_source_valid~0 , u0|mm_interconnect_0|onchip_memory_s1_agent|rf_source_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[2]~22 , u0|nios2_cpu|cpu|F_iw[2]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[2]~3 , u0|nios2_cpu|cpu|F_iw[2]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[2] , u0|nios2_cpu|cpu|D_iw[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_src2_use_imm~5 , u0|nios2_cpu|cpu|R_src2_use_imm~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_wr_dst_reg~0 , u0|nios2_cpu|cpu|D_wr_dst_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_wr_dst_reg , u0|nios2_cpu|cpu|D_wr_dst_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_wr_dst_reg , u0|nios2_cpu|cpu|R_wr_dst_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_rf_wren , u0|nios2_cpu|cpu|W_rf_wren, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[8]~feeder , u0|nios2_cpu|cpu|d_writedata[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_writedata[8] , u0|nios2_cpu|cpu|d_writedata[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 , u0|mm_interconnect_0|cmd_mux_002|src_payload~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[8] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|writedata[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~24 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~36 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[21] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~37 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[20] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~40 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[19] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~35 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[18] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~25 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[17] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonAReg[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~13 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|waitrequest~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|read~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|read~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|read , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|waitrequest , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|waitrequest, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|waitrequest~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[1]~29 , u0|nios2_cpu|cpu|F_iw[1]~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[1]~101 , u0|nios2_cpu|cpu|F_iw[1]~101, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[1] , u0|nios2_cpu|cpu|D_iw[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~0 , u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~1 , u0|nios2_cpu|cpu|D_ctrl_alu_force_xor~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_logic_op[1]~0 , u0|nios2_cpu|cpu|D_logic_op[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_logic_op[1] , u0|nios2_cpu|cpu|R_logic_op[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_logic_result[11]~8 , u0|nios2_cpu|cpu|E_logic_result[11]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_alu_result[11]~9 , u0|nios2_cpu|cpu|E_alu_result[11]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_alu_result[11] , u0|nios2_cpu|cpu|W_alu_result[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1 , u0|mm_interconnect_0|router|Equal1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~2 , u0|mm_interconnect_0|router|Equal1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src3_valid~2 , u0|mm_interconnect_0|cmd_demux|src3_valid~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1] , u0|onchip_memory|the_altsyncram|auto_generated|decode3|eq_node[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[0]~21 , u0|nios2_cpu|cpu|F_iw[0]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[0]~1 , u0|nios2_cpu|cpu|F_iw[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[0] , u0|nios2_cpu|cpu|D_iw[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_mem32~0 , u0|nios2_cpu|cpu|D_ctrl_mem32~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_waiting_for_data , u0|nios2_cpu|cpu|av_ld_waiting_for_data, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|av_ld_waiting_for_data_nxt~0 , u0|nios2_cpu|cpu|av_ld_waiting_for_data_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[0]~feeder , u0|nios2_cpu|cpu|E_shift_rot_cnt[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[0] , u0|nios2_cpu|cpu|E_shift_rot_cnt[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[0]~_wirecell , u0|nios2_cpu|cpu|E_shift_rot_cnt[0]~_wirecell, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[0]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_cnt[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[1] , u0|nios2_cpu|cpu|E_shift_rot_cnt[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add3~0 , u0|nios2_cpu|cpu|Add3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[2] , u0|nios2_cpu|cpu|E_shift_rot_cnt[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add3~1 , u0|nios2_cpu|cpu|Add3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[2]~DUPLICATE , u0|nios2_cpu|cpu|E_shift_rot_cnt[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add3~2 , u0|nios2_cpu|cpu|Add3~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[3] , u0|nios2_cpu|cpu|E_shift_rot_cnt[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Add3~3 , u0|nios2_cpu|cpu|Add3~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_cnt[4] , u0|nios2_cpu|cpu|E_shift_rot_cnt[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_done~0 , u0|nios2_cpu|cpu|E_shift_rot_done~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_shift_rot_stall , u0|nios2_cpu|cpu|E_shift_rot_stall, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_stall~0 , u0|nios2_cpu|cpu|E_stall~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_ld_stall~0 , u0|nios2_cpu|cpu|E_ld_stall~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_valid_from_R~0 , u0|nios2_cpu|cpu|E_valid_from_R~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_valid_from_R , u0|nios2_cpu|cpu|E_valid_from_R, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_valid~0 , u0|nios2_cpu|cpu|W_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_valid , u0|nios2_cpu|cpu|W_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|i_read_nxt~0 , u0|nios2_cpu|cpu|i_read_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|i_read , u0|nios2_cpu|cpu|i_read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_valid~0 , u0|nios2_cpu|cpu|F_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_valid , u0|nios2_cpu|cpu|D_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_valid , u0|nios2_cpu|cpu|R_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|E_new_inst , u0|nios2_cpu|cpu|E_new_inst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_read_nxt , u0|nios2_cpu|cpu|d_read_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|d_read , u0|nios2_cpu|cpu|d_read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~3 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|av_waitrequest~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~1 , u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~DUPLICATE , u0|mm_interconnect_0|nios2_cpu_data_master_translator|read_accepted~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|av_waitrequest~1 , u0|jtag_uart_1|av_waitrequest~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1 , u0|mm_interconnect_0|router|Equal2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[2][75] , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[2][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][75] , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][75] , u0|mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][75], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_001|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[3]~30 , u0|nios2_cpu|cpu|F_iw[3]~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[3]~97 , u0|nios2_cpu|cpu|F_iw[3]~97, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[3] , u0|nios2_cpu|cpu|D_iw[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal0~0 , u0|nios2_cpu|cpu|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_ctrl_break~0 , u0|nios2_cpu|cpu|D_ctrl_break~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|R_ctrl_break , u0|nios2_cpu|cpu|R_ctrl_break, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_sel_nxt.01~0 , u0|nios2_cpu|cpu|F_pc_sel_nxt.01~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc_no_crst_nxt[6]~10 , u0|nios2_cpu|cpu|F_pc_no_crst_nxt[6]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_pc[6] , u0|nios2_cpu|cpu|F_pc[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0 , u0|mm_interconnect_0|router_001|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal4~1 , u0|mm_interconnect_0|router_001|Equal4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~DUPLICATE , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 , u0|mm_interconnect_0|cmd_mux_002|src_payload~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|debugaccess , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|debugaccess, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~15 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~7 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~27 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[30] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~26 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[29] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[26]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~23 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[27] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~21 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[26] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~16 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[25] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[25]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~44 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[23] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~41 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[22] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|sr[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|resetrequest , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_nios2_oci_debug|resetrequest, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|merged_reset~0 , u0|rst_controller_001|merged_reset~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~0 , u0|rst_controller_001|r_sync_rst_chain~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[1] , u0|rst_controller_001|r_sync_rst_chain[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~DUPLICATE , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|WideOr0~0 , u0|rst_controller_001|WideOr0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_001|r_sync_rst , u0|rst_controller_001|r_sync_rst, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address[0] , u0|i2c_0|u_txfifo|read_address[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address~0 , u0|i2c_0|u_txfifo|read_address~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|read_address[0]~DUPLICATE , u0|i2c_0|u_txfifo|read_address[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_empty~1 , u0|i2c_0|u_txfifo|internal_empty~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|empty_d1~0 , u0|i2c_0|u_txfifo|empty_d1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|empty_d1 , u0|i2c_0|u_txfifo|empty_d1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|empty_d2 , u0|i2c_0|u_txfifo|empty_d2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|empty_dly , u0|i2c_0|u_txfifo|empty_dly, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_fsm_state_nxt~0 , u0|i2c_0|u_mstfsm|mst_fsm_state_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector5~1 , u0|i2c_0|u_mstfsm|Selector5~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector5~0 , u0|i2c_0|u_mstfsm|Selector5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector5~2 , u0|i2c_0|u_mstfsm|Selector5~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|rx_byte_state , u0|i2c_0|u_mstfsm|rx_byte_state, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector11~0 , u0|i2c_0|u_mstfsm|Selector11~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|mst_tx_en , u0|i2c_0|u_mstfsm|mst_tx_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector1~0 , u0|i2c_0|u_txshifter|Selector1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_scl_low_cnt_en , u0|i2c_0|u_txshifter|mst_tx_scl_low_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete , u0|i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|Selector6~0 , u0|i2c_0|u_txshifter|Selector6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|load_mst_tx_scl_high_cnt , u0|i2c_0|u_txshifter|load_mst_tx_scl_high_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|load_mst_rx_scl_high_cnt , u0|i2c_0|u_rxshifter|load_mst_rx_scl_high_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_hold_cnt~0 , u0|i2c_0|u_condt_gen|load_restart_hold_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_hold_cnt , u0|i2c_0|u_condt_gen|load_restart_hold_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_start_hold_cnt , u0|i2c_0|u_condt_gen|load_start_hold_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|load_high~0 , u0|i2c_0|u_clk_cnt|load_high~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_stop_setup_cnt , u0|i2c_0|u_condt_gen|load_stop_setup_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_setup_cnt~0 , u0|i2c_0|u_condt_gen|load_restart_setup_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_setup_cnt~DUPLICATE , u0|i2c_0|u_condt_gen|load_restart_setup_cnt~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|ctrl[1] , u0|i2c_0|u_csr|ctrl[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|load_high , u0|i2c_0|u_clk_cnt|load_high, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt~0 , u0|i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt , u0|i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_stop_scl_low_cnt~0 , u0|i2c_0|u_condt_gen|load_stop_scl_low_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_stop_scl_low_cnt , u0|i2c_0|u_condt_gen|load_stop_scl_low_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_setup_cnt , u0|i2c_0|u_condt_gen|load_restart_setup_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_det|load_tbuf_cnt , u0|i2c_0|u_condt_det|load_tbuf_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_scl_low_cnt~0 , u0|i2c_0|u_condt_gen|load_restart_scl_low_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|load_restart_scl_low_cnt , u0|i2c_0|u_condt_gen|load_restart_scl_low_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|load_cnt~0 , u0|i2c_0|u_clk_cnt|load_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|load_mst_tx_scl_low_cnt~0 , u0|i2c_0|u_txshifter|load_mst_tx_scl_low_cnt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|load_mst_tx_scl_low_cnt , u0|i2c_0|u_txshifter|load_mst_tx_scl_low_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[12]~0 , u0|i2c_0|u_clk_cnt|clk_cnt[12]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|load_cnt~1 , u0|i2c_0|u_clk_cnt|load_cnt~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|load_cnt , u0|i2c_0|u_clk_cnt|load_cnt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~68 , u0|i2c_0|u_clk_cnt|Add1~68, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~12 , u0|i2c_0|u_clk_cnt|Add1~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~17 , u0|i2c_0|u_clk_cnt|Add1~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~22 , u0|i2c_0|u_clk_cnt|Add1~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~24 , u0|i2c_0|u_clk_cnt|Add1~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[0]~5 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[0]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|restart_setup_cnt_en~DUPLICATE , u0|i2c_0|u_condt_gen|restart_setup_cnt_en~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_setup_cnt_en~0 , u0|i2c_0|u_condt_gen|stop_setup_cnt_en~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_setup_cnt_en , u0|i2c_0|u_condt_gen|stop_setup_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[12]~2 , u0|i2c_0|u_clk_cnt|clk_cnt[12]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en , u0|i2c_0|u_txshifter|mst_tx_scl_high_cnt_en, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[12]~1 , u0|i2c_0|u_clk_cnt|clk_cnt[12]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[12]~3 , u0|i2c_0|u_clk_cnt|clk_cnt[12]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[0] , u0|i2c_0|u_clk_cnt|clk_cnt[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~19 , u0|i2c_0|u_clk_cnt|Add1~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[1]~4 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[1]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[1] , u0|i2c_0|u_clk_cnt|clk_cnt[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~14 , u0|i2c_0|u_clk_cnt|Add1~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[2]~3 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[2]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[2] , u0|i2c_0|u_clk_cnt|clk_cnt[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~9 , u0|i2c_0|u_clk_cnt|Add1~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[3]~2 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[3]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[3] , u0|i2c_0|u_clk_cnt|clk_cnt[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~69 , u0|i2c_0|u_clk_cnt|Add1~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~5 , u0|i2c_0|u_clk_cnt|Add1~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[4]~1 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[4]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[4] , u0|i2c_0|u_clk_cnt|clk_cnt[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~72 , u0|i2c_0|u_clk_cnt|Add1~72, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~64 , u0|i2c_0|u_clk_cnt|Add1~64, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[5]~15 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[5]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[5] , u0|i2c_0|u_clk_cnt|clk_cnt[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~79 , u0|i2c_0|u_clk_cnt|Add1~79, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~60 , u0|i2c_0|u_clk_cnt|Add1~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[6]~14 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[6]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[6] , u0|i2c_0|u_clk_cnt|clk_cnt[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~78 , u0|i2c_0|u_clk_cnt|Add1~78, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~56 , u0|i2c_0|u_clk_cnt|Add1~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[7]~13 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[7]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[7] , u0|i2c_0|u_clk_cnt|clk_cnt[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~77 , u0|i2c_0|u_clk_cnt|Add1~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~52 , u0|i2c_0|u_clk_cnt|Add1~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[8]~12 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[8]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[8] , u0|i2c_0|u_clk_cnt|clk_cnt[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~76 , u0|i2c_0|u_clk_cnt|Add1~76, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~48 , u0|i2c_0|u_clk_cnt|Add1~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[9]~11 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[9]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[9] , u0|i2c_0|u_clk_cnt|clk_cnt[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~75 , u0|i2c_0|u_clk_cnt|Add1~75, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~1 , u0|i2c_0|u_clk_cnt|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[10]~0 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[10]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[10] , u0|i2c_0|u_clk_cnt|clk_cnt[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~67 , u0|i2c_0|u_clk_cnt|Add1~67, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~44 , u0|i2c_0|u_clk_cnt|Add1~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[11]~10 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[11]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[11]~DUPLICATE , u0|i2c_0|u_clk_cnt|clk_cnt[11]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~74 , u0|i2c_0|u_clk_cnt|Add1~74, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~40 , u0|i2c_0|u_clk_cnt|Add1~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[12]~9 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[12]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[12] , u0|i2c_0|u_clk_cnt|clk_cnt[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~73 , u0|i2c_0|u_clk_cnt|Add1~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~36 , u0|i2c_0|u_clk_cnt|Add1~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[13]~8 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[13]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[13] , u0|i2c_0|u_clk_cnt|clk_cnt[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~71 , u0|i2c_0|u_clk_cnt|Add1~71, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~32 , u0|i2c_0|u_clk_cnt|Add1~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[14]~7 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[14]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[14] , u0|i2c_0|u_clk_cnt|clk_cnt[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[11] , u0|i2c_0|u_clk_cnt|clk_cnt[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~70 , u0|i2c_0|u_clk_cnt|Add1~70, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|Add1~28 , u0|i2c_0|u_clk_cnt|Add1~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt_nxt[15]~6 , u0|i2c_0|u_clk_cnt|clk_cnt_nxt[15]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[15] , u0|i2c_0|u_clk_cnt|clk_cnt[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|WideOr0~1 , u0|i2c_0|u_clk_cnt|WideOr0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|clk_cnt[9]~DUPLICATE , u0|i2c_0|u_clk_cnt|clk_cnt[9]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|WideOr0~2 , u0|i2c_0|u_clk_cnt|WideOr0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|WideOr0~0 , u0|i2c_0|u_clk_cnt|WideOr0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|WideOr0 , u0|i2c_0|u_clk_cnt|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|stop_setup_cnt_complete_nxt , u0|i2c_0|u_clk_cnt|stop_setup_cnt_complete_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_clk_cnt|stop_setup_cnt_complete , u0|i2c_0|u_clk_cnt|stop_setup_cnt_complete, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_state.STOP_DONE , u0|i2c_0|u_condt_gen|stop_state.STOP_DONE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|Selector12~0 , u0|i2c_0|u_condt_gen|Selector12~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_condt_gen|stop_done , u0|i2c_0|u_condt_gen|stop_done, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector9~0 , u0|i2c_0|u_mstfsm|Selector9~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector9~1 , u0|i2c_0|u_mstfsm|Selector9~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_mstfsm|Selector9~2 , u0|i2c_0|u_mstfsm|Selector9~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|nack_det~0 , u0|i2c_0|u_csr|nack_det~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|nack_det , u0|i2c_0|u_csr|nack_det, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|flush_txfifo , u0|i2c_0|u_csr|flush_txfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used~3 , u0|i2c_0|u_txfifo|internal_used~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_txfifo|internal_used[0] , u0|i2c_0|u_txfifo|internal_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|isr_internal[0]~0 , u0|i2c_0|u_csr|isr_internal[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|intr_nxt~0 , u0|i2c_0|u_csr|intr_nxt~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|intr_nxt , u0|i2c_0|u_csr|intr_nxt, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|i2c_0|u_csr|intr , u0|i2c_0|u_csr|intr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg_nxt[1] , u0|nios2_cpu|cpu|W_ipending_reg_nxt[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg[1] , u0|nios2_cpu|cpu|W_ipending_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|W_ipending_reg[0]~DUPLICATE , u0|nios2_cpu|cpu|W_ipending_reg[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|intr_req~0 , u0|nios2_cpu|cpu|intr_req~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[16]~0 , u0|nios2_cpu|cpu|D_iw[16]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[15]~35 , u0|nios2_cpu|cpu|F_iw[15]~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|F_iw[15]~9 , u0|nios2_cpu|cpu|F_iw[15]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|D_iw[15] , u0|nios2_cpu|cpu|D_iw[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|Equal62~0 , u0|nios2_cpu|cpu|Equal62~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|hbreak_enabled~0 , u0|nios2_cpu|cpu|hbreak_enabled~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|hbreak_enabled , u0|nios2_cpu|cpu|hbreak_enabled, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|ir_out[1]~feeder , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|ir_out[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|ir_out[1] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|ir_out[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux4~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux10~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux10~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|ir_out[0] , u0|nios2_cpu|cpu|the_soc_system_nios2_cpu_cpu_nios2_oci|the_soc_system_nios2_cpu_cpu_debug_slave_wrapper|the_soc_system_nios2_cpu_cpu_debug_slave_tck|ir_out[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux11~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux5~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~27 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal8~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~21 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~25 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|WideOr0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector42~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector42~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~13 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal11~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal11~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|hps_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[0] , u0|hps_only_master|fifo|wr_ptr[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[0]~0 , u0|hps_only_master|fifo|wr_ptr[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[0]~DUPLICATE , u0|hps_only_master|fifo|wr_ptr[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[1] , u0|hps_only_master|fifo|wr_ptr[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|Add0~4 , u0|hps_only_master|fifo|Add0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[1]~DUPLICATE , u0|hps_only_master|fifo|wr_ptr[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|Add0~2 , u0|hps_only_master|fifo|Add0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[2] , u0|hps_only_master|fifo|wr_ptr[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|Add0~3 , u0|hps_only_master|fifo|Add0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[3] , u0|hps_only_master|fifo|wr_ptr[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|Add0~1 , u0|hps_only_master|fifo|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[4] , u0|hps_only_master|fifo|wr_ptr[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|Add0~0 , u0|hps_only_master|fifo|Add0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|wr_ptr[5] , u0|hps_only_master|fifo|wr_ptr[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[1] , u0|hps_only_master|fifo|rd_ptr[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[1]~1 , u0|hps_only_master|fifo|mem_rd_ptr[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[2] , u0|hps_only_master|fifo|rd_ptr[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[2]~2 , u0|hps_only_master|fifo|mem_rd_ptr[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[3] , u0|hps_only_master|fifo|rd_ptr[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[3]~3 , u0|hps_only_master|fifo|mem_rd_ptr[3]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[4] , u0|hps_only_master|fifo|rd_ptr[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[4]~4 , u0|hps_only_master|fifo|mem_rd_ptr[4]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|mem_rtl_0|auto_generated|ram_block1a0 , u0|hps_only_master|fifo|mem_rtl_0|auto_generated|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|Equal0~0 , u0|hps_only_master|b2p|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|Equal3~0 , u0|hps_only_master|b2p|Equal3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|always2~0 , u0|hps_only_master|b2p|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|received_esc , u0|hps_only_master|b2p|received_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|received_channel~0 , u0|hps_only_master|b2p|received_channel~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|received_channel , u0|hps_only_master|b2p|received_channel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|received_esc~0 , u0|hps_only_master|b2p|received_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|received_esc~DUPLICATE , u0|hps_only_master|b2p|received_esc~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[0]~0 , u0|hps_only_master|b2p|out_channel[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[4] , u0|hps_only_master|b2p|out_channel[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[6] , u0|hps_only_master|b2p|out_channel[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[0] , u0|hps_only_master|b2p|out_channel[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[7] , u0|hps_only_master|b2p|out_channel[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_data[5]~0 , u0|hps_only_master|b2p|out_data[5]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[5] , u0|hps_only_master|b2p|out_channel[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|enable~0 , u0|hps_only_master|transacto|p2m|enable~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[2] , u0|hps_only_master|b2p|out_channel[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[1] , u0|hps_only_master|b2p|out_channel[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_channel[3] , u0|hps_only_master|b2p|out_channel[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0 , u0|hps_only_master|transacto|p2m|in_ready_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|always0~0 , u0|hps_only_master|b2p|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|always0~1 , u0|hps_only_master|b2p|always0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|enable , u0|hps_only_master|transacto|p2m|enable, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|Equal0~1 , u0|hps_only_master|b2p|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_startofpacket~0 , u0|hps_only_master|b2p|out_startofpacket~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_startofpacket , u0|hps_only_master|b2p|out_startofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|always1~0 , u0|hps_only_master|transacto|p2m|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[2] , u0|hps_only_master|transacto|p2m|command[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~1 , u0|hps_only_master|transacto|p2m|Add2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector69~0 , u0|hps_only_master|transacto|p2m|Selector69~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~1 , u0|hps_only_master|transacto|p2m|Add3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[4] , u0|hps_only_master|transacto|p2m|command[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~1 , u0|hps_only_master|transacto|p2m|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector37~0 , u0|hps_only_master|transacto|p2m|Selector37~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|bready~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|bready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~5 , u0|hps_only_master|transacto|p2m|Add2~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector68~0 , u0|hps_only_master|transacto|p2m|Selector68~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[3] , u0|hps_only_master|transacto|p2m|address[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~9 , u0|hps_only_master|transacto|p2m|Add2~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector67~0 , u0|hps_only_master|transacto|p2m|Selector67~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[4] , u0|hps_only_master|transacto|p2m|address[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~13 , u0|hps_only_master|transacto|p2m|Add2~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector66~0 , u0|hps_only_master|transacto|p2m|Selector66~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[5] , u0|hps_only_master|transacto|p2m|address[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~17 , u0|hps_only_master|transacto|p2m|Add2~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector65~0 , u0|hps_only_master|transacto|p2m|Selector65~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[6] , u0|hps_only_master|transacto|p2m|address[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~21 , u0|hps_only_master|transacto|p2m|Add2~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector64~0 , u0|hps_only_master|transacto|p2m|Selector64~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[7] , u0|hps_only_master|transacto|p2m|address[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~25 , u0|hps_only_master|transacto|p2m|Add2~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.RETURN_PACKET , u0|hps_only_master|transacto|p2m|state.RETURN_PACKET, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~63 , u0|hps_only_master|transacto|p2m|state~63, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_ADDR1 , u0|hps_only_master|transacto|p2m|state.GET_ADDR1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector14~0 , u0|hps_only_master|transacto|p2m|Selector14~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector14~1 , u0|hps_only_master|transacto|p2m|Selector14~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~74 , u0|hps_only_master|transacto|p2m|state~74, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~67 , u0|hps_only_master|transacto|p2m|state~67, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.RETURN_PACKET~DUPLICATE , u0|hps_only_master|transacto|p2m|state.RETURN_PACKET~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|current_byte[1]~0 , u0|hps_only_master|transacto|p2m|current_byte[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|current_byte[1]~1 , u0|hps_only_master|transacto|p2m|current_byte[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|current_byte[1]~3 , u0|hps_only_master|transacto|p2m|current_byte[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|current_byte[1]~2 , u0|hps_only_master|transacto|p2m|current_byte[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|current_byte[0] , u0|hps_only_master|transacto|p2m|current_byte[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector71~0 , u0|hps_only_master|transacto|p2m|Selector71~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|current_byte[0]~DUPLICATE , u0|hps_only_master|transacto|p2m|current_byte[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal8~0 , u0|hps_only_master|transacto|p2m|Equal8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[25]~0 , u0|hps_only_master|transacto|p2m|address[25]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[8]~2 , u0|hps_only_master|transacto|p2m|address[8]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[8] , u0|hps_only_master|transacto|p2m|address[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~29 , u0|hps_only_master|transacto|p2m|Add2~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[9] , u0|hps_only_master|transacto|p2m|address[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~33 , u0|hps_only_master|transacto|p2m|Add2~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[10] , u0|hps_only_master|transacto|p2m|address[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~37 , u0|hps_only_master|transacto|p2m|Add2~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[11] , u0|hps_only_master|transacto|p2m|address[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~41 , u0|hps_only_master|transacto|p2m|Add2~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[12] , u0|hps_only_master|transacto|p2m|address[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~45 , u0|hps_only_master|transacto|p2m|Add2~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[13] , u0|hps_only_master|transacto|p2m|address[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~49 , u0|hps_only_master|transacto|p2m|Add2~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[14] , u0|hps_only_master|transacto|p2m|address[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~53 , u0|hps_only_master|transacto|p2m|Add2~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[15] , u0|hps_only_master|transacto|p2m|address[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~57 , u0|hps_only_master|transacto|p2m|Add2~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[16]~feeder , u0|hps_only_master|transacto|p2m|address[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[18]~3 , u0|hps_only_master|transacto|p2m|address[18]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[16] , u0|hps_only_master|transacto|p2m|address[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~61 , u0|hps_only_master|transacto|p2m|Add2~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[17]~feeder , u0|hps_only_master|transacto|p2m|address[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[17] , u0|hps_only_master|transacto|p2m|address[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~65 , u0|hps_only_master|transacto|p2m|Add2~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[18]~feeder , u0|hps_only_master|transacto|p2m|address[18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[18] , u0|hps_only_master|transacto|p2m|address[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~69 , u0|hps_only_master|transacto|p2m|Add2~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[19]~feeder , u0|hps_only_master|transacto|p2m|address[19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[19] , u0|hps_only_master|transacto|p2m|address[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~73 , u0|hps_only_master|transacto|p2m|Add2~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[20]~feeder , u0|hps_only_master|transacto|p2m|address[20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[20] , u0|hps_only_master|transacto|p2m|address[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~77 , u0|hps_only_master|transacto|p2m|Add2~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[21]~feeder , u0|hps_only_master|transacto|p2m|address[21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[21] , u0|hps_only_master|transacto|p2m|address[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~81 , u0|hps_only_master|transacto|p2m|Add2~81, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[22]~feeder , u0|hps_only_master|transacto|p2m|address[22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[22] , u0|hps_only_master|transacto|p2m|address[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~85 , u0|hps_only_master|transacto|p2m|Add2~85, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[23]~feeder , u0|hps_only_master|transacto|p2m|address[23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[23] , u0|hps_only_master|transacto|p2m|address[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~89 , u0|hps_only_master|transacto|p2m|Add2~89, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[25]~4 , u0|hps_only_master|transacto|p2m|address[25]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[24] , u0|hps_only_master|transacto|p2m|address[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~93 , u0|hps_only_master|transacto|p2m|Add2~93, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[25] , u0|hps_only_master|transacto|p2m|address[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~97 , u0|hps_only_master|transacto|p2m|Add2~97, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[26] , u0|hps_only_master|transacto|p2m|address[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~101 , u0|hps_only_master|transacto|p2m|Add2~101, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[27] , u0|hps_only_master|transacto|p2m|address[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~105 , u0|hps_only_master|transacto|p2m|Add2~105, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[28] , u0|hps_only_master|transacto|p2m|address[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~109 , u0|hps_only_master|transacto|p2m|Add2~109, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[29] , u0|hps_only_master|transacto|p2m|address[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~113 , u0|hps_only_master|transacto|p2m|Add2~113, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[30] , u0|hps_only_master|transacto|p2m|address[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add2~117 , u0|hps_only_master|transacto|p2m|Add2~117, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[31] , u0|hps_only_master|transacto|p2m|address[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[7]~0 , u0|hps_only_master|transacto|p2m|writedata[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[0] , u0|hps_only_master|transacto|p2m|writedata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[1] , u0|hps_only_master|transacto|p2m|writedata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~1 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[2] , u0|hps_only_master|transacto|p2m|writedata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~2 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[3] , u0|hps_only_master|transacto|p2m|writedata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~3 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[4] , u0|hps_only_master|transacto|p2m|writedata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~4 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[5] , u0|hps_only_master|transacto|p2m|writedata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~5 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[6] , u0|hps_only_master|transacto|p2m|writedata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~6 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[7] , u0|hps_only_master|transacto|p2m|writedata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~7 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[15]~1 , u0|hps_only_master|transacto|p2m|writedata[15]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[8] , u0|hps_only_master|transacto|p2m|writedata[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~8 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[9]~feeder , u0|hps_only_master|transacto|p2m|writedata[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[9] , u0|hps_only_master|transacto|p2m|writedata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~9 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[10]~feeder , u0|hps_only_master|transacto|p2m|writedata[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[10] , u0|hps_only_master|transacto|p2m|writedata[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~10 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[11]~feeder , u0|hps_only_master|transacto|p2m|writedata[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[11] , u0|hps_only_master|transacto|p2m|writedata[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~11 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[12] , u0|hps_only_master|transacto|p2m|writedata[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~12 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[13] , u0|hps_only_master|transacto|p2m|writedata[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~13 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[14]~feeder , u0|hps_only_master|transacto|p2m|writedata[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[14] , u0|hps_only_master|transacto|p2m|writedata[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~14 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[15]~feeder , u0|hps_only_master|transacto|p2m|writedata[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[15] , u0|hps_only_master|transacto|p2m|writedata[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~15 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[16]~feeder , u0|hps_only_master|transacto|p2m|writedata[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[23]~2 , u0|hps_only_master|transacto|p2m|writedata[23]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[16] , u0|hps_only_master|transacto|p2m|writedata[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~16 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[17]~feeder , u0|hps_only_master|transacto|p2m|writedata[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[17] , u0|hps_only_master|transacto|p2m|writedata[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~17 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[18]~feeder , u0|hps_only_master|transacto|p2m|writedata[18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[18] , u0|hps_only_master|transacto|p2m|writedata[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~18 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[19]~feeder , u0|hps_only_master|transacto|p2m|writedata[19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[19] , u0|hps_only_master|transacto|p2m|writedata[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~19 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[20] , u0|hps_only_master|transacto|p2m|writedata[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~20 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[21]~feeder , u0|hps_only_master|transacto|p2m|writedata[21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[21] , u0|hps_only_master|transacto|p2m|writedata[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~21 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[22]~feeder , u0|hps_only_master|transacto|p2m|writedata[22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[22] , u0|hps_only_master|transacto|p2m|writedata[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~22 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[23]~feeder , u0|hps_only_master|transacto|p2m|writedata[23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[23] , u0|hps_only_master|transacto|p2m|writedata[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~23 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[31]~3 , u0|hps_only_master|transacto|p2m|writedata[31]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[24] , u0|hps_only_master|transacto|p2m|writedata[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~24 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[25] , u0|hps_only_master|transacto|p2m|writedata[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~25 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[26]~feeder , u0|hps_only_master|transacto|p2m|writedata[26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[26] , u0|hps_only_master|transacto|p2m|writedata[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~26 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[27]~feeder , u0|hps_only_master|transacto|p2m|writedata[27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[27] , u0|hps_only_master|transacto|p2m|writedata[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~27 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[28] , u0|hps_only_master|transacto|p2m|writedata[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~28 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[29]~feeder , u0|hps_only_master|transacto|p2m|writedata[29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[29] , u0|hps_only_master|transacto|p2m|writedata[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~29 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[30]~feeder , u0|hps_only_master|transacto|p2m|writedata[30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[30] , u0|hps_only_master|transacto|p2m|writedata[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~30 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[31]~feeder , u0|hps_only_master|transacto|p2m|writedata[31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|writedata[31] , u0|hps_only_master|transacto|p2m|writedata[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~31 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~32 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~33 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~34 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~35 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~36 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~37 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~38 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~38, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~39 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~39, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~40 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~41 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~42 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~43 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~44 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~45 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~46 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~46, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~47 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~47, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~48 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~49 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~50 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~50, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~51 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~52 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~53 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~54 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~54, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~55 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~55, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~56 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~57 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~58 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~58, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~59 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~59, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~60 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~61 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~62 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~62, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~63 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft1~63, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_ASSERT , u0|hps_only_master|transacto|p2m|state.READ_ASSERT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector17~0 , u0|hps_only_master|transacto|p2m|Selector17~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~56 , u0|hps_only_master|transacto|p2m|state~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_ASSERT~DUPLICATE , u0|hps_only_master|transacto|p2m|state.READ_ASSERT~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[0]~feeder , u0|hps_only_master|transacto|p2m|unshifted_byteenable[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~61 , u0|hps_only_master|transacto|p2m|Add0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector36~0 , u0|hps_only_master|transacto|p2m|Selector36~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[7]~0 , u0|hps_only_master|transacto|p2m|counter[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[1] , u0|hps_only_master|transacto|p2m|counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~61 , u0|hps_only_master|transacto|p2m|Add3~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[1]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~9 , u0|hps_only_master|transacto|p2m|Add3~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[2]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~9 , u0|hps_only_master|transacto|p2m|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector35~0 , u0|hps_only_master|transacto|p2m|Selector35~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[2] , u0|hps_only_master|transacto|p2m|counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~5 , u0|hps_only_master|transacto|p2m|Add3~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~5 , u0|hps_only_master|transacto|p2m|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector34~0 , u0|hps_only_master|transacto|p2m|Selector34~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[3] , u0|hps_only_master|transacto|p2m|counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~37 , u0|hps_only_master|transacto|p2m|Add3~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~37 , u0|hps_only_master|transacto|p2m|Add0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector33~0 , u0|hps_only_master|transacto|p2m|Selector33~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[4] , u0|hps_only_master|transacto|p2m|counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~41 , u0|hps_only_master|transacto|p2m|Add0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector32~0 , u0|hps_only_master|transacto|p2m|Selector32~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[5] , u0|hps_only_master|transacto|p2m|counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~41 , u0|hps_only_master|transacto|p2m|Add3~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[5]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[5]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~45 , u0|hps_only_master|transacto|p2m|Add0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector31~0 , u0|hps_only_master|transacto|p2m|Selector31~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[6]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~45 , u0|hps_only_master|transacto|p2m|Add3~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[6] , u0|hps_only_master|transacto|p2m|counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~49 , u0|hps_only_master|transacto|p2m|Add3~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[7]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~49 , u0|hps_only_master|transacto|p2m|Add0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector30~0 , u0|hps_only_master|transacto|p2m|Selector30~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[7] , u0|hps_only_master|transacto|p2m|counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~57 , u0|hps_only_master|transacto|p2m|Add3~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~57 , u0|hps_only_master|transacto|p2m|Add0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector29~0 , u0|hps_only_master|transacto|p2m|Selector29~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[13]~1 , u0|hps_only_master|transacto|p2m|counter[13]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[8] , u0|hps_only_master|transacto|p2m|counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~53 , u0|hps_only_master|transacto|p2m|Add0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector28~0 , u0|hps_only_master|transacto|p2m|Selector28~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[9]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[9]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~53 , u0|hps_only_master|transacto|p2m|Add3~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[9] , u0|hps_only_master|transacto|p2m|counter[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal0~1 , u0|hps_only_master|transacto|p2m|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~13 , u0|hps_only_master|transacto|p2m|Add3~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~13 , u0|hps_only_master|transacto|p2m|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector27~0 , u0|hps_only_master|transacto|p2m|Selector27~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[10] , u0|hps_only_master|transacto|p2m|counter[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~17 , u0|hps_only_master|transacto|p2m|Add3~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[11]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[11]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~17 , u0|hps_only_master|transacto|p2m|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector26~0 , u0|hps_only_master|transacto|p2m|Selector26~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[11] , u0|hps_only_master|transacto|p2m|counter[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~21 , u0|hps_only_master|transacto|p2m|Add3~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[12] , u0|hps_only_master|transacto|p2m|counter[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~21 , u0|hps_only_master|transacto|p2m|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector25~0 , u0|hps_only_master|transacto|p2m|Selector25~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[12]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[12]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~25 , u0|hps_only_master|transacto|p2m|Add3~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[13] , u0|hps_only_master|transacto|p2m|counter[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~25 , u0|hps_only_master|transacto|p2m|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector24~0 , u0|hps_only_master|transacto|p2m|Selector24~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[13]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[13]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~33 , u0|hps_only_master|transacto|p2m|Add3~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[14] , u0|hps_only_master|transacto|p2m|counter[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~33 , u0|hps_only_master|transacto|p2m|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector23~0 , u0|hps_only_master|transacto|p2m|Selector23~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[14]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[14]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add3~29 , u0|hps_only_master|transacto|p2m|Add3~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Add0~29 , u0|hps_only_master|transacto|p2m|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector22~0 , u0|hps_only_master|transacto|p2m|Selector22~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[15]~DUPLICATE , u0|hps_only_master|transacto|p2m|counter[15]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal0~0 , u0|hps_only_master|transacto|p2m|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal0~2 , u0|hps_only_master|transacto|p2m|Equal0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable~0 , u0|hps_only_master|transacto|p2m|unshifted_byteenable~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[2]~1 , u0|hps_only_master|transacto|p2m|unshifted_byteenable[2]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[0] , u0|hps_only_master|transacto|p2m|unshifted_byteenable[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector5~1 , u0|hps_only_master|transacto|p2m|Selector5~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector5~2 , u0|hps_only_master|transacto|p2m|Selector5~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector5~0 , u0|hps_only_master|transacto|p2m|Selector5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|byteenable[0] , u0|hps_only_master|transacto|p2m|byteenable[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[1] , u0|hps_only_master|transacto|p2m|unshifted_byteenable[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector4~1 , u0|hps_only_master|transacto|p2m|Selector4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector4~2 , u0|hps_only_master|transacto|p2m|Selector4~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector4~0 , u0|hps_only_master|transacto|p2m|Selector4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|byteenable[1] , u0|hps_only_master|transacto|p2m|byteenable[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~1 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable~2 , u0|hps_only_master|transacto|p2m|unshifted_byteenable~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[2] , u0|hps_only_master|transacto|p2m|unshifted_byteenable[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector3~0 , u0|hps_only_master|transacto|p2m|Selector3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|byteenable[2] , u0|hps_only_master|transacto|p2m|byteenable[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector3~1 , u0|hps_only_master|transacto|p2m|Selector3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector3~2 , u0|hps_only_master|transacto|p2m|Selector3~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|byteenable[2]~DUPLICATE , u0|hps_only_master|transacto|p2m|byteenable[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~2 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~4 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~5 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~6 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps , u0|hps_0|fpga_interfaces|fpga2hps, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|address_taken~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|address_taken~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|address_taken , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|address_taken, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_cp_ready , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_cp_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|data_taken~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|data_taken~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|data_taken , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|data_taken, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|write , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~6 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[1]~3 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[2] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~8 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[3] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~7 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[4] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~5 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[5] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~2 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[6] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7]~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7]~DUPLICATE , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|wvalid , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|wvalid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~4 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[1] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][154] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][154], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~6 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][154]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][154]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always6~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][154] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][154], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~5 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always5~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][154] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][154], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~4 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always4~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][154] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][154], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~3 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always3~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][154] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][154], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~2 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always2~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][154] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][154], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~1 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always1~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][154] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][154], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always0~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][154] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][154], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rp_valid , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rp_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~7 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~8 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[1]~3 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[3] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~7 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[4] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~5 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[5] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~2 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[6] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always6~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always5~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always4~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always3~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always2~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always1~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always0~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~8 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[10]~1 , u0|mm_interconnect_3|rsp_mux|src_data[10]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][42]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][42]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][42]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][42]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][42]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][42]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][42]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][42]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][42]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][42]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][42]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][42]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][42] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][42], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~31 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][42]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][42]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][42] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][42], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][42] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][42], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][42] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][42], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][42] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][42], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][42] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][42], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][42] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][42], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][42] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][42], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~10 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][69]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][69] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~13 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][65]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][65]~DUPLICATE , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][65]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][10]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][10]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][10]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][10]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][10]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][10]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][10] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~30 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][10] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][10] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][10] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][10] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][10] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][10] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][10] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[10]~0 , u0|mm_interconnect_3|rsp_mux|src_data[10]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[10]~2 , u0|mm_interconnect_3|rsp_mux|src_data[10]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[2] , u0|hps_only_master|transacto|p2m|read_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~13 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~14 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[26]~4 , u0|mm_interconnect_3|rsp_mux|src_data[26]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~11 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][71] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][26]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][26]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][26]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][26]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][26]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][26] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~32 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][26] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][26] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][26] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][26] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][26] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][26] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][26] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][58]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][58]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][58]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][58]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][58]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][58]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][58]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][58]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][58]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][58]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][58]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][58]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][58] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][58], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~33 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][58]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][58]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][58] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][58], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][58] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][58], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][58] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][58], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][58] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][58], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][58] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][58], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][58] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][58], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][58] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][58], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[26]~3 , u0|mm_interconnect_3|rsp_mux|src_data[26]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[26]~5 , u0|mm_interconnect_3|rsp_mux|src_data[26]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[18] , u0|hps_only_master|transacto|p2m|read_data_buffer[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][18]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][18]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][18]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][18]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][18]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][18] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~34 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][18]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][18] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][18] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][18] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][18] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][18] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][18] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][18] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~7 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~12 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][50]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][50]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][50]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][50]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][50]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][50]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][50]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][50]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][50]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][50]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][50] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][50], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~35 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][50]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][50]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][50] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][50], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][50] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][50], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][50] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][50], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][50] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][50], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][50] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][50], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][50] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][50], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][50] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][50], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[18]~6 , u0|mm_interconnect_3|rsp_mux|src_data[18]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~10 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][66]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][66] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][70]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][70]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~9 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][70] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[18]~7 , u0|mm_interconnect_3|rsp_mux|src_data[18]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[18]~8 , u0|mm_interconnect_3|rsp_mux|src_data[18]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[10] , u0|hps_only_master|transacto|p2m|read_data_buffer[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~0 , u0|hps_only_master|transacto|p2m|Selector78~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][2]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][2]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][2]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][2]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][2]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][2] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~16 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][2]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][2] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][2] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][2] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][2] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][2] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][2] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][2] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~9 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][34]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][34]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][34]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][34]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][34]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][34]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][34]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][34]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][34]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][34]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][34] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~17 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][34]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][34]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][34] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][34] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][34] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][34] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][34] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][34] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][34] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~14 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~1 , u0|hps_only_master|transacto|p2m|Selector78~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~12 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][64]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][64]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][64] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][64], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~11 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][68]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][68] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~2 , u0|hps_only_master|transacto|p2m|Selector78~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[6]~1 , u0|hps_only_master|transacto|p2m|out_data[6]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~3 , u0|hps_only_master|transacto|p2m|Selector78~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector78~4 , u0|hps_only_master|transacto|p2m|Selector78~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|current_byte[1] , u0|hps_only_master|transacto|p2m|current_byte[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[6]~3 , u0|hps_only_master|transacto|p2m|out_data[6]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[6]~4 , u0|hps_only_master|transacto|p2m|out_data[6]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[6]~5 , u0|hps_only_master|transacto|p2m|out_data[6]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[6]~2 , u0|hps_only_master|transacto|p2m|out_data[6]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[2] , u0|hps_only_master|transacto|p2m|out_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|always0~2 , u0|hps_only_master|p2b|always0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector82~0 , u0|hps_only_master|transacto|p2m|Selector82~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector82~1 , u0|hps_only_master|transacto|p2m|Selector82~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_endofpacket , u0|hps_only_master|transacto|p2m|out_endofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector38~0 , u0|hps_only_master|transacto|p2m|Selector38~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|first_trans , u0|hps_only_master|transacto|p2m|first_trans, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector72~1 , u0|hps_only_master|transacto|p2m|Selector72~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector72~0 , u0|hps_only_master|transacto|p2m|Selector72~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_startofpacket , u0|hps_only_master|transacto|p2m|out_startofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_sop~0 , u0|hps_only_master|p2b|sent_sop~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data~0 , u0|hps_only_master|p2b|out_data~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[2]~DUPLICATE , u0|hps_only_master|transacto|p2m|out_data[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|in_ready~1 , u0|hps_only_master|p2b|in_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_channel_char~0 , u0|hps_only_master|p2b|sent_channel_char~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~5 , u0|hps_only_master|transacto|p2m|Selector73~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[15] , u0|hps_only_master|transacto|p2m|counter[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~1 , u0|hps_only_master|transacto|p2m|Selector73~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[23]~22 , u0|mm_interconnect_3|rsp_mux|src_data[23]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][55]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][55]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][55]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][55]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][55]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][55]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][55]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][55]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][55]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][55]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][55] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][55], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~45 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][55] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][55], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][55] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][55], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][55] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][55], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][55] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][55], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][55] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][55], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][55] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][55], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][55] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][55], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][23]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][23]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][23]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][23]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][23]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][23] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~44 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][23] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][23] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][23] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][23] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][23] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][23] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][23] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[23]~21 , u0|mm_interconnect_3|rsp_mux|src_data[23]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[23]~23 , u0|mm_interconnect_3|rsp_mux|src_data[23]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[15] , u0|hps_only_master|transacto|p2m|read_data_buffer[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[15]~19 , u0|mm_interconnect_3|rsp_mux|src_data[15]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][47]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][47]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][47]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][47]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][47]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][47]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][47]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][47]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][47]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][47]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][47] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][47], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~43 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][47]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][47]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][47] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][47], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][47] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][47], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][47] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][47], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][47] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][47], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][47] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][47], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][47] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][47], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][47] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][47], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][15]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][15]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][15]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][15]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][15]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][15] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~42 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][15]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][15] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][15] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][15] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][15] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][15] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][15] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][15] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[15]~18 , u0|mm_interconnect_3|rsp_mux|src_data[15]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[15]~20 , u0|mm_interconnect_3|rsp_mux|src_data[15]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[7] , u0|hps_only_master|transacto|p2m|read_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][31]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][31]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][31]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][31]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][31]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][31] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~46 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~46, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][31] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][31] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][31] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][31] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][31] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][31] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][31] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][63]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][63]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][63]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][63]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][63]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][63]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][63]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][63]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][63]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][63]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][63]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][63]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][63] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][63], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~47 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~47, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][63]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][63]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][63] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][63], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][63] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][63], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][63] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][63], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][63] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][63], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][63] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][63], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][63] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][63], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][63] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][63], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[31]~24 , u0|mm_interconnect_3|rsp_mux|src_data[31]~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[31]~25 , u0|mm_interconnect_3|rsp_mux|src_data[31]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[31]~26 , u0|mm_interconnect_3|rsp_mux|src_data[31]~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[23] , u0|hps_only_master|transacto|p2m|read_data_buffer[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Mux8~0 , u0|hps_only_master|transacto|p2m|Mux8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][64]~DUPLICATE , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][64]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][39]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][39]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][39]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][39]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][39]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][39]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][39]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][39]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][39]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][39]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][39]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][39]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][39] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~21 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][39]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][39]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][39] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][39] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][39] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][39] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][39] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][39] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][39] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][7]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][7]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][7]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][7]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][7]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][7]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][7] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~20 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][7] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][7] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][7] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][7] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][7] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][7] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][7] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~0 , u0|hps_only_master|transacto|p2m|Selector73~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~3 , u0|hps_only_master|transacto|p2m|Selector73~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~4 , u0|hps_only_master|transacto|p2m|Selector73~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector73~2 , u0|hps_only_master|transacto|p2m|Selector73~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[7] , u0|hps_only_master|transacto|p2m|out_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data~5 , u0|hps_only_master|p2b|out_data~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data[7] , u0|hps_only_master|p2b|out_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~70 , u0|hps_only_master|transacto|p2m|state~70, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~68 , u0|hps_only_master|transacto|p2m|state~68, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.0000 , u0|hps_only_master|transacto|p2m|state.0000, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector0~1 , u0|hps_only_master|transacto|p2m|Selector0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector0~2 , u0|hps_only_master|transacto|p2m|Selector0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector0~0 , u0|hps_only_master|transacto|p2m|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_valid , u0|hps_only_master|transacto|p2m|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_valid~0 , u0|hps_only_master|p2b|out_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_valid , u0|hps_only_master|p2b|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal8~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~7 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~12 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~11 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~13 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~8 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector33~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector33~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[8]~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[8]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~6 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~7 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~8 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~6 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~6 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data~3 , u0|hps_only_master|p2b|out_data~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data[2] , u0|hps_only_master|p2b|out_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][32]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][32]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][32]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][32]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][32]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][32]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][32]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][32]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][32]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][32]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][32]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][32]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][32] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~73 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][32]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][32]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][32] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][32] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][32] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][32] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][32] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][32] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][32] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][0]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][0]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][0]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][0]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][0]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][0]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][0] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~72 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~72, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][0] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][0] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][0] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][0] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][0] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][0] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][0] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~1 , u0|hps_only_master|transacto|p2m|Selector80~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[0] , u0|hps_only_master|transacto|p2m|command[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~3 , u0|hps_only_master|transacto|p2m|Selector80~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][16]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][16]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][16]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][16]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][16]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][16] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~78 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~78, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][16]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][16] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][16] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][16] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][16] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][16] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][16] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][16] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][48]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][48]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][48]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][48]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][48]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][48]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][48]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][48]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][48]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][48]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][48] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][48], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~79 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~79, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][48] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][48], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][48] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][48], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][48] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][48], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][48] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][48], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][48] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][48], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][48] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][48], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][48] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][48], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[16]~69 , u0|mm_interconnect_3|rsp_mux|src_data[16]~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[16]~70 , u0|mm_interconnect_3|rsp_mux|src_data[16]~70, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[16]~71 , u0|mm_interconnect_3|rsp_mux|src_data[16]~71, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[8] , u0|hps_only_master|transacto|p2m|read_data_buffer[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][8]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][8]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][8]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][8]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][8]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][8]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][8] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~74 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~74, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][8]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][8] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][8] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][8] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][8] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][8] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][8] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][8] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][40]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][40]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][40]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][40]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][40]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][40]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][40]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][40]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][40]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][40]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][40] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~75 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~75, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][40] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][40] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][40] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][40] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][40] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][40] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][40] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[8]~63 , u0|mm_interconnect_3|rsp_mux|src_data[8]~63, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[8]~64 , u0|mm_interconnect_3|rsp_mux|src_data[8]~64, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[8]~65 , u0|mm_interconnect_3|rsp_mux|src_data[8]~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[0] , u0|hps_only_master|transacto|p2m|read_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][56]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][56]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][56]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][56]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][56]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][56]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][56]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][56]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][56]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][56]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][56] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][56], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~77 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][56] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][56], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][56] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][56], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][56] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][56], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][56] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][56], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][56] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][56], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][56] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][56], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][56] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][56], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][24]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][24]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][24]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][24]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][24]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][24] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~76 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~76, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][24] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][24] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][24] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][24] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][24] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][24] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][24] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[24]~66 , u0|mm_interconnect_3|rsp_mux|src_data[24]~66, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[24]~67 , u0|mm_interconnect_3|rsp_mux|src_data[24]~67, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[24]~68 , u0|mm_interconnect_3|rsp_mux|src_data[24]~68, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[16] , u0|hps_only_master|transacto|p2m|read_data_buffer[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~0 , u0|hps_only_master|transacto|p2m|Selector80~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~2 , u0|hps_only_master|transacto|p2m|Selector80~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector80~4 , u0|hps_only_master|transacto|p2m|Selector80~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[0] , u0|hps_only_master|transacto|p2m|out_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data~1 , u0|hps_only_master|p2b|out_data~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data~2 , u0|hps_only_master|p2b|out_data~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data[0] , u0|hps_only_master|p2b|out_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][38]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][38]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][38]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][38]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][38]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][38]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][38]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][38]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][38]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][38]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][38]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][38]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][38] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~23 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][38]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][38]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][38] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][38] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][38] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][38] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][38] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][38] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][38] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][6]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][6]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][6]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][6]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][6]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][6] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~22 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][6] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][6] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][6] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][6] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][6] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][6] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][6] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~1 , u0|hps_only_master|transacto|p2m|Selector74~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~2 , u0|hps_only_master|transacto|p2m|Selector74~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[6] , u0|hps_only_master|transacto|p2m|command[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~3 , u0|hps_only_master|transacto|p2m|Selector74~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][14]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][14]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][14]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][14]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][14]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][14] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~48 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][14]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][14] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][14] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][14] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][14] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][14] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][14] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][14] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][65] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][46]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][46]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][46]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][46]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][46]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][46]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][46]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][46]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][46]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][46]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][46] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][46], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~49 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][46]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][46]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][46] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][46], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][46] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][46], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][46] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][46], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][46] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][46], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][46] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][46], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][46] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][46], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][46] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][46], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[14]~27 , u0|mm_interconnect_3|rsp_mux|src_data[14]~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[14]~28 , u0|mm_interconnect_3|rsp_mux|src_data[14]~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[14]~29 , u0|mm_interconnect_3|rsp_mux|src_data[14]~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[6] , u0|hps_only_master|transacto|p2m|read_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[30]~31 , u0|mm_interconnect_3|rsp_mux|src_data[30]~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][30]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][30]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][30]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][30]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][30]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][30] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~50 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~50, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][30]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][30] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][30] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][30] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][30] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][30] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][30] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][30] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][62]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][62]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][62]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][62]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][62]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][62]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][62]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][62]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][62]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][62]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][62] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][62], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~51 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][62]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][62]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][62] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][62], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][62] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][62], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][62] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][62], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][62] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][62], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][62] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][62], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][62] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][62], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][62] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][62], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[30]~30 , u0|mm_interconnect_3|rsp_mux|src_data[30]~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[30]~32 , u0|mm_interconnect_3|rsp_mux|src_data[30]~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[22] , u0|hps_only_master|transacto|p2m|read_data_buffer[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[22]~34 , u0|mm_interconnect_3|rsp_mux|src_data[22]~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][54]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][54]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][54]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][54]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][54]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][54]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][54]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][54]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][54]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][54]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][54]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][54]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][54] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][54], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~53 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][54] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][54], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][54] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][54], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][54] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][54], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][54] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][54], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][54] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][54], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][54] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][54], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][54] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][54], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][22]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][22]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][22]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][22]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][22]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][22]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][22] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~52 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][22]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][22] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][22] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][22] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][22] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][22] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][22] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][22] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[22]~33 , u0|mm_interconnect_3|rsp_mux|src_data[22]~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[22]~35 , u0|mm_interconnect_3|rsp_mux|src_data[22]~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[14] , u0|hps_only_master|transacto|p2m|read_data_buffer[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~0 , u0|hps_only_master|transacto|p2m|Selector74~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector74~4 , u0|hps_only_master|transacto|p2m|Selector74~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[6] , u0|hps_only_master|transacto|p2m|out_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data~6 , u0|hps_only_master|p2b|out_data~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data[6] , u0|hps_only_master|p2b|out_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~2 , u0|hps_only_master|transacto|p2m|Selector76~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][4]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][4]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][4]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][4]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][4]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][4] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~26 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][4]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][4] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][4] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][4] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][4] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][4] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][4] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][4] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][36]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][36]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][36]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][36]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][36]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][36]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][36]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][36]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][36]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][36]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][36] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][36], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~27 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][36]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][36]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][36] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][36], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][36] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][36], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][36] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][36], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][36] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][36], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][36] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][36], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][36] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][36], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][36] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][36], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~1 , u0|hps_only_master|transacto|p2m|Selector76~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[28]~49 , u0|mm_interconnect_3|rsp_mux|src_data[28]~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][60]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][60]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][60]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][60]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][60]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][60]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][60]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][60]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][60]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][60]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][60] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][60], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~63 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~63, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][60]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][60]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][60] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][60], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][60] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][60], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][60] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][60], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][60] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][60], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][60] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][60], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][60] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][60], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][60] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][60], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][28]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][28]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][28]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][28]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][28]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][28]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][28]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][28]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][28]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][28]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][28] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~62 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~62, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][28] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][28] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][28] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][28] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][28] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][28] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][28] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[28]~48 , u0|mm_interconnect_3|rsp_mux|src_data[28]~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[28]~50 , u0|mm_interconnect_3|rsp_mux|src_data[28]~50, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[20] , u0|hps_only_master|transacto|p2m|read_data_buffer[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][44]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][44]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][44]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][44]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][44]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][44]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][44]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][44]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][44]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][44]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][44] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][44], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~61 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][44]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][44]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][44] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][44], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][44] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][44], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][44] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][44], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][44] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][44], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][44] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][44], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][44] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][44], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][44] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][44], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][12]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][12]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][12]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][12]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][12]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][12] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~60 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][12]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][12] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][12] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][12] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][12] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][12] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][12] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][12] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[12]~45 , u0|mm_interconnect_3|rsp_mux|src_data[12]~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[12]~46 , u0|mm_interconnect_3|rsp_mux|src_data[12]~46, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[12]~47 , u0|mm_interconnect_3|rsp_mux|src_data[12]~47, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[4] , u0|hps_only_master|transacto|p2m|read_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[20]~52 , u0|mm_interconnect_3|rsp_mux|src_data[20]~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][52]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][52]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][52]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][52]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][52]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][52]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][52]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][52]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][52]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][52]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][52] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][52], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~65 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][52]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][52]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][52] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][52], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][52] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][52], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][52] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][52], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][52] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][52], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][52] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][52], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][52] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][52], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][52] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][52], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][20]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][20]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][20]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][20]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][20]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][20]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][20] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~64 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~64, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][20]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][20] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][20] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][20] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][20] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][20] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][20] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][20] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[20]~51 , u0|mm_interconnect_3|rsp_mux|src_data[20]~51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[20]~53 , u0|mm_interconnect_3|rsp_mux|src_data[20]~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[12] , u0|hps_only_master|transacto|p2m|read_data_buffer[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~0 , u0|hps_only_master|transacto|p2m|Selector76~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~3 , u0|hps_only_master|transacto|p2m|Selector76~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector76~4 , u0|hps_only_master|transacto|p2m|Selector76~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[4] , u0|hps_only_master|transacto|p2m|out_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data~8 , u0|hps_only_master|p2b|out_data~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data[4] , u0|hps_only_master|p2b|out_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][11]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][11]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][11]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][11]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][11]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][11] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~66 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~66, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][11]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][11] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][11] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][11] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][11] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][11] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][11] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][11] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][43]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][43]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][43]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][43]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][43]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][43]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][43]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][43]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][43]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][43]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][43] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~67 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~67, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][43]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][43]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][43] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][43] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][43] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][43] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][43] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][43] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][43] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[11]~54 , u0|mm_interconnect_3|rsp_mux|src_data[11]~54, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[11]~55 , u0|mm_interconnect_3|rsp_mux|src_data[11]~55, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[11]~56 , u0|mm_interconnect_3|rsp_mux|src_data[11]~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[3] , u0|hps_only_master|transacto|p2m|read_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[27]~58 , u0|mm_interconnect_3|rsp_mux|src_data[27]~58, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][59]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][59]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][59]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][59]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][59]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][59] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~69 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][59]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][59] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][59] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][59] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][59] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][59] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][59] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][59] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][27]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][27]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][27]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][27]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][27]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][27] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~68 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~68, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][27]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][27] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][27] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][27] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][27] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][27] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][27] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][27] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[27]~57 , u0|mm_interconnect_3|rsp_mux|src_data[27]~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[27]~59 , u0|mm_interconnect_3|rsp_mux|src_data[27]~59, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[19] , u0|hps_only_master|transacto|p2m|read_data_buffer[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][19]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][19]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][19]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][19]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][19]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][19] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~70 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~70, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][19] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][19] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][19] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][19] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][19] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][19] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][19] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][51]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][51]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][51]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][51]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][51]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][51]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][51]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][51]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][51]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][51]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][51] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][51], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~71 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~71, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][51]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][51]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][51] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][51], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][51] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][51], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][51] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][51], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][51] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][51], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][51] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][51], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][51] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][51], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][51] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][51], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[19]~60 , u0|mm_interconnect_3|rsp_mux|src_data[19]~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[19]~61 , u0|mm_interconnect_3|rsp_mux|src_data[19]~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[19]~62 , u0|mm_interconnect_3|rsp_mux|src_data[19]~62, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[11] , u0|hps_only_master|transacto|p2m|read_data_buffer[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~0 , u0|hps_only_master|transacto|p2m|Selector77~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~2 , u0|hps_only_master|transacto|p2m|Selector77~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~3 , u0|hps_only_master|transacto|p2m|Selector77~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][35]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][35]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][35]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][35]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][35]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][35]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][35]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][35]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][35]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][35]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][35]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][35]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][35] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~29 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][35] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][35] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][35] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][35] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][35] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][35] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][35] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][3]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][3]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][3]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][3]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][3]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][3]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][3] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~28 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][3] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][3] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][3] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][3] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][3] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][3] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][3] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~1 , u0|hps_only_master|transacto|p2m|Selector77~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector77~4 , u0|hps_only_master|transacto|p2m|Selector77~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[3] , u0|hps_only_master|transacto|p2m|out_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data~9 , u0|hps_only_master|p2b|out_data~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data[3] , u0|hps_only_master|p2b|out_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~2 , u0|hps_only_master|transacto|p2m|Selector75~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][45]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][45]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][45]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][45]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][45]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][45]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][45]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][45]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][45]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][45]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][45] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][45], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~55 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~55, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][45]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][45]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][45] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][45], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][45] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][45], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][45] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][45], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][45] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][45], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][45] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][45], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][45] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][45], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][45] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][45], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][13]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][13]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][13]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][13]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][13]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][13] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~54 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~54, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][13] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][13] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][13] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][13] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][13] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][13] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][13] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[13]~36 , u0|mm_interconnect_3|rsp_mux|src_data[13]~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[13]~37 , u0|mm_interconnect_3|rsp_mux|src_data[13]~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[13]~38 , u0|mm_interconnect_3|rsp_mux|src_data[13]~38, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[5] , u0|hps_only_master|transacto|p2m|read_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[21]~43 , u0|mm_interconnect_3|rsp_mux|src_data[21]~43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][53]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][53]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][53]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][53]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][53]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][53]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][53]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][53]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][53]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][53]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][53] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][53], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~59 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~59, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][53]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][53]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][53] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][53], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][53] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][53], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][53] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][53], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][53] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][53], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][53] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][53], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][53] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][53], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][53] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][53], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][21]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][21]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][21]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][21]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][21]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][21] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~58 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~58, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][21] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][21] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][21] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][21] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][21] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][21] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][21] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[21]~42 , u0|mm_interconnect_3|rsp_mux|src_data[21]~42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[21]~44 , u0|mm_interconnect_3|rsp_mux|src_data[21]~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[13] , u0|hps_only_master|transacto|p2m|read_data_buffer[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[29]~40 , u0|mm_interconnect_3|rsp_mux|src_data[29]~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][29]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][29]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][29]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][29]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][29]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][29] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~56 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][29]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][29] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][29] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][29] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][29] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][29] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][29] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][29] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][61]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][61]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][61]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][61]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][61]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][61]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][61]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][61]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][61]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][61]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][61] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][61], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~57 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][61] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][61], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][61] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][61], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][61] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][61], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][61] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][61], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][61] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][61], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][61] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][61], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][61] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][61], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[29]~39 , u0|mm_interconnect_3|rsp_mux|src_data[29]~39, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[29]~41 , u0|mm_interconnect_3|rsp_mux|src_data[29]~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[21] , u0|hps_only_master|transacto|p2m|read_data_buffer[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~0 , u0|hps_only_master|transacto|p2m|Selector75~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[5] , u0|hps_only_master|transacto|p2m|command[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~3 , u0|hps_only_master|transacto|p2m|Selector75~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][37]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][37]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][37]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][37]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][37]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][37]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][37]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][37]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][37]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][37]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][37] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][37], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~25 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][37]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][37]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][37] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][37], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][37] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][37], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][37] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][37], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][37] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][37], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][37] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][37], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][37] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][37], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][37] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][37], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][5]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][5]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][5]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][5]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][5]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][5] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~24 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][5] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][5] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][5] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][5] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][5] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][5] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][5] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~1 , u0|hps_only_master|transacto|p2m|Selector75~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector75~4 , u0|hps_only_master|transacto|p2m|Selector75~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[5] , u0|hps_only_master|transacto|p2m|out_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data~7 , u0|hps_only_master|p2b|out_data~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data[5] , u0|hps_only_master|p2b|out_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_taken , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_taken, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|in_ready~0 , u0|hps_only_master|p2b|in_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_channel_char , u0|hps_only_master|p2b|sent_channel_char, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_channel~0 , u0|hps_only_master|p2b|sent_channel~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_channel , u0|hps_only_master|p2b|sent_channel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|stored_channel[4]~feeder , u0|hps_only_master|p2b|stored_channel[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|stored_channel[4] , u0|hps_only_master|p2b|stored_channel[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|always0~0 , u0|hps_only_master|p2b|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_sop~1 , u0|hps_only_master|p2b|sent_sop~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_sop , u0|hps_only_master|p2b|sent_sop, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_eop~1 , u0|hps_only_master|p2b|sent_eop~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_eop , u0|hps_only_master|p2b|sent_eop, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_eop~0 , u0|hps_only_master|p2b|sent_eop~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_eop~DUPLICATE , u0|hps_only_master|p2b|sent_eop~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_esc~0 , u0|hps_only_master|p2b|sent_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|sent_esc , u0|hps_only_master|p2b|sent_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|always0~1 , u0|hps_only_master|p2b|always0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|in_ready , u0|hps_only_master|p2b|in_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector6~0 , u0|hps_only_master|transacto|p2m|Selector6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector6~1 , u0|hps_only_master|transacto|p2m|Selector6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|Equal1~0 , u0|hps_only_master|b2p|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_endofpacket~0 , u0|hps_only_master|b2p|out_endofpacket~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|b2p|out_endofpacket , u0|hps_only_master|b2p|out_endofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~40 , u0|hps_only_master|transacto|p2m|state~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~73 , u0|hps_only_master|transacto|p2m|state~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~15 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~15 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][106]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][106]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][106] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][106], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_agent|av_readdatavalid~0 , u0|mm_interconnect_3|hps_only_master_master_agent|av_readdatavalid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~43 , u0|hps_only_master|transacto|p2m|state~43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~44 , u0|hps_only_master|transacto|p2m|state~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~52 , u0|hps_only_master|transacto|p2m|state~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~54 , u0|hps_only_master|transacto|p2m|state~54, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|write~1 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|write~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_agent|av_readdatavalid~1 , u0|mm_interconnect_3|hps_only_master_master_agent|av_readdatavalid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector83~0 , u0|hps_only_master|transacto|p2m|Selector83~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read , u0|hps_only_master|transacto|p2m|read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|cmd_src_valid[0]~1 , u0|mm_interconnect_3|hps_only_master_master_limiter|cmd_src_valid[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE , u0|hps_only_master|transacto|p2m|state.READ_CMD_WAIT~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_agent|av_waitrequest~0 , u0|mm_interconnect_3|hps_only_master_master_agent|av_waitrequest~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~72 , u0|hps_only_master|transacto|p2m|state~72, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~45 , u0|hps_only_master|transacto|p2m|state~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~41 , u0|hps_only_master|transacto|p2m|state~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~53 , u0|hps_only_master|transacto|p2m|state~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~55 , u0|hps_only_master|transacto|p2m|state~55, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_CMD_WAIT , u0|hps_only_master|transacto|p2m|state.READ_CMD_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_DATA_WAIT , u0|hps_only_master|transacto|p2m|state.READ_DATA_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector20~0 , u0|hps_only_master|transacto|p2m|Selector20~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~66 , u0|hps_only_master|transacto|p2m|state~66, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_SEND_ISSUE , u0|hps_only_master|transacto|p2m|state.READ_SEND_ISSUE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~58 , u0|hps_only_master|transacto|p2m|state~58, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~59 , u0|hps_only_master|transacto|p2m|state~59, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_SEND_WAIT , u0|hps_only_master|transacto|p2m|state.READ_SEND_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|counter[0] , u0|hps_only_master|transacto|p2m|counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal10~0 , u0|hps_only_master|transacto|p2m|Equal10~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[6]~1 , u0|hps_only_master|transacto|p2m|address[6]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|address[2] , u0|hps_only_master|transacto|p2m|address[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~7 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][71]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][71]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][71]~DUPLICATE , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][71]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][66]~DUPLICATE , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][66]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][70]~DUPLICATE , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][70]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_agent|Equal0~2 , u0|mm_interconnect_3|hps_only_master_master_agent|Equal0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_agent|Equal0~3 , u0|mm_interconnect_3|hps_only_master_master_agent|Equal0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~46 , u0|hps_only_master|transacto|p2m|state~46, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~47 , u0|hps_only_master|transacto|p2m|state~47, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~48 , u0|hps_only_master|transacto|p2m|state~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~71 , u0|hps_only_master|transacto|p2m|state~71, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~49 , u0|hps_only_master|transacto|p2m|state~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~64 , u0|hps_only_master|transacto|p2m|state~64, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~65 , u0|hps_only_master|transacto|p2m|state~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_EXTRA , u0|hps_only_master|transacto|p2m|state.GET_EXTRA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~77 , u0|hps_only_master|transacto|p2m|state~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_SIZE1 , u0|hps_only_master|transacto|p2m|state.GET_SIZE1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~76 , u0|hps_only_master|transacto|p2m|state~76, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_SIZE2 , u0|hps_only_master|transacto|p2m|state.GET_SIZE2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~61 , u0|hps_only_master|transacto|p2m|state~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~62 , u0|hps_only_master|transacto|p2m|state~62, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_ADDR2 , u0|hps_only_master|transacto|p2m|state.GET_ADDR2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~60 , u0|hps_only_master|transacto|p2m|state~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_ADDR3 , u0|hps_only_master|transacto|p2m|state.GET_ADDR3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~57 , u0|hps_only_master|transacto|p2m|state~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_ADDR4 , u0|hps_only_master|transacto|p2m|state.GET_ADDR4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal2~1 , u0|hps_only_master|transacto|p2m|Equal2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~69 , u0|hps_only_master|transacto|p2m|state~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~51 , u0|hps_only_master|transacto|p2m|state~51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.GET_WRITE_DATA , u0|hps_only_master|transacto|p2m|state.GET_WRITE_DATA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector39~0 , u0|hps_only_master|transacto|p2m|Selector39~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|last_trans , u0|hps_only_master|transacto|p2m|last_trans, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0~2 , u0|hps_only_master|transacto|p2m|in_ready_0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0~0 , u0|hps_only_master|transacto|p2m|in_ready_0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0~1 , u0|hps_only_master|transacto|p2m|in_ready_0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0~3 , u0|hps_only_master|transacto|p2m|in_ready_0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|in_ready_0~DUPLICATE , u0|hps_only_master|transacto|p2m|in_ready_0~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_ready , u0|hps_only_master|fifo|internal_out_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|out_valid , u0|hps_only_master|fifo|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[0]~0 , u0|hps_only_master|fifo|mem_rd_ptr[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[0] , u0|hps_only_master|fifo|rd_ptr[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|Add1~0 , u0|hps_only_master|fifo|Add1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|mem_rd_ptr[5]~5 , u0|hps_only_master|fifo|mem_rd_ptr[5]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|rd_ptr[5] , u0|hps_only_master|fifo|rd_ptr[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_valid~0 , u0|hps_only_master|fifo|internal_out_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|Equal0~0 , u0|hps_only_master|fifo|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_valid~1 , u0|hps_only_master|fifo|internal_out_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_valid~2 , u0|hps_only_master|fifo|internal_out_valid~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|next_empty~0 , u0|hps_only_master|fifo|next_empty~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|empty , u0|hps_only_master|fifo|empty, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_valid~3 , u0|hps_only_master|fifo|internal_out_valid~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|internal_out_valid , u0|hps_only_master|fifo|internal_out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|read~0 , u0|hps_only_master|fifo|read~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|next_full~0 , u0|hps_only_master|fifo|next_full~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|next_full~1 , u0|hps_only_master|fifo|next_full~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|next_full~2 , u0|hps_only_master|fifo|next_full~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|next_full~3 , u0|hps_only_master|fifo|next_full~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|full , u0|hps_only_master|fifo|full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|fifo|write , u0|hps_only_master|fifo|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[3] , u0|hps_only_master|transacto|p2m|command[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[1] , u0|hps_only_master|transacto|p2m|command[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|command[7] , u0|hps_only_master|transacto|p2m|command[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Equal2~0 , u0|hps_only_master|transacto|p2m|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector16~0 , u0|hps_only_master|transacto|p2m|Selector16~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector70~0 , u0|hps_only_master|transacto|p2m|Selector70~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector70~1 , u0|hps_only_master|transacto|p2m|Selector70~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|current_byte[1]~DUPLICATE , u0|hps_only_master|transacto|p2m|current_byte[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|unshifted_byteenable[3] , u0|hps_only_master|transacto|p2m|unshifted_byteenable[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector2~1 , u0|hps_only_master|transacto|p2m|Selector2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector2~3 , u0|hps_only_master|transacto|p2m|Selector2~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector2~2 , u0|hps_only_master|transacto|p2m|Selector2~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector2~0 , u0|hps_only_master|transacto|p2m|Selector2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|byteenable[3] , u0|hps_only_master|transacto|p2m|byteenable[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~3 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_wr_cmd_width_adapter|ShiftLeft0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~8 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][67]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][67] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][70]~DUPLICATE , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][70]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][71]~DUPLICATE , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][71]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_agent|Equal0~0 , u0|mm_interconnect_3|hps_only_master_master_agent|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_agent|Equal0~1 , u0|mm_interconnect_3|hps_only_master_master_agent|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~42 , u0|hps_only_master|transacto|p2m|state~42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~75 , u0|hps_only_master|transacto|p2m|state~75, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~50 , u0|hps_only_master|transacto|p2m|state~50, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.WRITE_WAIT , u0|hps_only_master|transacto|p2m|state.WRITE_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector81~0 , u0|hps_only_master|transacto|p2m|Selector81~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|write , u0|hps_only_master|transacto|p2m|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|save_dest_id~0 , u0|mm_interconnect_3|hps_only_master_master_limiter|save_dest_id~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|was_write , u0|mm_interconnect_3|hps_only_master_master_limiter|was_write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|last_channel[1]~0 , u0|mm_interconnect_3|hps_only_master_master_limiter|last_channel[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|last_channel[1] , u0|mm_interconnect_3|hps_only_master_master_limiter|last_channel[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|write~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|write~2 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|write~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~6 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[2] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~4 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[1] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][154] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[7][154], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~6 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][113]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][113]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][113] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[6][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][113]~5 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][113]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][113] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[5][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][113]~4 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][113]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][113] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[4][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][113]~3 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][113]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][113] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[3][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][113]~2 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][113]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][113] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[2][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][113]~1 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][113]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][113] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[1][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][113] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem[0][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|response_sink_accepted~0 , u0|mm_interconnect_3|hps_only_master_master_limiter|response_sink_accepted~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|nonposted_cmd_accepted , u0|mm_interconnect_3|hps_only_master_master_limiter|nonposted_cmd_accepted, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[4]~1 , u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[4]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[4]~0 , u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[4]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[1] , u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[0]~2 , u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[0] , u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|Add0~3 , u0|mm_interconnect_3|hps_only_master_master_limiter|Add0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[1]~DUPLICATE , u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|Add0~2 , u0|mm_interconnect_3|hps_only_master_master_limiter|Add0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[2] , u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|Add0~1 , u0|mm_interconnect_3|hps_only_master_master_limiter|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[3] , u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|Add0~0 , u0|mm_interconnect_3|hps_only_master_master_limiter|Add0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[4] , u0|mm_interconnect_3|hps_only_master_master_limiter|pending_response_count[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|has_pending_responses~0 , u0|mm_interconnect_3|hps_only_master_master_limiter|has_pending_responses~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|has_pending_responses~1 , u0|mm_interconnect_3|hps_only_master_master_limiter|has_pending_responses~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|has_pending_responses , u0|mm_interconnect_3|hps_only_master_master_limiter|has_pending_responses, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|last_channel[0] , u0|mm_interconnect_3|hps_only_master_master_limiter|last_channel[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_limiter|cmd_src_valid[0]~0 , u0|mm_interconnect_3|hps_only_master_master_limiter|cmd_src_valid[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|awvalid , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|awvalid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[7]~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[7] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|read_rsp_fifo|mem_used[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|arvalid~0 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|arvalid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_agent|av_waitrequest~1 , u0|mm_interconnect_3|hps_only_master_master_agent|av_waitrequest~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_agent|av_waitrequest~2 , u0|mm_interconnect_3|hps_only_master_master_agent|av_waitrequest~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_only_master_master_agent|av_waitrequest , u0|mm_interconnect_3|hps_only_master_master_agent|av_waitrequest, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state~78 , u0|hps_only_master|transacto|p2m|state~78, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|state.READ_DATA_WAIT~DUPLICATE , u0|hps_only_master|transacto|p2m|state.READ_DATA_WAIT~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data~0 , u0|hps_only_master|transacto|p2m|out_data~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][33]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][33]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][33]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][33]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][33]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][33]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][33]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][33]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][33]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][33]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][33] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~19 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][33]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][33]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][33] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][33] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][33] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][33] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][33] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][33] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][33] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][1]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][1]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][1]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][1]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][1]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][1] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~18 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][1] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][1] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][1] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][1] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][1] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][1] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][1] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~1 , u0|hps_only_master|transacto|p2m|Selector79~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~2 , u0|hps_only_master|transacto|p2m|Selector79~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~3 , u0|hps_only_master|transacto|p2m|Selector79~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[17]~16 , u0|mm_interconnect_3|rsp_mux|src_data[17]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][17]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][17]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][17]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][17]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][17]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][17] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~40 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][17] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][17] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][17] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][17] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][17] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][17] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][17] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][49]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][49]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][49]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][49]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][49]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][49]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][49]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][49]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][49]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][49]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][49] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][49], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~41 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][49] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][49], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][49] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][49], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][49] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][49], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][49] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][49], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][49] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][49], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][49] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][49], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][49] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][49], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[17]~15 , u0|mm_interconnect_3|rsp_mux|src_data[17]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[17]~17 , u0|mm_interconnect_3|rsp_mux|src_data[17]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[9] , u0|hps_only_master|transacto|p2m|read_data_buffer[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][25]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][25]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][25]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][25]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][25]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][25]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][25]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][25]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][25]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][25]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][25]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][25]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][25] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~38 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~38, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][25] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][25] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][25] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][25] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][25] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][25] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][25] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][57]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][57]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][57]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][57]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][57]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][57]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][57] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~39 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~39, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][57] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][57] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][57] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][57] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][57] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][57] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][57] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[25]~12 , u0|mm_interconnect_3|rsp_mux|src_data[25]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[25]~13 , u0|mm_interconnect_3|rsp_mux|src_data[25]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[25]~14 , u0|mm_interconnect_3|rsp_mux|src_data[25]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[17] , u0|hps_only_master|transacto|p2m|read_data_buffer[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][9]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][9]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][9]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][9]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][9]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][9]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][9] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~36 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][9]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][9] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][9] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][9] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][9] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][9] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][9] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][9] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][41]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][41]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][41]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][41]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][41]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][41]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][41]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][41]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][41]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][41]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][41]~feeder , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][41]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][41] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[7][41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~37 , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][41] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[6][41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][41] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[5][41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][41] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[4][41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][41] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[3][41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][41] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[2][41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][41] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[1][41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][41] , u0|mm_interconnect_3|hps_0_f2h_axi_slave_agent|write_rsp_fifo|mem[0][41], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[9]~9 , u0|mm_interconnect_3|rsp_mux|src_data[9]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[9]~10 , u0|mm_interconnect_3|rsp_mux|src_data[9]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_3|rsp_mux|src_data[9]~11 , u0|mm_interconnect_3|rsp_mux|src_data[9]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|read_data_buffer[1] , u0|hps_only_master|transacto|p2m|read_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~0 , u0|hps_only_master|transacto|p2m|Selector79~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|Selector79~4 , u0|hps_only_master|transacto|p2m|Selector79~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|transacto|p2m|out_data[1] , u0|hps_only_master|transacto|p2m|out_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data~4 , u0|hps_only_master|p2b|out_data~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|p2b|out_data[1] , u0|hps_only_master|p2b|out_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~10 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~11 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~6 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~7 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~8 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~12 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~7 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~DUPLICATE , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~18 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~19 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~16 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~14 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~15 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~17 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~24 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~28 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~32 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~36 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~40 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal21~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal21~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~9 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal22~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal22~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0] , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0 , u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal22~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal22~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal21~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal21~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|fpga_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|WideOr0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector42~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector42~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~13 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal8~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~6 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~7 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~8 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~12 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~13 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector33~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector33~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[10]~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[10]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~6 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~7 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~6 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[8]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[8]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~7 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal11~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal11~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[0] , u0|fpga_only_master|fifo|wr_ptr[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[0]~0 , u0|fpga_only_master|fifo|wr_ptr[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[0]~DUPLICATE , u0|fpga_only_master|fifo|wr_ptr[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|Add0~4 , u0|fpga_only_master|fifo|Add0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[1] , u0|fpga_only_master|fifo|wr_ptr[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[1]~DUPLICATE , u0|fpga_only_master|fifo|wr_ptr[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|Add0~2 , u0|fpga_only_master|fifo|Add0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[2] , u0|fpga_only_master|fifo|wr_ptr[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|Add0~3 , u0|fpga_only_master|fifo|Add0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[3] , u0|fpga_only_master|fifo|wr_ptr[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|Add0~1 , u0|fpga_only_master|fifo|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[4] , u0|fpga_only_master|fifo|wr_ptr[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_ready , u0|fpga_only_master|fifo|internal_out_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|Add0~0 , u0|fpga_only_master|fifo|Add0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|wr_ptr[5] , u0|fpga_only_master|fifo|wr_ptr[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[1] , u0|fpga_only_master|fifo|rd_ptr[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[1]~1 , u0|fpga_only_master|fifo|mem_rd_ptr[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[2] , u0|fpga_only_master|fifo|rd_ptr[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[2]~2 , u0|fpga_only_master|fifo|mem_rd_ptr[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[3] , u0|fpga_only_master|fifo|rd_ptr[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[3]~3 , u0|fpga_only_master|fifo|mem_rd_ptr[3]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[5] , u0|fpga_only_master|fifo|rd_ptr[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[5]~5 , u0|fpga_only_master|fifo|mem_rd_ptr[5]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rtl_0|auto_generated|ram_block1a0 , u0|fpga_only_master|fifo|mem_rtl_0|auto_generated|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|Equal0~0 , u0|fpga_only_master|b2p|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|Equal3~0 , u0|fpga_only_master|b2p|Equal3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|received_channel~0 , u0|fpga_only_master|b2p|received_channel~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|always2~0 , u0|fpga_only_master|b2p|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|received_channel , u0|fpga_only_master|b2p|received_channel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|received_esc~0 , u0|fpga_only_master|b2p|received_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|received_esc , u0|fpga_only_master|b2p|received_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|received_channel~DUPLICATE , u0|fpga_only_master|b2p|received_channel~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|always0~0 , u0|fpga_only_master|b2p|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|always0~1 , u0|fpga_only_master|b2p|always0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|enable , u0|fpga_only_master|transacto|p2m|enable, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|Equal0~1 , u0|fpga_only_master|b2p|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_startofpacket , u0|fpga_only_master|b2p|out_startofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_startofpacket~0 , u0|fpga_only_master|b2p|out_startofpacket~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_startofpacket~DUPLICATE , u0|fpga_only_master|b2p|out_startofpacket~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|always1~0 , u0|fpga_only_master|transacto|p2m|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|Equal1~0 , u0|fpga_only_master|b2p|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_endofpacket~0 , u0|fpga_only_master|b2p|out_endofpacket~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_endofpacket , u0|fpga_only_master|b2p|out_endofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|last_trans , u0|fpga_only_master|transacto|p2m|last_trans, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector39~0 , u0|fpga_only_master|transacto|p2m|Selector39~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|last_trans~DUPLICATE , u0|fpga_only_master|transacto|p2m|last_trans~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector83~0 , u0|fpga_only_master|transacto|p2m|Selector83~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read , u0|fpga_only_master|transacto|p2m|read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal6~0 , u0|mm_interconnect_2|router_001|Equal6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal3~0 , u0|mm_interconnect_2|router_001|Equal3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal3~1 , u0|mm_interconnect_2|router_001|Equal3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector81~0 , u0|fpga_only_master|transacto|p2m|Selector81~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|write , u0|fpga_only_master|transacto|p2m|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal6~1 , u0|mm_interconnect_2|router_001|Equal6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal0~1 , u0|mm_interconnect_2|router_001|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal6~2 , u0|mm_interconnect_2|router_001|Equal6~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[2] , u0|fpga_only_master|transacto|p2m|command[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~61 , u0|fpga_only_master|transacto|p2m|Add2~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector69~0 , u0|fpga_only_master|transacto|p2m|Selector69~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal4~0 , u0|mm_interconnect_2|router_001|Equal4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal4~1 , u0|mm_interconnect_2|router_001|Equal4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[4] , u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|has_pending_responses , u0|mm_interconnect_2|fpga_only_master_master_limiter|has_pending_responses, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|src4_valid~0 , u0|mm_interconnect_2|cmd_demux_001|src4_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][59]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][59]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][59]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][59] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~2 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][59]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][59]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem[1][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|m0_write~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|m0_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used~2 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~3 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[3]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used~5 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used~4 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0]~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|Add0~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|Add0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[1] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|Add0~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[2] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|WideOr0~0 , u0|mm_interconnect_1|rsp_demux|WideOr0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|rf_source_data[112] , u0|mm_interconnect_1|mm_bridge_0_s0_agent|rf_source_data[112], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][112]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][112]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][112]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][112]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][112] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][112], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][112]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][112]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][112] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][112], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always2~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][112] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][112], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always1~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][112] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][112], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always0~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][112] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][112], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[0]~3 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[0]~4 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[0]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[1]~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|wr_ptr[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[1] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[1]~5 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[1]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[1]~6 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[1]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[1]~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_2|button_pio_s1_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|src_data[70] , u0|mm_interconnect_2|cmd_mux_005|src_data[70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|src_valid~0 , u0|mm_interconnect_2|cmd_mux_005|src_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[3] , u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|src3_valid~0 , u0|mm_interconnect_2|cmd_demux_001|src3_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|always1~0 , u0|mm_interconnect_2|router_001|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|src3_valid~1 , u0|mm_interconnect_2|cmd_demux_001|src3_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[14]~DUPLICATE , u0|mm_bridge_0|cmd_address[14]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[72]~1 , u0|mm_interconnect_1|cmd_mux|src_data[72]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_agent|cp_valid~0 , u0|mm_interconnect_2|fpga_only_master_master_agent|cp_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal2~0 , u0|mm_interconnect_2|router_001|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal2~1 , u0|mm_interconnect_2|router_001|Equal2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|src_channel~0 , u0|mm_interconnect_2|router_001|src_channel~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|src_channel~2 , u0|mm_interconnect_2|router_001|src_channel~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[1] , u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|suppress_change_dest_id~0 , u0|mm_interconnect_2|fpga_only_master_master_limiter|suppress_change_dest_id~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_2|cmd_demux_001|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|src1_valid~1 , u0|mm_interconnect_2|cmd_demux_001|src1_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~5 , u0|mm_interconnect_1|cmd_mux|src_payload~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal2~0 , u0|mm_interconnect_2|router|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_read , u0|mm_bridge_0|cmd_read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal3~0 , u0|mm_interconnect_2|router|Equal3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_agent|cp_valid~0 , u0|mm_interconnect_2|mm_bridge_0_m0_agent|cp_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_dest_id[1] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_dest_id[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_2|sensor_pio_s1_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal0~2 , u0|mm_interconnect_2|router|Equal0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal0~4 , u0|mm_interconnect_2|router|Equal0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[6] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src6_valid~0 , u0|mm_interconnect_2|cmd_demux|src6_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src6_valid~1 , u0|mm_interconnect_2|cmd_demux|src6_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|arb|top_priority_reg[0]~0 , u0|mm_interconnect_2|cmd_mux_006|arb|top_priority_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|update_grant~0 , u0|mm_interconnect_2|cmd_mux_006|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|src_valid~0 , u0|mm_interconnect_2|cmd_mux_006|src_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|update_grant~1 , u0|mm_interconnect_2|cmd_mux_006|update_grant~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|update_grant~2 , u0|mm_interconnect_2|cmd_mux_006|update_grant~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|packet_in_progress~0 , u0|mm_interconnect_2|cmd_mux_006|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|packet_in_progress , u0|mm_interconnect_2|cmd_mux_006|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|always6~0 , u0|mm_interconnect_2|cmd_mux_006|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|arb|top_priority_reg[0]~1 , u0|mm_interconnect_2|cmd_mux_006|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|arb|top_priority_reg[1] , u0|mm_interconnect_2|cmd_mux_006|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|arb|top_priority_reg[0]~2 , u0|mm_interconnect_2|cmd_mux_006|arb|top_priority_reg[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|arb|top_priority_reg[0] , u0|mm_interconnect_2|cmd_mux_006|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|arb|grant[1]~1 , u0|mm_interconnect_2|cmd_mux_006|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|saved_grant[1] , u0|mm_interconnect_2|cmd_mux_006|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|src_valid~1 , u0|mm_interconnect_2|cmd_mux_006|src_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_write , u0|mm_bridge_0|cmd_write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|src_data[70] , u0|mm_interconnect_2|cmd_mux_006|src_data[70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter[0]~DUPLICATE , u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_2|sensor_pio_s1_translator|wait_latency_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_2|sensor_pio_s1_translator|av_waitrequest_generated~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_2|sensor_pio_s1_agent|cp_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem[1][107] , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem[1][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem_used[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem[0][107] , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem[0][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem[1][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_2|sensor_pio_s1_agent_rsp_fifo|mem[0][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_006|src0_valid~0 , u0|mm_interconnect_2|rsp_demux_006|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[0] , u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_2|cmd_demux_001|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|src0_valid~1 , u0|mm_interconnect_2|cmd_demux_001|src0_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal2~1 , u0|mm_interconnect_2|router|Equal2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal2~2 , u0|mm_interconnect_2|router|Equal2~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[0] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src0_valid~1 , u0|mm_interconnect_2|cmd_demux|src0_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|arb|top_priority_reg[0]~1 , u0|mm_interconnect_2|cmd_mux|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_2|cmd_mux|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|arb|grant[1]~1 , u0|mm_interconnect_2|cmd_mux|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|saved_grant[1] , u0|mm_interconnect_2|cmd_mux|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|always2~0 , u0|jtag_uart|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|fifo_rd~0 , u0|jtag_uart|fifo_rd~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_data[71] , u0|mm_interconnect_2|cmd_mux|src_data[71], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|av_waitrequest~0 , u0|jtag_uart|av_waitrequest~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|av_waitrequest , u0|jtag_uart|av_waitrequest, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|sink_ready~6 , u0|mm_interconnect_2|cmd_demux_001|sink_ready~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|update_grant~0 , u0|mm_interconnect_2|cmd_mux|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_2|cmd_mux|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|packet_in_progress , u0|mm_interconnect_2|cmd_mux|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|arb|top_priority_reg[0]~0 , u0|mm_interconnect_2|cmd_mux|arb|top_priority_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_2|cmd_mux|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|arb|grant[0]~0 , u0|mm_interconnect_2|cmd_mux|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|saved_grant[0] , u0|mm_interconnect_2|cmd_mux|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src0_valid~0 , u0|mm_interconnect_2|cmd_demux|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_valid~0 , u0|mm_interconnect_2|cmd_mux|src_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|WideOr1 , u0|mm_interconnect_2|cmd_mux|WideOr1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0 , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux|src0_valid~0 , u0|mm_interconnect_2|rsp_demux|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent|local_read~0 , u0|mm_interconnect_2|ilc_avalon_slave_agent|local_read~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent|local_read~1 , u0|mm_interconnect_2|ilc_avalon_slave_agent|local_read~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent|m0_read , u0|mm_interconnect_2|ilc_avalon_slave_agent|m0_read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_2|ilc_avalon_slave_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_2|ilc_avalon_slave_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem_used[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|update_grant~0 , u0|mm_interconnect_2|cmd_mux_001|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|packet_in_progress~0 , u0|mm_interconnect_2|cmd_mux_001|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|packet_in_progress , u0|mm_interconnect_2|cmd_mux_001|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|arb|top_priority_reg[0]~0 , u0|mm_interconnect_2|cmd_mux_001|arb|top_priority_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|arb|top_priority_reg[1] , u0|mm_interconnect_2|cmd_mux_001|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|arb|top_priority_reg[0]~1 , u0|mm_interconnect_2|cmd_mux_001|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|arb|top_priority_reg[0] , u0|mm_interconnect_2|cmd_mux_001|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|arb|grant[1]~1 , u0|mm_interconnect_2|cmd_mux_001|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|saved_grant[1] , u0|mm_interconnect_2|cmd_mux_001|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem[1][107] , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem[1][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|always0~0 , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem[0][107] , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem[0][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem[1][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo|mem[0][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_001|src0_valid~0 , u0|mm_interconnect_2|rsp_demux_001|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|response_sink_accepted~0 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|response_sink_accepted~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][107] , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|update_grant~0 , u0|mm_interconnect_2|cmd_mux_003|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_2|cmd_mux_003|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|packet_in_progress , u0|mm_interconnect_2|cmd_mux_003|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[3] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src3_valid~0 , u0|mm_interconnect_2|cmd_demux|src3_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|src_valid~0 , u0|mm_interconnect_2|cmd_mux_003|src_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|always6~0 , u0|mm_interconnect_2|cmd_mux_003|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent|m0_write~0 , u0|mm_interconnect_2|sysid_qsys_control_slave_agent|m0_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|av_waitrequest_generated~0 , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|av_waitrequest_generated~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|update_grant~1 , u0|mm_interconnect_2|cmd_mux_003|update_grant~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|arb|top_priority_reg[0]~0 , u0|mm_interconnect_2|cmd_mux_003|arb|top_priority_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_2|cmd_mux_003|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_2|cmd_mux_003|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_2|cmd_mux_003|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|arb|grant[0]~1 , u0|mm_interconnect_2|cmd_mux_003|arb|grant[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_2|cmd_mux_003|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][107] , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|update_grant~0 , u0|mm_interconnect_2|cmd_mux_002|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem[1][107] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem[1][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_valid~0 , u0|mm_interconnect_2|cmd_mux_002|src_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_valid~1 , u0|mm_interconnect_2|cmd_mux_002|src_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|WideOr1 , u0|mm_interconnect_2|cmd_mux_002|WideOr1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent|rf_source_valid~0 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent|rf_source_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_begintransfer~0 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_begintransfer~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter~2 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter[0] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent|m0_write~0 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent|m0_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter~1 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter[1] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_waitrequest_generated~0 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_waitrequest_generated~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|read_latency_shift_reg~0 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|write~0 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|read_latency_shift_reg[0] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem~1 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem[0][107] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem[0][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem[1][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem~0 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent_rsp_fifo|mem[0][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_002|src0_valid~0 , u0|mm_interconnect_2|rsp_demux_002|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|response_sink_accepted~1 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|response_sink_accepted~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|src_valid~0 , u0|mm_interconnect_2|cmd_mux_004|src_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|update_grant~0 , u0|mm_interconnect_2|cmd_mux_004|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|update_grant~1 , u0|mm_interconnect_2|cmd_mux_004|update_grant~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|saved_grant[0]~DUPLICATE , u0|mm_interconnect_2|cmd_mux_004|saved_grant[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|packet_in_progress~0 , u0|mm_interconnect_2|cmd_mux_004|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|packet_in_progress , u0|mm_interconnect_2|cmd_mux_004|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|always6~0 , u0|mm_interconnect_2|cmd_mux_004|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|src_data[70] , u0|mm_interconnect_2|cmd_mux_004|src_data[70], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|av_waitrequest_generated~1 , u0|mm_interconnect_2|dipsw_pio_s1_translator|av_waitrequest_generated~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|arb|top_priority_reg[0]~0 , u0|mm_interconnect_2|cmd_mux_004|arb|top_priority_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|arb|top_priority_reg[0]~1 , u0|mm_interconnect_2|cmd_mux_004|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|arb|top_priority_reg[1] , u0|mm_interconnect_2|cmd_mux_004|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|arb|top_priority_reg[0]~2 , u0|mm_interconnect_2|cmd_mux_004|arb|top_priority_reg[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|arb|top_priority_reg[0] , u0|mm_interconnect_2|cmd_mux_004|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|arb|grant[1]~1 , u0|mm_interconnect_2|cmd_mux_004|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|saved_grant[1] , u0|mm_interconnect_2|cmd_mux_004|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem[1][107] , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem[1][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|av_begintransfer~0 , u0|mm_interconnect_2|dipsw_pio_s1_translator|av_begintransfer~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent|rf_source_valid~0 , u0|mm_interconnect_2|dipsw_pio_s1_agent|rf_source_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_2|dipsw_pio_s1_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem[0][107] , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem[0][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem[1][107] , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem[1][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal5~0 , u0|mm_interconnect_2|router|Equal5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[5] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src5_valid~0 , u0|mm_interconnect_2|cmd_demux|src5_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|saved_grant[0] , u0|mm_interconnect_2|cmd_mux_005|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|src_valid~1 , u0|mm_interconnect_2|cmd_mux_005|src_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent|rf_source_valid~0 , u0|mm_interconnect_2|button_pio_s1_agent|rf_source_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem_used[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem_used[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem[0][107] , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem[0][107], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|response_sink_accepted~2 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|response_sink_accepted~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|response_sink_accepted~3 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|response_sink_accepted~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|pending_response_count[0]~0 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|pending_response_count[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|pending_response_count[0] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|pending_response_count[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|has_pending_responses~0 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|has_pending_responses~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|has_pending_responses , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|has_pending_responses, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_data[5]~0 , u0|fpga_only_master|b2p|out_data[5]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector71~0 , u0|fpga_only_master|transacto|p2m|Selector71~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~0 , u0|fpga_only_master|transacto|p2m|Selector73~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector16~0 , u0|fpga_only_master|transacto|p2m|Selector16~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~73 , u0|fpga_only_master|transacto|p2m|state~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_SIZE1 , u0|fpga_only_master|transacto|p2m|state.GET_SIZE1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_SIZE2 , u0|fpga_only_master|transacto|p2m|state.GET_SIZE2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~70 , u0|fpga_only_master|transacto|p2m|state~70, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_SIZE2~DUPLICATE , u0|fpga_only_master|transacto|p2m|state.GET_SIZE2~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~54 , u0|fpga_only_master|transacto|p2m|state~54, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_ADDR3 , u0|fpga_only_master|transacto|p2m|state.GET_ADDR3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector19~0 , u0|fpga_only_master|transacto|p2m|Selector19~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector14~1 , u0|fpga_only_master|transacto|p2m|Selector14~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector16~1 , u0|fpga_only_master|transacto|p2m|Selector16~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~67 , u0|fpga_only_master|transacto|p2m|state~67, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.RETURN_PACKET , u0|fpga_only_master|transacto|p2m|state.RETURN_PACKET, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector0~0 , u0|fpga_only_master|transacto|p2m|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|current_byte[0]~0 , u0|fpga_only_master|transacto|p2m|current_byte[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|current_byte[0]~1 , u0|fpga_only_master|transacto|p2m|current_byte[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|current_byte[0] , u0|fpga_only_master|transacto|p2m|current_byte[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[7]~0 , u0|fpga_only_master|transacto|p2m|writedata[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[5] , u0|fpga_only_master|transacto|p2m|writedata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[39] , u0|mm_interconnect_2|cmd_mux_001|src_data[39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[4] , u0|fpga_only_master|transacto|p2m|address[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~49 , u0|fpga_only_master|transacto|p2m|Add2~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~37 , u0|fpga_only_master|transacto|p2m|Add2~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector67~0 , u0|fpga_only_master|transacto|p2m|Selector67~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[4]~DUPLICATE , u0|fpga_only_master|transacto|p2m|address[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[40] , u0|mm_interconnect_2|cmd_mux_001|src_data[40], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[6]~DUPLICATE , u0|fpga_only_master|transacto|p2m|address[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~33 , u0|fpga_only_master|transacto|p2m|Add2~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector66~0 , u0|fpga_only_master|transacto|p2m|Selector66~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[5] , u0|fpga_only_master|transacto|p2m|address[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~29 , u0|fpga_only_master|transacto|p2m|Add2~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector65~0 , u0|fpga_only_master|transacto|p2m|Selector65~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[6] , u0|fpga_only_master|transacto|p2m|address[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~1 , u0|mm_interconnect_2|rsp_mux|src_payload~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[38] , u0|mm_interconnect_2|cmd_mux_001|src_data[38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Equal1~0 , u0|ilc|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[15]~1 , u0|fpga_only_master|transacto|p2m|writedata[15]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[8] , u0|fpga_only_master|transacto|p2m|writedata[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_data[38] , u0|mm_interconnect_2|cmd_mux|src_data[38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|r_val~feeder , u0|jtag_uart|r_val~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|r_val , u0|jtag_uart|r_val, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|state~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|state~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|state , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|state, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[2] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[3]~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[3] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[4]~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[4] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[5] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[6]~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[6] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[7]~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[7] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[8] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[9]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[9] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[1] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read1 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena~1 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[0]~feeder , u0|fpga_only_master|transacto|p2m|writedata[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[0] , u0|fpga_only_master|transacto|p2m|writedata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[11]~feeder , u0|fpga_only_master|transacto|p2m|writedata[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[11] , u0|fpga_only_master|transacto|p2m|writedata[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|wr_rfifo , u0|jtag_uart|wr_rfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|fifo_rd~1 , u0|jtag_uart|fifo_rd~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|fifo_rd~3 , u0|jtag_uart|fifo_rd~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|t_dav , u0|jtag_uart|t_dav, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_stalled, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write~DUPLICATE , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write1 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write2 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst2~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst2~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst2 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rst2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_valid , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|write_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~1 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_ena~reg0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Equal4~0 , u0|ilc|Equal4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[0] , u0|mm_interconnect_2|cmd_mux_001|src_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|ilc_avalon_slave_agent|m0_write~0 , u0|mm_interconnect_2|ilc_avalon_slave_agent|m0_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Equal3~0 , u0|ilc|Equal3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|global_enable_comb~0 , u0|ilc|global_enable_comb~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|global_enable_reg , u0|ilc|global_enable_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0 , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[14]~feeder , u0|fpga_only_master|transacto|p2m|writedata[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[14] , u0|fpga_only_master|transacto|p2m|writedata[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate1 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate2 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|jupdate2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|always2~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_pause~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|t_pause~reg0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|fifo_rd~2 , u0|jtag_uart|fifo_rd~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|read_0 , u0|jtag_uart|read_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|pause_irq~0 , u0|jtag_uart|pause_irq~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|pause_irq , u0|jtag_uart|pause_irq, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add0~21 , u0|jtag_uart|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add0~25 , u0|jtag_uart|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add0~17 , u0|jtag_uart|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add0~1 , u0|jtag_uart|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add0~5 , u0|jtag_uart|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add0~9 , u0|jtag_uart|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add0~13 , u0|jtag_uart|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|LessThan1~0 , u0|jtag_uart|LessThan1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|LessThan1~1 , u0|jtag_uart|LessThan1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|fifo_AF , u0|jtag_uart|fifo_AF, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add1~1 , u0|jtag_uart|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add1~5 , u0|jtag_uart|Add1~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Equal0~0 , u0|ilc|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][0]~0 , u0|ilc|count_reg[1][0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|src_data[0] , u0|mm_interconnect_2|cmd_mux_005|src_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|src_data[39] , u0|mm_interconnect_2|cmd_mux_005|src_data[39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent|m0_write~0 , u0|mm_interconnect_2|button_pio_s1_agent|m0_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|always1~0 , u0|button_pio|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|irq_mask[0] , u0|button_pio|irq_mask[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~1 , debounce_inst|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~29 , debounce_inst|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~37 , debounce_inst|Add0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][14] , debounce_inst|counter[0][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|LessThan0~1 , debounce_inst|LessThan0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|LessThan0~0 , debounce_inst|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~33 , debounce_inst|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][15] , debounce_inst|counter[0][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][15]~0 , debounce_inst|counter[0][15]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][0] , debounce_inst|counter[0][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~5 , debounce_inst|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][1] , debounce_inst|counter[0][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~13 , debounce_inst|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][2] , debounce_inst|counter[0][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~9 , debounce_inst|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][3] , debounce_inst|counter[0][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~41 , debounce_inst|Add0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][4] , debounce_inst|counter[0][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~45 , debounce_inst|Add0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][5] , debounce_inst|counter[0][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~49 , debounce_inst|Add0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][6] , debounce_inst|counter[0][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~53 , debounce_inst|Add0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][7] , debounce_inst|counter[0][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~61 , debounce_inst|Add0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][8] , debounce_inst|counter[0][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~57 , debounce_inst|Add0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][9] , debounce_inst|counter[0][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~17 , debounce_inst|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][10] , debounce_inst|counter[0][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~21 , debounce_inst|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][11] , debounce_inst|counter[0][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add0~25 , debounce_inst|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][12] , debounce_inst|counter[0][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[0][13] , debounce_inst|counter[0][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Equal0~1 , debounce_inst|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Equal0~0 , debounce_inst|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Equal0~2 , debounce_inst|Equal0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Equal0~3 , debounce_inst|Equal0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|d1_data_in[0] , u0|button_pio|d1_data_in[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|d2_data_in[0] , u0|button_pio|d2_data_in[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|always2~0 , u0|button_pio|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|edge_capture~0 , u0|button_pio|edge_capture~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|edge_capture[0] , u0|button_pio|edge_capture[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[1] , u0|fpga_only_master|transacto|p2m|writedata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|src_data[1] , u0|mm_interconnect_2|cmd_mux_005|src_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|irq_mask[1] , u0|button_pio|irq_mask[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~1 , debounce_inst|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~17 , debounce_inst|Add1~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~21 , debounce_inst|Add1~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][11] , debounce_inst|counter[1][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~25 , debounce_inst|Add1~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][12] , debounce_inst|counter[1][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~29 , debounce_inst|Add1~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][13] , debounce_inst|counter[1][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~37 , debounce_inst|Add1~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][14] , debounce_inst|counter[1][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|LessThan1~0 , debounce_inst|LessThan1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|LessThan1~1 , debounce_inst|LessThan1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~33 , debounce_inst|Add1~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][15] , debounce_inst|counter[1][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][8]~1 , debounce_inst|counter[1][8]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][0] , debounce_inst|counter[1][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~5 , debounce_inst|Add1~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][1] , debounce_inst|counter[1][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~13 , debounce_inst|Add1~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][2] , debounce_inst|counter[1][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~9 , debounce_inst|Add1~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][3] , debounce_inst|counter[1][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~41 , debounce_inst|Add1~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][4] , debounce_inst|counter[1][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~45 , debounce_inst|Add1~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][5] , debounce_inst|counter[1][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~49 , debounce_inst|Add1~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][6] , debounce_inst|counter[1][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~53 , debounce_inst|Add1~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][7] , debounce_inst|counter[1][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~61 , debounce_inst|Add1~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][8] , debounce_inst|counter[1][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Add1~57 , debounce_inst|Add1~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][9] , debounce_inst|counter[1][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|counter[1][10] , debounce_inst|counter[1][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Equal1~0 , debounce_inst|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Equal1~1 , debounce_inst|Equal1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Equal1~2 , debounce_inst|Equal1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \debounce_inst|Equal1~3 , debounce_inst|Equal1~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|d1_data_in[1] , u0|button_pio|d1_data_in[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|d1_data_in[1]~DUPLICATE , u0|button_pio|d1_data_in[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|d2_data_in[1]~feeder , u0|button_pio|d2_data_in[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|d2_data_in[1] , u0|button_pio|d2_data_in[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|always3~0 , u0|button_pio|always3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|edge_capture~1 , u0|button_pio|edge_capture~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|edge_capture[1] , u0|button_pio|edge_capture[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|WideOr0 , u0|button_pio|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|irq_detector_cicuit[1].irq_detector|irq_d , u0|ilc|irq_detector_cicuit[1].irq_detector|irq_d, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[1] , u0|mm_interconnect_2|cmd_mux_001|src_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop_comb~0 , u0|ilc|pulse_irq_counter_stop_comb~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[1] , u0|ilc|pulse_irq_counter_stop[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|Selector1~0 , u0|ilc|state_machine[1].state_machine_counter|Selector1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|state.START , u0|ilc|state_machine[1].state_machine_counter|state.START, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|next_state.STOP~0 , u0|ilc|state_machine[1].state_machine_counter|next_state.STOP~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|state.STOP , u0|ilc|state_machine[1].state_machine_counter|state.STOP, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|state.STORE , u0|ilc|state_machine[1].state_machine_counter|state.STORE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|Selector0~0 , u0|ilc|state_machine[1].state_machine_counter|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|state.IDLE~0 , u0|ilc|state_machine[1].state_machine_counter|state.IDLE~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[1].state_machine_counter|state.IDLE , u0|ilc|state_machine[1].state_machine_counter|state.IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][0] , u0|ilc|count_reg[1][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~5 , u0|ilc|Add1~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][1]~DUPLICATE , u0|ilc|count_reg[1][1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~1 , u0|ilc|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][2]~DUPLICATE , u0|ilc|count_reg[1][2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~25 , u0|ilc|Add1~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][3] , u0|ilc|count_reg[1][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~21 , u0|ilc|Add1~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][4] , u0|ilc|count_reg[1][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~17 , u0|ilc|Add1~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][5] , u0|ilc|count_reg[1][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~13 , u0|ilc|Add1~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][6]~DUPLICATE , u0|ilc|count_reg[1][6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~9 , u0|ilc|Add1~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][7] , u0|ilc|count_reg[1][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~29 , u0|ilc|Add1~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][8]~DUPLICATE , u0|ilc|count_reg[1][8]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~33 , u0|ilc|Add1~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][9] , u0|ilc|count_reg[1][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~37 , u0|ilc|Add1~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][10]~DUPLICATE , u0|ilc|count_reg[1][10]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~41 , u0|ilc|Add1~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][11]~DUPLICATE , u0|ilc|count_reg[1][11]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~45 , u0|ilc|Add1~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][12]~DUPLICATE , u0|ilc|count_reg[1][12]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~49 , u0|ilc|Add1~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][13] , u0|ilc|count_reg[1][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~53 , u0|ilc|Add1~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][14] , u0|ilc|count_reg[1][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~57 , u0|ilc|Add1~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][15]~DUPLICATE , u0|ilc|count_reg[1][15]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~61 , u0|ilc|Add1~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][16]~DUPLICATE , u0|ilc|count_reg[1][16]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~65 , u0|ilc|Add1~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][17] , u0|ilc|count_reg[1][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][17] , u0|ilc|data_store_reg[1][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|irq_detector_cicuit[0].irq_detector|irq_d~feeder , u0|ilc|irq_detector_cicuit[0].irq_detector|irq_d~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|irq_detector_cicuit[0].irq_detector|irq_d , u0|ilc|irq_detector_cicuit[0].irq_detector|irq_d, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[0] , u0|ilc|pulse_irq_counter_stop[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|Selector1~0 , u0|ilc|state_machine[0].state_machine_counter|Selector1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|state.START , u0|ilc|state_machine[0].state_machine_counter|state.START, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][17]~DUPLICATE , u0|ilc|count_reg[0][17]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][0]~1 , u0|ilc|count_reg[0][0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][0] , u0|ilc|count_reg[0][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~5 , u0|ilc|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][1]~DUPLICATE , u0|ilc|count_reg[0][1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~1 , u0|ilc|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][2] , u0|ilc|count_reg[0][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~25 , u0|ilc|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][3] , u0|ilc|count_reg[0][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~21 , u0|ilc|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][4]~DUPLICATE , u0|ilc|count_reg[0][4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~17 , u0|ilc|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][5] , u0|ilc|count_reg[0][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~13 , u0|ilc|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][6] , u0|ilc|count_reg[0][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~9 , u0|ilc|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][7]~DUPLICATE , u0|ilc|count_reg[0][7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~29 , u0|ilc|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][8] , u0|ilc|count_reg[0][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~33 , u0|ilc|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][9]~DUPLICATE , u0|ilc|count_reg[0][9]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~37 , u0|ilc|Add0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][10] , u0|ilc|count_reg[0][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~41 , u0|ilc|Add0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][11] , u0|ilc|count_reg[0][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~45 , u0|ilc|Add0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~49 , u0|ilc|Add0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][13]~DUPLICATE , u0|ilc|count_reg[0][13]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~53 , u0|ilc|Add0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][14]~DUPLICATE , u0|ilc|count_reg[0][14]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~57 , u0|ilc|Add0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][15] , u0|ilc|count_reg[0][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~61 , u0|ilc|Add0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][16]~DUPLICATE , u0|ilc|count_reg[0][16]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~65 , u0|ilc|Add0~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][17] , u0|ilc|count_reg[0][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][17]~feeder , u0|ilc|data_store_reg[0][17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|next_state.STOP~0 , u0|ilc|state_machine[0].state_machine_counter|next_state.STOP~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|state.STOP , u0|ilc|state_machine[0].state_machine_counter|state.STOP, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|state.STORE , u0|ilc|state_machine[0].state_machine_counter|state.STORE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][17] , u0|ilc|data_store_reg[0][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~31 , u0|ilc|latency_data_or~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][18]~DUPLICATE , u0|ilc|count_reg[0][18]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~69 , u0|ilc|Add0~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][18] , u0|ilc|count_reg[0][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][18]~feeder , u0|ilc|data_store_reg[0][18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][18] , u0|ilc|data_store_reg[0][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][0]~2 , u0|ilc|count_reg[2][0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add1~9 , u0|jtag_uart|Add1~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add1~13 , u0|jtag_uart|Add1~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~69 , u0|ilc|Add2~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~73 , u0|ilc|Add2~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][19] , u0|ilc|count_reg[2][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|next_state.STOP~0 , u0|ilc|state_machine[2].state_machine_counter|next_state.STOP~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|state.STOP , u0|ilc|state_machine[2].state_machine_counter|state.STOP, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|state.STORE , u0|ilc|state_machine[2].state_machine_counter|state.STORE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][19] , u0|ilc|data_store_reg[2][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][19]~DUPLICATE , u0|ilc|count_reg[0][19]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~73 , u0|ilc|Add0~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][19] , u0|ilc|count_reg[0][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][19] , u0|ilc|data_store_reg[0][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][19]~DUPLICATE , u0|ilc|count_reg[1][19]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~69 , u0|ilc|Add1~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][18] , u0|ilc|count_reg[1][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~73 , u0|ilc|Add1~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][19] , u0|ilc|count_reg[1][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][19] , u0|ilc|data_store_reg[1][19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~35 , u0|ilc|latency_data_or~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[23]~2 , u0|fpga_only_master|transacto|p2m|writedata[23]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[19] , u0|fpga_only_master|transacto|p2m|writedata[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add1~17 , u0|jtag_uart|Add1~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][20]~DUPLICATE , u0|ilc|count_reg[1][20]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~77 , u0|ilc|Add1~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][20] , u0|ilc|count_reg[1][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][20] , u0|ilc|data_store_reg[1][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~77 , u0|ilc|Add0~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][20] , u0|ilc|count_reg[0][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][20]~feeder , u0|ilc|data_store_reg[0][20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][20] , u0|ilc|data_store_reg[0][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~37 , u0|ilc|latency_data_or~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add1~21 , u0|jtag_uart|Add1~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][21]~DUPLICATE , u0|ilc|count_reg[1][21]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~81 , u0|ilc|Add1~81, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][21] , u0|ilc|count_reg[1][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][21] , u0|ilc|data_store_reg[1][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][21]~DUPLICATE , u0|ilc|count_reg[0][21]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~81 , u0|ilc|Add0~81, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][21] , u0|ilc|count_reg[0][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][21]~feeder , u0|ilc|data_store_reg[0][21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][21] , u0|ilc|data_store_reg[0][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~39 , u0|ilc|latency_data_or~39, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][21]~DUPLICATE , u0|ilc|count_reg[2][21]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~77 , u0|ilc|Add2~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][20] , u0|ilc|count_reg[2][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~81 , u0|ilc|Add2~81, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][21] , u0|ilc|count_reg[2][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][21] , u0|ilc|data_store_reg[2][21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[21] , u0|fpga_only_master|transacto|p2m|writedata[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[22] , u0|fpga_only_master|transacto|p2m|writedata[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~85 , u0|ilc|Add0~85, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][22]~DUPLICATE , u0|ilc|count_reg[0][22]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~89 , u0|ilc|Add0~89, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][23] , u0|ilc|count_reg[0][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][23] , u0|ilc|data_store_reg[0][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~85 , u0|ilc|Add1~85, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][22] , u0|ilc|count_reg[1][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~89 , u0|ilc|Add1~89, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][23] , u0|ilc|count_reg[1][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][23] , u0|ilc|data_store_reg[1][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~43 , u0|ilc|latency_data_or~43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~85 , u0|ilc|Add2~85, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][22] , u0|ilc|count_reg[2][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~89 , u0|ilc|Add2~89, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][23] , u0|ilc|count_reg[2][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][23] , u0|ilc|data_store_reg[2][23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[23] , u0|fpga_only_master|transacto|p2m|writedata[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[24]~feeder , u0|fpga_only_master|transacto|p2m|writedata[24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[31]~3 , u0|fpga_only_master|transacto|p2m|writedata[31]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[24] , u0|fpga_only_master|transacto|p2m|writedata[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|src_data[38] , u0|mm_interconnect_2|cmd_mux_003|src_data[38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|av_readdata_pre[31]~0 , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|av_readdata_pre[31]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|av_readdata_pre[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~14 , u0|mm_interconnect_2|rsp_mux|src_payload~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][26] , u0|ilc|count_reg[0][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~93 , u0|ilc|Add0~93, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][24] , u0|ilc|count_reg[0][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~97 , u0|ilc|Add0~97, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][25]~DUPLICATE , u0|ilc|count_reg[0][25]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~101 , u0|ilc|Add0~101, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][26]~DUPLICATE , u0|ilc|count_reg[0][26]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][26]~feeder , u0|ilc|data_store_reg[0][26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][26] , u0|ilc|data_store_reg[0][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~93 , u0|ilc|Add2~93, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][24] , u0|ilc|count_reg[2][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~97 , u0|ilc|Add2~97, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][25]~DUPLICATE , u0|ilc|count_reg[2][25]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~101 , u0|ilc|Add2~101, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][26] , u0|ilc|count_reg[2][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][26] , u0|ilc|data_store_reg[2][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~49 , u0|ilc|latency_data_or~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~105 , u0|ilc|Add0~105, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][27] , u0|ilc|count_reg[0][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][27] , u0|ilc|data_store_reg[0][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][27] , u0|ilc|count_reg[2][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~105 , u0|ilc|Add2~105, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][27]~DUPLICATE , u0|ilc|count_reg[2][27]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][27] , u0|ilc|data_store_reg[2][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~51 , u0|ilc|latency_data_or~51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][27] , u0|ilc|count_reg[1][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~93 , u0|ilc|Add1~93, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][24] , u0|ilc|count_reg[1][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~97 , u0|ilc|Add1~97, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][25] , u0|ilc|count_reg[1][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~101 , u0|ilc|Add1~101, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][26] , u0|ilc|count_reg[1][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~105 , u0|ilc|Add1~105, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][27]~DUPLICATE , u0|ilc|count_reg[1][27]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][27] , u0|ilc|data_store_reg[1][27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][28]~DUPLICATE , u0|ilc|count_reg[0][28]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~109 , u0|ilc|Add0~109, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][28] , u0|ilc|count_reg[0][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][28] , u0|ilc|data_store_reg[0][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][28] , u0|ilc|count_reg[2][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~109 , u0|ilc|Add2~109, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][28]~DUPLICATE , u0|ilc|count_reg[2][28]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][28] , u0|ilc|data_store_reg[2][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~53 , u0|ilc|latency_data_or~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~113 , u0|ilc|Add0~113, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][29] , u0|ilc|count_reg[0][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][29]~feeder , u0|ilc|data_store_reg[0][29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][29] , u0|ilc|data_store_reg[0][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~113 , u0|ilc|Add2~113, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][29] , u0|ilc|count_reg[2][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][29] , u0|ilc|data_store_reg[2][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~55 , u0|ilc|latency_data_or~55, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[29] , u0|fpga_only_master|transacto|p2m|writedata[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight , u0|hps_0|fpga_interfaces|hps2fpga_light_weight, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~36 , u0|mm_interconnect_1|cmd_mux|src_payload~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[29]~feeder , u0|mm_bridge_0|wr_reg_writedata[29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[29] , u0|mm_bridge_0|wr_reg_writedata[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[29]~feeder , u0|mm_bridge_0|cmd_writedata[29]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[29] , u0|mm_bridge_0|cmd_writedata[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[29] , u0|mm_interconnect_2|cmd_mux_001|src_data[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[29] , u0|ilc|pulse_irq_counter_stop[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~109 , u0|ilc|Add1~109, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][28] , u0|ilc|count_reg[1][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~113 , u0|ilc|Add1~113, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][29] , u0|ilc|count_reg[1][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][29] , u0|ilc|data_store_reg[1][29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~56 , u0|ilc|latency_data_or~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[29] , u0|ilc|avmm_rddata[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~35 , u0|mm_interconnect_2|rsp_mux|src_payload~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[29] , u0|mm_bridge_0|rsp_readdata[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~117 , u0|ilc|Add1~117, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][30] , u0|ilc|count_reg[1][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][30] , u0|ilc|data_store_reg[1][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~37 , u0|mm_interconnect_1|cmd_mux|src_payload~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[30] , u0|mm_bridge_0|wr_reg_writedata[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[30]~feeder , u0|mm_bridge_0|cmd_writedata[30]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[30] , u0|mm_bridge_0|cmd_writedata[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[30] , u0|fpga_only_master|transacto|p2m|writedata[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[30] , u0|mm_interconnect_2|cmd_mux_001|src_data[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[30] , u0|ilc|pulse_irq_counter_stop[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][30] , u0|ilc|count_reg[0][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~117 , u0|ilc|Add0~117, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][30]~DUPLICATE , u0|ilc|count_reg[0][30]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][30] , u0|ilc|data_store_reg[0][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~117 , u0|ilc|Add2~117, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][30] , u0|ilc|count_reg[2][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][30] , u0|ilc|data_store_reg[2][30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~57 , u0|ilc|latency_data_or~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~58 , u0|ilc|latency_data_or~58, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[30] , u0|ilc|avmm_rddata[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~36 , u0|mm_interconnect_2|rsp_mux|src_payload~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[30] , u0|mm_bridge_0|rsp_readdata[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add1~121 , u0|ilc|Add1~121, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][31] , u0|ilc|count_reg[1][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][31]~feeder , u0|ilc|data_store_reg[1][31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][31] , u0|ilc|data_store_reg[1][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~121 , u0|ilc|Add2~121, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][31] , u0|ilc|count_reg[2][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][31] , u0|ilc|data_store_reg[2][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add0~121 , u0|ilc|Add0~121, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][31] , u0|ilc|count_reg[0][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][31] , u0|ilc|data_store_reg[0][31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~59 , u0|ilc|latency_data_or~59, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[31]~feeder , u0|fpga_only_master|transacto|p2m|writedata[31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[31] , u0|fpga_only_master|transacto|p2m|writedata[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~38 , u0|mm_interconnect_1|cmd_mux|src_payload~38, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[31]~feeder , u0|mm_bridge_0|wr_reg_writedata[31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[31] , u0|mm_bridge_0|wr_reg_writedata[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[31]~feeder , u0|mm_bridge_0|cmd_writedata[31]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[31] , u0|mm_bridge_0|cmd_writedata[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[31] , u0|mm_interconnect_2|cmd_mux_001|src_data[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[31] , u0|ilc|pulse_irq_counter_stop[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~60 , u0|ilc|latency_data_or~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[31]~DUPLICATE , u0|ilc|avmm_rddata[31]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~37 , u0|mm_interconnect_2|rsp_mux|src_payload~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[31] , u0|mm_bridge_0|rsp_readdata[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rtl_0|auto_generated|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~35 , u0|mm_interconnect_1|cmd_mux|src_payload~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[28]~feeder , u0|mm_bridge_0|wr_reg_writedata[28]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[28] , u0|mm_bridge_0|wr_reg_writedata[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[28]~feeder , u0|mm_bridge_0|cmd_writedata[28]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[28] , u0|mm_bridge_0|cmd_writedata[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[28] , u0|fpga_only_master|transacto|p2m|writedata[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[28] , u0|mm_interconnect_2|cmd_mux_001|src_data[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[28] , u0|ilc|pulse_irq_counter_stop[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][28] , u0|ilc|data_store_reg[1][28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~54 , u0|ilc|latency_data_or~54, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[28] , u0|ilc|avmm_rddata[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~34 , u0|mm_interconnect_2|rsp_mux|src_payload~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[28] , u0|mm_bridge_0|rsp_readdata[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~34 , u0|mm_interconnect_1|cmd_mux|src_payload~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[27] , u0|mm_bridge_0|wr_reg_writedata[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[27]~feeder , u0|mm_bridge_0|cmd_writedata[27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[27] , u0|mm_bridge_0|cmd_writedata[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[27]~feeder , u0|fpga_only_master|transacto|p2m|writedata[27]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[27] , u0|fpga_only_master|transacto|p2m|writedata[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[27] , u0|mm_interconnect_2|cmd_mux_001|src_data[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[27] , u0|ilc|pulse_irq_counter_stop[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~52 , u0|ilc|latency_data_or~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[27] , u0|ilc|avmm_rddata[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~33 , u0|mm_interconnect_2|rsp_mux|src_payload~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[27] , u0|mm_bridge_0|rsp_readdata[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~33 , u0|mm_interconnect_1|cmd_mux|src_payload~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[26] , u0|mm_bridge_0|wr_reg_writedata[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[26]~feeder , u0|mm_bridge_0|cmd_writedata[26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[26] , u0|mm_bridge_0|cmd_writedata[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[26] , u0|fpga_only_master|transacto|p2m|writedata[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[26] , u0|mm_interconnect_2|cmd_mux_001|src_data[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[26] , u0|ilc|pulse_irq_counter_stop[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][26]~DUPLICATE , u0|ilc|count_reg[1][26]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][26]~feeder , u0|ilc|data_store_reg[1][26]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][26] , u0|ilc|data_store_reg[1][26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~50 , u0|ilc|latency_data_or~50, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[26] , u0|ilc|avmm_rddata[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~32 , u0|mm_interconnect_2|rsp_mux|src_payload~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[26] , u0|mm_bridge_0|rsp_readdata[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~32 , u0|mm_interconnect_1|cmd_mux|src_payload~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[25] , u0|mm_bridge_0|wr_reg_writedata[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[25]~feeder , u0|mm_bridge_0|cmd_writedata[25]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[25] , u0|mm_bridge_0|cmd_writedata[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[25] , u0|fpga_only_master|transacto|p2m|writedata[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[25] , u0|mm_interconnect_2|cmd_mux_001|src_data[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[25] , u0|ilc|pulse_irq_counter_stop[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][25] , u0|ilc|count_reg[0][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][25] , u0|ilc|data_store_reg[0][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][25] , u0|ilc|data_store_reg[1][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~47 , u0|ilc|latency_data_or~47, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][25] , u0|ilc|count_reg[2][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][25] , u0|ilc|data_store_reg[2][25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~48 , u0|ilc|latency_data_or~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[25] , u0|ilc|avmm_rddata[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~31 , u0|mm_interconnect_2|rsp_mux|src_payload~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[25] , u0|mm_bridge_0|rsp_readdata[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~31 , u0|mm_interconnect_1|cmd_mux|src_payload~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[24] , u0|mm_bridge_0|wr_reg_writedata[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[24]~feeder , u0|mm_bridge_0|cmd_writedata[24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[24] , u0|mm_bridge_0|cmd_writedata[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[24] , u0|mm_interconnect_2|cmd_mux_001|src_data[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[24] , u0|ilc|pulse_irq_counter_stop[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][24]~feeder , u0|ilc|data_store_reg[0][24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][24] , u0|ilc|data_store_reg[0][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][24] , u0|ilc|data_store_reg[2][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~45 , u0|ilc|latency_data_or~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][24]~feeder , u0|ilc|data_store_reg[1][24]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][24] , u0|ilc|data_store_reg[1][24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~46 , u0|ilc|latency_data_or~46, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[24] , u0|ilc|avmm_rddata[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~30 , u0|mm_interconnect_2|rsp_mux|src_payload~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[24] , u0|mm_bridge_0|rsp_readdata[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~30 , u0|mm_interconnect_1|cmd_mux|src_payload~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[23] , u0|mm_bridge_0|wr_reg_writedata[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[23]~feeder , u0|mm_bridge_0|cmd_writedata[23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[23] , u0|mm_bridge_0|cmd_writedata[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[23] , u0|mm_interconnect_2|cmd_mux_001|src_data[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[23] , u0|ilc|pulse_irq_counter_stop[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~44 , u0|ilc|latency_data_or~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[23] , u0|ilc|avmm_rddata[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~29 , u0|mm_interconnect_2|rsp_mux|src_payload~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[23] , u0|mm_bridge_0|rsp_readdata[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~29 , u0|mm_interconnect_1|cmd_mux|src_payload~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[22] , u0|mm_bridge_0|wr_reg_writedata[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[22]~feeder , u0|mm_bridge_0|cmd_writedata[22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[22] , u0|mm_bridge_0|cmd_writedata[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[22] , u0|mm_interconnect_2|cmd_mux_001|src_data[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[22] , u0|ilc|pulse_irq_counter_stop[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][22] , u0|ilc|count_reg[0][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][22] , u0|ilc|data_store_reg[0][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][22] , u0|ilc|data_store_reg[1][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~41 , u0|ilc|latency_data_or~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][22] , u0|ilc|data_store_reg[2][22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~42 , u0|ilc|latency_data_or~42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[22] , u0|ilc|avmm_rddata[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|Add1~25 , u0|jtag_uart|Add1~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~28 , u0|mm_interconnect_2|rsp_mux|src_payload~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[22] , u0|mm_bridge_0|rsp_readdata[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~28 , u0|mm_interconnect_1|cmd_mux|src_payload~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[21] , u0|mm_bridge_0|wr_reg_writedata[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[21]~feeder , u0|mm_bridge_0|cmd_writedata[21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[21] , u0|mm_bridge_0|cmd_writedata[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[21] , u0|mm_interconnect_2|cmd_mux_001|src_data[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[21] , u0|ilc|pulse_irq_counter_stop[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~40 , u0|ilc|latency_data_or~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[21] , u0|ilc|avmm_rddata[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~27 , u0|mm_interconnect_2|rsp_mux|src_payload~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[21] , u0|mm_bridge_0|rsp_readdata[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~27 , u0|mm_interconnect_1|cmd_mux|src_payload~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[20] , u0|mm_bridge_0|wr_reg_writedata[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[20]~feeder , u0|mm_bridge_0|cmd_writedata[20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[20] , u0|mm_bridge_0|cmd_writedata[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[20]~feeder , u0|fpga_only_master|transacto|p2m|writedata[20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[20] , u0|fpga_only_master|transacto|p2m|writedata[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[20] , u0|mm_interconnect_2|cmd_mux_001|src_data[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[20] , u0|ilc|pulse_irq_counter_stop[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][20]~feeder , u0|ilc|data_store_reg[2][20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][20] , u0|ilc|data_store_reg[2][20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~38 , u0|ilc|latency_data_or~38, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[20] , u0|ilc|avmm_rddata[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~26 , u0|mm_interconnect_2|rsp_mux|src_payload~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[20] , u0|mm_bridge_0|rsp_readdata[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~26 , u0|mm_interconnect_1|cmd_mux|src_payload~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[19] , u0|mm_bridge_0|wr_reg_writedata[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[19]~feeder , u0|mm_bridge_0|cmd_writedata[19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[19] , u0|mm_bridge_0|cmd_writedata[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[19] , u0|mm_interconnect_2|cmd_mux_001|src_data[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[19] , u0|ilc|pulse_irq_counter_stop[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~36 , u0|ilc|latency_data_or~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[19] , u0|ilc|avmm_rddata[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~25 , u0|mm_interconnect_2|rsp_mux|src_payload~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[19] , u0|mm_bridge_0|rsp_readdata[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~0 , u0|mm_interconnect_1|cmd_mux|src_payload~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[2] , u0|mm_bridge_0|wr_reg_writedata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[2]~feeder , u0|mm_bridge_0|cmd_writedata[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[2]~DUPLICATE , u0|mm_bridge_0|cmd_writedata[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[2]~DUPLICATE , u0|fpga_only_master|transacto|p2m|writedata[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[2] , u0|mm_interconnect_2|cmd_mux_001|src_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[2] , u0|ilc|pulse_irq_counter_stop[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|Selector1~0 , u0|ilc|state_machine[2].state_machine_counter|Selector1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|state.START , u0|ilc|state_machine[2].state_machine_counter|state.START, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][0] , u0|ilc|count_reg[2][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~5 , u0|ilc|Add2~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][1]~DUPLICATE , u0|ilc|count_reg[2][1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~1 , u0|ilc|Add2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][2]~DUPLICATE , u0|ilc|count_reg[2][2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~25 , u0|ilc|Add2~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][3] , u0|ilc|count_reg[2][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~21 , u0|ilc|Add2~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][4] , u0|ilc|count_reg[2][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~17 , u0|ilc|Add2~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][5]~DUPLICATE , u0|ilc|count_reg[2][5]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~13 , u0|ilc|Add2~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][6]~DUPLICATE , u0|ilc|count_reg[2][6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~9 , u0|ilc|Add2~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][7]~DUPLICATE , u0|ilc|count_reg[2][7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~29 , u0|ilc|Add2~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][8] , u0|ilc|count_reg[2][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~33 , u0|ilc|Add2~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][9]~DUPLICATE , u0|ilc|count_reg[2][9]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~37 , u0|ilc|Add2~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][10] , u0|ilc|count_reg[2][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~41 , u0|ilc|Add2~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][11] , u0|ilc|count_reg[2][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~45 , u0|ilc|Add2~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][12]~DUPLICATE , u0|ilc|count_reg[2][12]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~49 , u0|ilc|Add2~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][13]~DUPLICATE , u0|ilc|count_reg[2][13]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~53 , u0|ilc|Add2~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][14] , u0|ilc|count_reg[2][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~57 , u0|ilc|Add2~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~61 , u0|ilc|Add2~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][16] , u0|ilc|count_reg[2][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Add2~65 , u0|ilc|Add2~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][17] , u0|ilc|count_reg[2][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][18] , u0|ilc|count_reg[2][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][18] , u0|ilc|data_store_reg[2][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~33 , u0|ilc|latency_data_or~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[18] , u0|fpga_only_master|transacto|p2m|writedata[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~25 , u0|mm_interconnect_1|cmd_mux|src_payload~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[18]~feeder , u0|mm_bridge_0|wr_reg_writedata[18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[18] , u0|mm_bridge_0|wr_reg_writedata[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[18]~feeder , u0|mm_bridge_0|cmd_writedata[18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[18] , u0|mm_bridge_0|cmd_writedata[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[18] , u0|mm_interconnect_2|cmd_mux_001|src_data[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[18] , u0|ilc|pulse_irq_counter_stop[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][18]~feeder , u0|ilc|data_store_reg[1][18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][18] , u0|ilc|data_store_reg[1][18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~34 , u0|ilc|latency_data_or~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[18] , u0|ilc|avmm_rddata[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~24 , u0|mm_interconnect_2|rsp_mux|src_payload~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[18] , u0|mm_bridge_0|rsp_readdata[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~24 , u0|mm_interconnect_1|cmd_mux|src_payload~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[17] , u0|mm_bridge_0|wr_reg_writedata[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[17]~feeder , u0|mm_bridge_0|cmd_writedata[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[17] , u0|mm_bridge_0|cmd_writedata[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[17]~feeder , u0|fpga_only_master|transacto|p2m|writedata[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[17] , u0|fpga_only_master|transacto|p2m|writedata[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[17] , u0|mm_interconnect_2|cmd_mux_001|src_data[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[17] , u0|ilc|pulse_irq_counter_stop[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][17] , u0|ilc|data_store_reg[2][17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~32 , u0|ilc|latency_data_or~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[17] , u0|ilc|avmm_rddata[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~23 , u0|mm_interconnect_2|rsp_mux|src_payload~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[17] , u0|mm_bridge_0|rsp_readdata[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~23 , u0|mm_interconnect_1|cmd_mux|src_payload~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[16]~feeder , u0|mm_bridge_0|wr_reg_writedata[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[16] , u0|mm_bridge_0|wr_reg_writedata[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[16]~feeder , u0|mm_bridge_0|cmd_writedata[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[16] , u0|mm_bridge_0|cmd_writedata[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[16]~feeder , u0|fpga_only_master|transacto|p2m|writedata[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[16] , u0|fpga_only_master|transacto|p2m|writedata[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[16] , u0|mm_interconnect_2|cmd_mux_001|src_data[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[16] , u0|ilc|pulse_irq_counter_stop[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][16] , u0|ilc|count_reg[0][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][16]~feeder , u0|ilc|data_store_reg[0][16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][16] , u0|ilc|data_store_reg[0][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][16] , u0|ilc|data_store_reg[2][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~29 , u0|ilc|latency_data_or~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][16] , u0|ilc|count_reg[1][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][16] , u0|ilc|data_store_reg[1][16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~30 , u0|ilc|latency_data_or~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[16] , u0|ilc|avmm_rddata[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~22 , u0|mm_interconnect_2|rsp_mux|src_payload~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[16] , u0|mm_bridge_0|rsp_readdata[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~3 , u0|mm_interconnect_1|cmd_mux|src_payload~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[1] , u0|mm_bridge_0|wr_reg_writedata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[1]~feeder , u0|mm_bridge_0|cmd_writedata[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[1] , u0|mm_bridge_0|cmd_writedata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_data[1] , u0|mm_interconnect_2|cmd_mux|src_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|ien_AE~0 , u0|jtag_uart|ien_AE~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|ien_AE , u0|jtag_uart|ien_AE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|ien_AF , u0|jtag_uart|ien_AF, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|av_irq , u0|jtag_uart|av_irq, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|irq_detector_cicuit[2].irq_detector|irq_d~feeder , u0|ilc|irq_detector_cicuit[2].irq_detector|irq_d~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|irq_detector_cicuit[2].irq_detector|irq_d , u0|ilc|irq_detector_cicuit[2].irq_detector|irq_d, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|Selector0~0 , u0|ilc|state_machine[2].state_machine_counter|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|state.IDLE~0 , u0|ilc|state_machine[2].state_machine_counter|state.IDLE~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[2].state_machine_counter|state.IDLE , u0|ilc|state_machine[2].state_machine_counter|state.IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][15]~DUPLICATE , u0|ilc|count_reg[2][15]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][15] , u0|ilc|count_reg[2][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][15]~feeder , u0|ilc|data_store_reg[2][15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][15] , u0|ilc|data_store_reg[2][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[15]~feeder , u0|fpga_only_master|transacto|p2m|writedata[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[15] , u0|fpga_only_master|transacto|p2m|writedata[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~22 , u0|mm_interconnect_1|cmd_mux|src_payload~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[15]~feeder , u0|mm_bridge_0|wr_reg_writedata[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[15] , u0|mm_bridge_0|wr_reg_writedata[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[15]~feeder , u0|mm_bridge_0|cmd_writedata[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[15] , u0|mm_bridge_0|cmd_writedata[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[15] , u0|mm_interconnect_2|cmd_mux_001|src_data[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[15] , u0|ilc|pulse_irq_counter_stop[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][15]~feeder , u0|ilc|data_store_reg[0][15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][15] , u0|ilc|data_store_reg[0][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][15] , u0|ilc|count_reg[1][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][15] , u0|ilc|data_store_reg[1][15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~27 , u0|ilc|latency_data_or~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~28 , u0|ilc|latency_data_or~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[15] , u0|ilc|avmm_rddata[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|rvalid~0 , u0|jtag_uart|rvalid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|rvalid , u0|jtag_uart|rvalid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~21 , u0|mm_interconnect_2|rsp_mux|src_payload~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[15] , u0|mm_bridge_0|rsp_readdata[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~21 , u0|mm_interconnect_1|cmd_mux|src_payload~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[14]~feeder , u0|mm_bridge_0|wr_reg_writedata[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[14] , u0|mm_bridge_0|wr_reg_writedata[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[14]~feeder , u0|mm_bridge_0|cmd_writedata[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[14] , u0|mm_bridge_0|cmd_writedata[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[14] , u0|mm_interconnect_2|cmd_mux_001|src_data[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[14] , u0|ilc|pulse_irq_counter_stop[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][14] , u0|ilc|count_reg[0][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][14]~feeder , u0|ilc|data_store_reg[0][14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][14] , u0|ilc|data_store_reg[0][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][14] , u0|ilc|data_store_reg[1][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~25 , u0|ilc|latency_data_or~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][14]~feeder , u0|ilc|data_store_reg[2][14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][14] , u0|ilc|data_store_reg[2][14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~26 , u0|ilc|latency_data_or~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[14] , u0|ilc|avmm_rddata[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|woverflow~0 , u0|jtag_uart|woverflow~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|woverflow , u0|jtag_uart|woverflow, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~20 , u0|mm_interconnect_2|rsp_mux|src_payload~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[14] , u0|mm_bridge_0|rsp_readdata[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~20 , u0|mm_interconnect_1|cmd_mux|src_payload~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[13]~feeder , u0|mm_bridge_0|wr_reg_writedata[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[13] , u0|mm_bridge_0|wr_reg_writedata[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[13]~feeder , u0|mm_bridge_0|cmd_writedata[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[13] , u0|mm_bridge_0|cmd_writedata[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[13] , u0|fpga_only_master|transacto|p2m|writedata[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[13] , u0|mm_interconnect_2|cmd_mux_001|src_data[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[13] , u0|ilc|pulse_irq_counter_stop[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][13] , u0|ilc|data_store_reg[1][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][13] , u0|ilc|count_reg[0][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][13]~feeder , u0|ilc|data_store_reg[0][13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][13] , u0|ilc|data_store_reg[0][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~23 , u0|ilc|latency_data_or~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][13] , u0|ilc|count_reg[2][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][13] , u0|ilc|data_store_reg[2][13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~24 , u0|ilc|latency_data_or~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[13] , u0|ilc|avmm_rddata[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~19 , u0|mm_interconnect_2|rsp_mux|src_payload~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[13] , u0|mm_bridge_0|rsp_readdata[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~1 , u0|mm_interconnect_1|cmd_mux|src_payload~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[3] , u0|mm_bridge_0|wr_reg_writedata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[3]~feeder , u0|mm_bridge_0|cmd_writedata[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[3] , u0|mm_bridge_0|cmd_writedata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[3] , u0|fpga_only_master|transacto|p2m|writedata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|src_data[3] , u0|mm_interconnect_2|cmd_mux_004|src_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent|m0_write~0 , u0|mm_interconnect_2|dipsw_pio_s1_agent|m0_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|src_data[38] , u0|mm_interconnect_2|cmd_mux_004|src_data[38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|always1~0 , u0|dipsw_pio|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|irq_mask[3] , u0|dipsw_pio|irq_mask[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture_wr_strobe~0 , u0|dipsw_pio|edge_capture_wr_strobe~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|src_data[0] , u0|mm_interconnect_2|cmd_mux_004|src_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \SW[0]~input , SW[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|d1_data_in[0] , u0|dipsw_pio|d1_data_in[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|d2_data_in[0] , u0|dipsw_pio|d2_data_in[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture~2 , u0|dipsw_pio|edge_capture~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture[0] , u0|dipsw_pio|edge_capture[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|irq_mask[0] , u0|dipsw_pio|irq_mask[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|src_data[1] , u0|mm_interconnect_2|cmd_mux_004|src_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|irq_mask[1] , u0|dipsw_pio|irq_mask[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \SW[1]~input , SW[1]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|d1_data_in[1] , u0|dipsw_pio|d1_data_in[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|d2_data_in[1] , u0|dipsw_pio|d2_data_in[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture~3 , u0|dipsw_pio|edge_capture~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture[1]~feeder , u0|dipsw_pio|edge_capture[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture[1] , u0|dipsw_pio|edge_capture[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|WideOr0~0 , u0|dipsw_pio|WideOr0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \SW[3]~input , SW[3]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|d1_data_in[3] , u0|dipsw_pio|d1_data_in[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|d2_data_in[3] , u0|dipsw_pio|d2_data_in[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture~1 , u0|dipsw_pio|edge_capture~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture[3] , u0|dipsw_pio|edge_capture[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[2] , u0|mm_bridge_0|cmd_writedata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|src_data[2] , u0|mm_interconnect_2|cmd_mux_004|src_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|irq_mask[2] , u0|dipsw_pio|irq_mask[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \SW[2]~input , SW[2]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|d1_data_in[2] , u0|dipsw_pio|d1_data_in[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|d2_data_in[2] , u0|dipsw_pio|d2_data_in[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture~0 , u0|dipsw_pio|edge_capture~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture[2] , u0|dipsw_pio|edge_capture[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|WideOr0 , u0|dipsw_pio|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|Selector0~0 , u0|ilc|state_machine[0].state_machine_counter|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|state.IDLE~0 , u0|ilc|state_machine[0].state_machine_counter|state.IDLE~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|state_machine[0].state_machine_counter|state.IDLE , u0|ilc|state_machine[0].state_machine_counter|state.IDLE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][12]~DUPLICATE , u0|ilc|count_reg[0][12]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][12] , u0|ilc|count_reg[0][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][12] , u0|ilc|data_store_reg[0][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][12] , u0|ilc|count_reg[1][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][12] , u0|ilc|data_store_reg[1][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~21 , u0|ilc|latency_data_or~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[12]~feeder , u0|fpga_only_master|transacto|p2m|writedata[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[12] , u0|fpga_only_master|transacto|p2m|writedata[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~19 , u0|mm_interconnect_1|cmd_mux|src_payload~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[12]~feeder , u0|mm_bridge_0|wr_reg_writedata[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[12] , u0|mm_bridge_0|wr_reg_writedata[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[12]~feeder , u0|mm_bridge_0|cmd_writedata[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[12] , u0|mm_bridge_0|cmd_writedata[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[12] , u0|mm_interconnect_2|cmd_mux_001|src_data[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[12] , u0|ilc|pulse_irq_counter_stop[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][12] , u0|ilc|count_reg[2][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][12]~feeder , u0|ilc|data_store_reg[2][12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][12] , u0|ilc|data_store_reg[2][12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~22 , u0|ilc|latency_data_or~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[12] , u0|ilc|avmm_rddata[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~18 , u0|mm_interconnect_2|rsp_mux|src_payload~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[12] , u0|mm_bridge_0|rsp_readdata[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~18 , u0|mm_interconnect_1|cmd_mux|src_payload~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[11]~feeder , u0|mm_bridge_0|wr_reg_writedata[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[11] , u0|mm_bridge_0|wr_reg_writedata[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[11]~feeder , u0|mm_bridge_0|cmd_writedata[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[11] , u0|mm_bridge_0|cmd_writedata[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[11] , u0|mm_interconnect_2|cmd_mux_001|src_data[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[11] , u0|ilc|pulse_irq_counter_stop[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][11]~feeder , u0|ilc|data_store_reg[0][11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][11] , u0|ilc|data_store_reg[0][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][11] , u0|ilc|data_store_reg[2][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~19 , u0|ilc|latency_data_or~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][11] , u0|ilc|count_reg[1][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][11] , u0|ilc|data_store_reg[1][11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~20 , u0|ilc|latency_data_or~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[11] , u0|ilc|avmm_rddata[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~17 , u0|mm_interconnect_2|rsp_mux|src_payload~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[11] , u0|mm_bridge_0|rsp_readdata[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~17 , u0|mm_interconnect_1|cmd_mux|src_payload~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[10]~feeder , u0|mm_bridge_0|wr_reg_writedata[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[10] , u0|mm_bridge_0|wr_reg_writedata[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[10]~feeder , u0|mm_bridge_0|cmd_writedata[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[10] , u0|mm_bridge_0|cmd_writedata[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[10] , u0|fpga_only_master|transacto|p2m|writedata[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[10] , u0|mm_interconnect_2|cmd_mux_001|src_data[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[10] , u0|ilc|pulse_irq_counter_stop[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][10] , u0|ilc|data_store_reg[0][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][10] , u0|ilc|data_store_reg[2][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~17 , u0|ilc|latency_data_or~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][10] , u0|ilc|count_reg[1][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][10]~feeder , u0|ilc|data_store_reg[1][10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][10] , u0|ilc|data_store_reg[1][10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~18 , u0|ilc|latency_data_or~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[10] , u0|ilc|avmm_rddata[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|ac~0 , u0|jtag_uart|ac~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|ac~1 , u0|jtag_uart|ac~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|ac~2 , u0|jtag_uart|ac~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|ac , u0|jtag_uart|ac, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~16 , u0|mm_interconnect_2|rsp_mux|src_payload~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[10] , u0|mm_bridge_0|rsp_readdata[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~2 , u0|mm_interconnect_1|cmd_mux|src_payload~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[0]~feeder , u0|mm_bridge_0|wr_reg_writedata[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[0] , u0|mm_bridge_0|wr_reg_writedata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[0]~feeder , u0|mm_bridge_0|cmd_writedata[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[0] , u0|mm_bridge_0|cmd_writedata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_data[0] , u0|mm_interconnect_2|cmd_mux|src_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[2] , u0|fpga_only_master|transacto|p2m|writedata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_data[2] , u0|mm_interconnect_2|cmd_mux|src_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_data[3] , u0|mm_interconnect_2|cmd_mux|src_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[4] , u0|fpga_only_master|transacto|p2m|writedata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~14 , u0|mm_interconnect_1|cmd_mux|src_payload~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[4]~feeder , u0|mm_bridge_0|wr_reg_writedata[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[4] , u0|mm_bridge_0|wr_reg_writedata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[4]~feeder , u0|mm_bridge_0|cmd_writedata[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[4] , u0|mm_bridge_0|cmd_writedata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_data[4] , u0|mm_interconnect_2|cmd_mux|src_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_data[5] , u0|mm_interconnect_2|cmd_mux|src_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[6] , u0|fpga_only_master|transacto|p2m|writedata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_data[6] , u0|mm_interconnect_2|cmd_mux|src_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[7]~feeder , u0|fpga_only_master|transacto|p2m|writedata[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[7] , u0|fpga_only_master|transacto|p2m|writedata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~11 , u0|mm_interconnect_1|cmd_mux|src_payload~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[7] , u0|mm_bridge_0|wr_reg_writedata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[7]~feeder , u0|mm_bridge_0|cmd_writedata[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[7] , u0|mm_bridge_0|cmd_writedata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux|src_data[7] , u0|mm_interconnect_2|cmd_mux|src_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~4 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[0] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|count[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read2 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read_req~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read_req~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read_req , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|read_req, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|rvalid0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena1 , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|r_ena1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|rd_wfifo , u0|jtag_uart|rd_wfifo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|fifo_wr~0 , u0|jtag_uart|fifo_wr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|fifo_wr , u0|jtag_uart|fifo_wr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|LessThan0~0 , u0|jtag_uart|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|LessThan0~1 , u0|jtag_uart|LessThan0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|fifo_AE , u0|jtag_uart|fifo_AE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|av_readdata[9] , u0|jtag_uart|av_readdata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][9] , u0|ilc|data_store_reg[1][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][9] , u0|ilc|count_reg[2][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][9]~feeder , u0|ilc|data_store_reg[2][9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][9] , u0|ilc|data_store_reg[2][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][9] , u0|ilc|count_reg[0][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][9] , u0|ilc|data_store_reg[0][9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~15 , u0|ilc|latency_data_or~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~16 , u0|mm_interconnect_1|cmd_mux|src_payload~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[9]~feeder , u0|mm_bridge_0|wr_reg_writedata[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[9] , u0|mm_bridge_0|wr_reg_writedata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[9]~feeder , u0|mm_bridge_0|cmd_writedata[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[9] , u0|mm_bridge_0|cmd_writedata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[9] , u0|fpga_only_master|transacto|p2m|writedata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[9] , u0|mm_interconnect_2|cmd_mux_001|src_data[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[9] , u0|ilc|pulse_irq_counter_stop[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~16 , u0|ilc|latency_data_or~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[9] , u0|ilc|avmm_rddata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~15 , u0|mm_interconnect_2|rsp_mux|src_payload~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[9] , u0|mm_bridge_0|rsp_readdata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~15 , u0|mm_interconnect_1|cmd_mux|src_payload~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[8] , u0|mm_bridge_0|wr_reg_writedata[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[8]~feeder , u0|mm_bridge_0|cmd_writedata[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[8] , u0|mm_bridge_0|cmd_writedata[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[8] , u0|mm_interconnect_2|cmd_mux_001|src_data[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[8] , u0|ilc|pulse_irq_counter_stop[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][8] , u0|ilc|data_store_reg[2][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][8]~feeder , u0|ilc|data_store_reg[0][8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][8] , u0|ilc|data_store_reg[0][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~13 , u0|ilc|latency_data_or~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][8] , u0|ilc|count_reg[1][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][8]~feeder , u0|ilc|data_store_reg[1][8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][8] , u0|ilc|data_store_reg[1][8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~14 , u0|ilc|latency_data_or~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[8] , u0|ilc|avmm_rddata[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|av_readdata[8]~0 , u0|jtag_uart|av_readdata[8]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~13 , u0|mm_interconnect_2|rsp_mux|src_payload~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[8] , u0|mm_bridge_0|rsp_readdata[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~2 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~3 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~4 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~5 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~6 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~25 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~21 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~17 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~13 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~5 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~9 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~2 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~4 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~6 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~7 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~25 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~21 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~17 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~13 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~5 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~9 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add3~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[75]~5 , u0|mm_interconnect_1|cmd_mux|src_data[75]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|log2ceil~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add1~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~8 , u0|mm_interconnect_1|cmd_mux|src_payload~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[75]~6 , u0|mm_interconnect_1|cmd_mux|src_data[75]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[75]~7 , u0|mm_interconnect_1|cmd_mux|src_data[75]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add1~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~7 , u0|mm_interconnect_1|cmd_mux|src_payload~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~9 , u0|mm_interconnect_1|cmd_mux|src_payload~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~10 , u0|mm_interconnect_1|cmd_mux|src_payload~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~69 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~39 , u0|mm_interconnect_1|cmd_mux|src_payload~39, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~17 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~65 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~16 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~61 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~15 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]~DUPLICATE , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~57 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~14 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]~DUPLICATE , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~6 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~7 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~8 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[78] , u0|mm_interconnect_1|cmd_mux|src_data[78], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[77] , u0|mm_interconnect_1|cmd_mux|src_data[77], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[71]~14 , u0|mm_interconnect_1|cmd_mux|src_data[71]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[71]~15 , u0|mm_interconnect_1|cmd_mux|src_data[71]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[71]~16 , u0|mm_interconnect_1|cmd_mux|src_data[71]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~26 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~27 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~24 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add3~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[70]~19 , u0|mm_interconnect_1|cmd_mux|src_data[70]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[70]~17 , u0|mm_interconnect_1|cmd_mux|src_data[70]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[70]~18 , u0|mm_interconnect_1|cmd_mux|src_data[70]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~25 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~23 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~9 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[5]~feeder , u0|mm_bridge_0|wr_reg_address[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[5] , u0|mm_bridge_0|wr_reg_address[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[5]~feeder , u0|mm_bridge_0|cmd_address[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[5]~DUPLICATE , u0|mm_bridge_0|cmd_address[5]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~8 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~DUPLICATE , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~11 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~36 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~10 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[6] , u0|mm_bridge_0|wr_reg_address[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[6]~feeder , u0|mm_bridge_0|cmd_address[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[6] , u0|mm_bridge_0|cmd_address[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Equal7~0 , u0|ilc|Equal7~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Equal2~0 , u0|ilc|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][7] , u0|ilc|data_store_reg[1][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][7] , u0|ilc|count_reg[0][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][7]~feeder , u0|ilc|data_store_reg[0][7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][7] , u0|ilc|data_store_reg[0][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~2 , u0|ilc|latency_data_or~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[7]~DUPLICATE , u0|fpga_only_master|transacto|p2m|writedata[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[7] , u0|mm_interconnect_2|cmd_mux_001|src_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[7] , u0|ilc|pulse_irq_counter_stop[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][7] , u0|ilc|count_reg[2][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][7] , u0|ilc|data_store_reg[2][7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~3 , u0|ilc|latency_data_or~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[7] , u0|ilc|avmm_rddata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[0] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[1] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[2] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[3] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[4] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[5] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[6] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7] , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|wdata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~11 , u0|mm_interconnect_2|rsp_mux|src_payload~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_data[7] , u0|mm_interconnect_2|cmd_mux_002|src_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|wait_latency_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent|m0_write~1 , u0|mm_interconnect_2|mypio_0_avalon_slave_0_agent|m0_write~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|amount_value[7]~0 , u0|mypio_0|amount_value[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|amount_value[7] , u0|mypio_0|amount_value[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|readdata[7]~2 , u0|mypio_0|readdata[7]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[7] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~12 , u0|mm_interconnect_2|rsp_mux|src_payload~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[7] , u0|mm_bridge_0|rsp_readdata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~12 , u0|mm_interconnect_1|cmd_mux|src_payload~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[6]~feeder , u0|mm_bridge_0|wr_reg_writedata[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[6] , u0|mm_bridge_0|wr_reg_writedata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[6]~feeder , u0|mm_bridge_0|cmd_writedata[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[6]~DUPLICATE , u0|mm_bridge_0|cmd_writedata[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|writedata[6]~DUPLICATE , u0|fpga_only_master|transacto|p2m|writedata[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_data[6] , u0|mm_interconnect_2|cmd_mux_002|src_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|amount_value[6] , u0|mypio_0|amount_value[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|readdata[6]~3 , u0|mypio_0|readdata[6]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[6] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[6] , u0|mm_bridge_0|cmd_writedata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[6] , u0|mm_interconnect_2|cmd_mux_001|src_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[6] , u0|ilc|pulse_irq_counter_stop[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][6] , u0|ilc|data_store_reg[0][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][6] , u0|ilc|count_reg[2][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][6] , u0|ilc|data_store_reg[2][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~4 , u0|ilc|latency_data_or~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][6] , u0|ilc|count_reg[1][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][6]~feeder , u0|ilc|data_store_reg[1][6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][6] , u0|ilc|data_store_reg[1][6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~5 , u0|ilc|latency_data_or~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[6] , u0|ilc|avmm_rddata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~10 , u0|mm_interconnect_2|rsp_mux|src_payload~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[6] , u0|mm_bridge_0|rsp_readdata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~13 , u0|mm_interconnect_1|cmd_mux|src_payload~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[5]~feeder , u0|mm_bridge_0|wr_reg_writedata[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_writedata[5] , u0|mm_bridge_0|wr_reg_writedata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[5]~feeder , u0|mm_bridge_0|cmd_writedata[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_writedata[5] , u0|mm_bridge_0|cmd_writedata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_data[5] , u0|mm_interconnect_2|cmd_mux_002|src_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|amount_value[5] , u0|mypio_0|amount_value[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|readdata[5]~4 , u0|mypio_0|readdata[5]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[5] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][5]~feeder , u0|ilc|data_store_reg[1][5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][5] , u0|ilc|data_store_reg[1][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[5] , u0|mm_interconnect_2|cmd_mux_001|src_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[5] , u0|ilc|pulse_irq_counter_stop[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][5] , u0|ilc|data_store_reg[0][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][5] , u0|ilc|count_reg[2][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][5] , u0|ilc|data_store_reg[2][5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~6 , u0|ilc|latency_data_or~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~7 , u0|ilc|latency_data_or~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[5] , u0|ilc|avmm_rddata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~8 , u0|mm_interconnect_2|rsp_mux|src_payload~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~9 , u0|mm_interconnect_2|rsp_mux|src_payload~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[5] , u0|mm_bridge_0|rsp_readdata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~3 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~9 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~feeder , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[8]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~DUPLICATE , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~2 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[9]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~3 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[10]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~5 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[11]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[12]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~53 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[13]~13 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[13]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~49 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[14]~12 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[14]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[14] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[15]~4 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[15]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~45 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[16]~11 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[16]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~41 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[17]~10 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[17]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[17] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~12 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~14 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~2 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15]~DUPLICATE , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[15]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~9 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~10 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~32 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~11 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~56 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[8]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~52 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~2 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~6 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~40 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~5 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[11]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~44 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~4 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[15]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~15 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[16]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~13 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[17]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[17] , u0|mm_bridge_0|wr_reg_address[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[17]~feeder , u0|mm_bridge_0|cmd_address[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[17] , u0|mm_bridge_0|cmd_address[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[16] , u0|mm_bridge_0|wr_reg_address[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[16]~feeder , u0|mm_bridge_0|cmd_address[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[16] , u0|mm_bridge_0|cmd_address[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal6~1 , u0|mm_interconnect_2|router|Equal6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|src_data[90]~0 , u0|mm_interconnect_2|router|src_data[90]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_dest_id[0] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_dest_id[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal0~3 , u0|mm_interconnect_2|router|Equal0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|src_channel~0 , u0|mm_interconnect_2|router|src_channel~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_dest_id[2] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_dest_id[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|suppress_change_dest_id~2 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|suppress_change_dest_id~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|save_dest_id~0 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|save_dest_id~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[2] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src2_valid~0 , u0|mm_interconnect_2|cmd_demux|src2_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src2_valid~1 , u0|mm_interconnect_2|cmd_demux|src2_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|update_grant~1 , u0|mm_interconnect_2|cmd_mux_002|update_grant~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_2|cmd_mux_002|arb|top_priority_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|update_grant~2 , u0|mm_interconnect_2|cmd_mux_002|update_grant~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_2|cmd_mux_002|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|packet_in_progress , u0|mm_interconnect_2|cmd_mux_002|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|always6~0 , u0|mm_interconnect_2|cmd_mux_002|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_2|cmd_mux_002|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_2|cmd_mux_002|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|arb|top_priority_reg[0]~2 , u0|mm_interconnect_2|cmd_mux_002|arb|top_priority_reg[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_2|cmd_mux_002|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|arb|grant[0]~0 , u0|mm_interconnect_2|cmd_mux_002|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|saved_grant[0]~feeder , u0|mm_interconnect_2|cmd_mux_002|saved_grant[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_2|cmd_mux_002|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_data[38] , u0|mm_interconnect_2|cmd_mux_002|src_data[38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_data[39] , u0|mm_interconnect_2|cmd_mux_002|src_data[39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|Equal0~0 , u0|mypio_0|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_data[4] , u0|mm_interconnect_2|cmd_mux_002|src_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|amount_value[4] , u0|mypio_0|amount_value[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|readdata[4]~5 , u0|mypio_0|readdata[4]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[4] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][4] , u0|ilc|count_reg[0][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][4] , u0|ilc|data_store_reg[0][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][4] , u0|ilc|data_store_reg[2][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~8 , u0|ilc|latency_data_or~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][4] , u0|ilc|data_store_reg[1][4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[4] , u0|mm_interconnect_2|cmd_mux_001|src_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[4] , u0|ilc|pulse_irq_counter_stop[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~9 , u0|ilc|latency_data_or~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[4] , u0|ilc|avmm_rddata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~6 , u0|mm_interconnect_2|rsp_mux|src_payload~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~7 , u0|mm_interconnect_2|rsp_mux|src_payload~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[4] , u0|mm_bridge_0|rsp_readdata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add5~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~4 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~28 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~18 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[13]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[13] , u0|mm_bridge_0|wr_reg_address[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[13]~feeder , u0|mm_bridge_0|cmd_address[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[13] , u0|mm_bridge_0|cmd_address[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|always1~1 , u0|mm_interconnect_2|router|always1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|src_channel~2 , u0|mm_interconnect_2|router|src_channel~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[1] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|suppress_change_dest_id~0 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|suppress_change_dest_id~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src1_valid~0 , u0|mm_interconnect_2|cmd_demux|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|src_channel~1 , u0|mm_interconnect_2|router|src_channel~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src1_valid~1 , u0|mm_interconnect_2|cmd_demux|src1_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|arb|grant[0]~0 , u0|mm_interconnect_2|cmd_mux_001|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|saved_grant[0] , u0|mm_interconnect_2|cmd_mux_001|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[7] , u0|fpga_only_master|transacto|p2m|address[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[7]~feeder , u0|mm_bridge_0|wr_reg_address[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[7] , u0|mm_bridge_0|wr_reg_address[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[7]~feeder , u0|mm_bridge_0|cmd_address[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[7] , u0|mm_bridge_0|cmd_address[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[43] , u0|mm_interconnect_2|cmd_mux_001|src_data[43], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Equal5~0 , u0|ilc|Equal5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_001|src_data[3] , u0|mm_interconnect_2|cmd_mux_001|src_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop[3] , u0|ilc|pulse_irq_counter_stop[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][3] , u0|ilc|data_store_reg[2][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][3] , u0|ilc|data_store_reg[0][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~10 , u0|ilc|latency_data_or~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][3]~feeder , u0|ilc|data_store_reg[1][3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][3] , u0|ilc|data_store_reg[1][3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or~11 , u0|ilc|latency_data_or~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[3] , u0|ilc|avmm_rddata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~4 , u0|mm_interconnect_2|rsp_mux|src_payload~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|edge_capture[3]~DUPLICATE , u0|dipsw_pio|edge_capture[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|read_mux_out[3]~2 , u0|dipsw_pio|read_mux_out[3]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|readdata[3] , u0|dipsw_pio|readdata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_2|dipsw_pio_s1_translator|av_readdata_pre[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_data[3] , u0|mm_interconnect_2|cmd_mux_002|src_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|amount_value[3] , u0|mypio_0|amount_value[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|readdata[3]~6 , u0|mypio_0|readdata[3]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[3] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~5 , u0|mm_interconnect_2|rsp_mux|src_payload~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[3] , u0|mm_bridge_0|rsp_readdata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~6 , u0|mm_interconnect_1|cmd_mux|src_payload~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[72]~8 , u0|mm_interconnect_1|cmd_mux|src_data[72]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[73]~9 , u0|mm_interconnect_1|cmd_mux|src_data[73]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[73]~10 , u0|mm_interconnect_1|cmd_mux|src_data[73]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~19 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~20 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[3] , u0|mm_bridge_0|wr_reg_address[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[3]~feeder , u0|mm_bridge_0|cmd_address[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[3] , u0|mm_bridge_0|cmd_address[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|always1~0 , u0|mm_interconnect_2|router|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src3_valid~1 , u0|mm_interconnect_2|cmd_demux|src3_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|arb|grant[1]~0 , u0|mm_interconnect_2|cmd_mux_003|arb|grant[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_2|cmd_mux_003|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_003|WideOr1 , u0|mm_interconnect_2|cmd_mux_003|WideOr1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent|rf_source_valid~0 , u0|mm_interconnect_2|sysid_qsys_control_slave_agent|rf_source_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|read_latency_shift_reg~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|av_begintransfer~0 , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|av_begintransfer~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|wait_latency_counter[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|wait_latency_counter~2 , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|wait_latency_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|wait_latency_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|wait_latency_counter~1 , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|wait_latency_counter~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|wait_latency_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|read_latency_shift_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem[1][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo|mem[0][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_003|src0_valid~0 , u0|mm_interconnect_2|rsp_demux_003|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sysid_qsys_control_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_2|sysid_qsys_control_slave_translator|av_readdata_pre[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~0 , u0|mm_interconnect_2|rsp_mux|src_payload~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_data[2] , u0|mm_interconnect_2|cmd_mux_002|src_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|amount_value[2] , u0|mypio_0|amount_value[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|readdata[2]~0 , u0|mypio_0|readdata[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[2] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop_and_comb[2] , u0|ilc|pulse_irq_counter_stop_and_comb[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][2] , u0|ilc|count_reg[1][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][2] , u0|ilc|data_store_reg[1][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_and_comb[1][2] , u0|ilc|latency_data_and_comb[1][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Equal6~0 , u0|ilc|Equal6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][2] , u0|ilc|count_reg[2][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][2] , u0|ilc|data_store_reg[2][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_and_comb[2][2] , u0|ilc|latency_data_and_comb[2][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|Equal7~1 , u0|ilc|Equal7~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][2] , u0|ilc|data_store_reg[0][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or[2]~0 , u0|ilc|latency_data_or[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|readdata_valid_reg~0 , u0|ilc|readdata_valid_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|readdata_valid_reg[2] , u0|ilc|readdata_valid_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or[2] , u0|ilc|latency_data_or[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[2] , u0|ilc|avmm_rddata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~2 , u0|mm_interconnect_2|rsp_mux|src_payload~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|read_mux_out[2]~0 , u0|dipsw_pio|read_mux_out[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|readdata[2] , u0|dipsw_pio|readdata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_2|dipsw_pio_s1_translator|av_readdata_pre[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_payload~3 , u0|mm_interconnect_2|rsp_mux|src_payload~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[2] , u0|mm_bridge_0|rsp_readdata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload~4 , u0|mm_interconnect_1|cmd_mux|src_payload~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[74]~2 , u0|mm_interconnect_1|cmd_mux|src_data[74]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[74]~3 , u0|mm_interconnect_1|cmd_mux|src_data[74]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[74]~4 , u0|mm_interconnect_1|cmd_mux|src_data[74]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[4]~feeder , u0|mm_bridge_0|wr_reg_address[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[4] , u0|mm_bridge_0|wr_reg_address[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[4]~feeder , u0|mm_bridge_0|cmd_address[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[4] , u0|mm_bridge_0|cmd_address[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[5] , u0|mm_bridge_0|cmd_address[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal0~0 , u0|mm_interconnect_2|router|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src5_valid~1 , u0|mm_interconnect_2|cmd_demux|src5_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_2|button_pio_s1_translator|av_waitrequest_generated~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|update_grant~0 , u0|mm_interconnect_2|cmd_mux_005|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|packet_in_progress~0 , u0|mm_interconnect_2|cmd_mux_005|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|packet_in_progress , u0|mm_interconnect_2|cmd_mux_005|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|always6~0 , u0|mm_interconnect_2|cmd_mux_005|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|update_grant~1 , u0|mm_interconnect_2|cmd_mux_005|update_grant~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|saved_grant[0]~DUPLICATE , u0|mm_interconnect_2|cmd_mux_005|saved_grant[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem[1][87] , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem[1][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem[0][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_005|src0_valid~0 , u0|mm_interconnect_2|rsp_demux_005|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|read_mux_out[1]~0 , u0|button_pio|read_mux_out[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|readdata[1] , u0|button_pio|readdata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_2|button_pio_s1_translator|av_readdata_pre[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[1][1] , u0|ilc|count_reg[1][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][1]~feeder , u0|ilc|data_store_reg[1][1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][1] , u0|ilc|data_store_reg[1][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop_and_comb[1] , u0|ilc|pulse_irq_counter_stop_and_comb[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[0][1] , u0|ilc|count_reg[0][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][1]~feeder , u0|ilc|data_store_reg[0][1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][1] , u0|ilc|data_store_reg[0][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|count_reg[2][1] , u0|ilc|count_reg[2][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][1] , u0|ilc|data_store_reg[2][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or[1]~1 , u0|ilc|latency_data_or[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|readdata_valid_reg~1 , u0|ilc|readdata_valid_reg~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|readdata_valid_reg[1] , u0|ilc|readdata_valid_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or[1] , u0|ilc|latency_data_or[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[1] , u0|ilc|avmm_rddata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[1]~2 , u0|mm_interconnect_2|rsp_mux|src_data[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_data[1] , u0|mm_interconnect_2|cmd_mux_002|src_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|amount_value[1] , u0|mypio_0|amount_value[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|readdata[1]~1 , u0|mypio_0|readdata[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[1] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[1]~3 , u0|mm_interconnect_2|rsp_mux|src_data[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|d1_data_in[1] , u0|sensor_pio|d1_data_in[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|d2_data_in[1] , u0|sensor_pio|d2_data_in[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent|m0_write~0 , u0|mm_interconnect_2|sensor_pio_s1_agent|m0_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|src_data[38] , u0|mm_interconnect_2|cmd_mux_006|src_data[38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|src_data[39] , u0|mm_interconnect_2|cmd_mux_006|src_data[39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|src_data[1] , u0|mm_interconnect_2|cmd_mux_006|src_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|always3~0 , u0|sensor_pio|always3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|edge_capture~1 , u0|sensor_pio|edge_capture~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|edge_capture[1] , u0|sensor_pio|edge_capture[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|always1~0 , u0|sensor_pio|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|irq_mask[1] , u0|sensor_pio|irq_mask[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|read_mux_out[1]~0 , u0|sensor_pio|read_mux_out[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|readdata[1] , u0|sensor_pio|readdata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_2|sensor_pio_s1_translator|av_readdata_pre[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[1] , u0|mm_interconnect_2|rsp_mux|src_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[1] , u0|mm_bridge_0|rsp_readdata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~5 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Decoder0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[72]~11 , u0|mm_interconnect_1|cmd_mux|src_data[72]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[72]~12 , u0|mm_interconnect_1|cmd_mux|src_data[72]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[72]~13 , u0|mm_interconnect_1|cmd_mux|src_data[72]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~21 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~22 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[2]~feeder , u0|mm_bridge_0|wr_reg_address[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[2] , u0|mm_bridge_0|wr_reg_address[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[2]~feeder , u0|mm_bridge_0|cmd_address[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[2] , u0|mm_bridge_0|cmd_address[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|src_data[38] , u0|mm_interconnect_2|cmd_mux_005|src_data[38], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|read_mux_out[0]~1 , u0|button_pio|read_mux_out[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|button_pio|readdata[0] , u0|button_pio|readdata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_2|button_pio_s1_translator|av_readdata_pre[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][0]~feeder , u0|ilc|data_store_reg[0][0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[0][0] , u0|ilc|data_store_reg[0][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[2][0] , u0|ilc|data_store_reg[2][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or[0]~12 , u0|ilc|latency_data_or[0]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|pulse_irq_counter_stop_and_comb[0] , u0|ilc|pulse_irq_counter_stop_and_comb[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|data_store_reg[1][0] , u0|ilc|data_store_reg[1][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|ilc_ctrl_and_comb[0] , u0|ilc|ilc_ctrl_and_comb[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|readdata_valid_reg~2 , u0|ilc|readdata_valid_reg~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|readdata_valid_reg[0] , u0|ilc|readdata_valid_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|read_data_valid_and_comb[0] , u0|ilc|read_data_valid_and_comb[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|latency_data_or[0] , u0|ilc|latency_data_or[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[0] , u0|ilc|avmm_rddata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[0]~0 , u0|mm_interconnect_2|rsp_mux|src_data[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|src_data[0] , u0|mm_interconnect_2|cmd_mux_002|src_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|se_value~0 , u0|mypio_0|se_value~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|se_value~1 , u0|mypio_0|se_value~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|se_value , u0|mypio_0|se_value, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|amount_value[0] , u0|mypio_0|amount_value[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mypio_0|Selector0~0 , u0|mypio_0|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[0] , u0|mm_interconnect_2|mypio_0_avalon_slave_0_translator|av_readdata_pre[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|read_mux_out[0]~3 , u0|dipsw_pio|read_mux_out[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|readdata[0] , u0|dipsw_pio|readdata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_2|dipsw_pio_s1_translator|av_readdata_pre[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[0]~1 , u0|mm_interconnect_2|rsp_mux|src_data[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|src_data[0] , u0|mm_interconnect_2|cmd_mux_006|src_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|irq_mask[0] , u0|sensor_pio|irq_mask[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|d1_data_in[0] , u0|sensor_pio|d1_data_in[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|always2~0 , u0|sensor_pio|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|d2_data_in[0] , u0|sensor_pio|d2_data_in[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|edge_capture~0 , u0|sensor_pio|edge_capture~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|edge_capture[0] , u0|sensor_pio|edge_capture[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|read_mux_out[0]~1 , u0|sensor_pio|read_mux_out[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|sensor_pio|readdata[0] , u0|sensor_pio|readdata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_2|sensor_pio_s1_translator|av_readdata_pre[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|src_data[0] , u0|mm_interconnect_2|rsp_mux|src_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdata[0] , u0|mm_bridge_0|rsp_readdata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[0]~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[0] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[2]~7 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[2]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[2]~2 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|mem_rd_ptr[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[2] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|rd_ptr[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_empty~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_empty~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|empty , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|empty, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_valid~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|out_valid , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|internal_out_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[72]~0 , u0|mm_interconnect_1|cmd_mux|src_data[72]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[76] , u0|mm_interconnect_1|cmd_mux|src_data[76], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~16 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~3 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~17 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[14]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[14] , u0|mm_bridge_0|wr_reg_address[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[14]~feeder , u0|mm_bridge_0|cmd_address[14]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[14] , u0|mm_bridge_0|cmd_address[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal4~0 , u0|mm_interconnect_2|router|Equal4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|sink_ready~1 , u0|mm_interconnect_2|cmd_demux|sink_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|sink_ready~3 , u0|mm_interconnect_2|cmd_demux|sink_ready~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|sink_ready~0 , u0|mm_interconnect_2|cmd_demux|sink_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|sink_ready~4 , u0|mm_interconnect_2|cmd_demux|sink_ready~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|sink_ready~5 , u0|mm_interconnect_2|cmd_demux|sink_ready~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|WideOr0~0 , u0|mm_interconnect_2|cmd_demux|WideOr0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|WideOr0~1 , u0|mm_interconnect_2|cmd_demux|WideOr0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|sink_ready~2 , u0|mm_interconnect_2|cmd_demux|sink_ready~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|WideOr0 , u0|mm_interconnect_2|cmd_demux|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wait_rise , u0|mm_bridge_0|wait_rise, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_write , u0|mm_bridge_0|wr_reg_write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_write~0 , u0|mm_bridge_0|wr_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_write~DUPLICATE , u0|mm_bridge_0|cmd_write~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[4] , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|last_channel[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src4_valid~0 , u0|mm_interconnect_2|cmd_demux|src4_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|src_valid~1 , u0|mm_interconnect_2|cmd_mux_004|src_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_2|dipsw_pio_s1_translator|wait_latency_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_2|dipsw_pio_s1_translator|av_waitrequest_generated~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_2|dipsw_pio_s1_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem[0][87] , u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo|mem[0][87], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_004|src0_valid~0 , u0|mm_interconnect_2|rsp_demux_004|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|WideOr1~0 , u0|mm_interconnect_2|rsp_mux|WideOr1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux|WideOr1 , u0|mm_interconnect_2|rsp_mux|WideOr1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|rsp_readdatavalid , u0|mm_bridge_0|rsp_readdatavalid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_full~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_full~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_full~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|next_full~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|full , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|write , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[99] , u0|mm_interconnect_1|cmd_mux|src_data[99], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][99]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][99]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][99]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][99]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][99]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][99]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][99] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][99], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~20 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][99]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][99]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][99] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][99], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][99] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][99], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][99] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][99], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][99] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][99], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[98] , u0|mm_interconnect_1|cmd_mux|src_data[98], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][98]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][98]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][98]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][98]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][98]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][98]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][98] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][98], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~19 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][98]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][98]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][98] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][98], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][98] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][98], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][98] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][98], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][98] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][98], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[97] , u0|mm_interconnect_1|cmd_mux|src_data[97], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][97]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][97]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][97]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][97]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][97]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][97]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][97] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][97], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~18 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][97]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][97]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][97] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][97], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][97] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][97], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][97] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][97], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][97] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][97], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[96] , u0|mm_interconnect_1|cmd_mux|src_data[96], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][96]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][96]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][96]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][96]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][96]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][96]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][96] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][96], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~17 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][96] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][96], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][96] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][96], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][96], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][96] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][96], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[95] , u0|mm_interconnect_1|cmd_mux|src_data[95], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][95]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][95]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][95]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][95]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][95]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][95]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][95] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][95], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~16 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][95] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][95], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][95] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][95], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][95] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][95], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][95] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][95], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[94] , u0|mm_interconnect_1|cmd_mux|src_data[94], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][94]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][94]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][94]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][94]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][94]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][94]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][94] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][94], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~15 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][94]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][94]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][94] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][94], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][94] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][94], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][94], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][94] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][94], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[93] , u0|mm_interconnect_1|cmd_mux|src_data[93], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][93]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][93]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][93]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][93]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][93]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][93]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][93] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][93], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~14 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][93]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][93]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][93] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][93], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][93] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][93], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][93] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][93], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][93] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][93], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[92] , u0|mm_interconnect_1|cmd_mux|src_data[92], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][92]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][92]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][92]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][92]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][92]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][92]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][92] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][92], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~13 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][92]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][92]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][92] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][92], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][92] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][92], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][92] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][92], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][92] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][92], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[91] , u0|mm_interconnect_1|cmd_mux|src_data[91], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][91]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][91]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][91]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][91]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][91]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][91]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][91] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][91], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~12 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][91]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][91]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][91] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][91], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][91] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][91], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][91], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][91], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[90] , u0|mm_interconnect_1|cmd_mux|src_data[90], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][90]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][90]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][90]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][90]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][90]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][90]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][90] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][90], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~11 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][90]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][90]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][90] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][90], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][90] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][90], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][90], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][90], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[89] , u0|mm_interconnect_1|cmd_mux|src_data[89], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][89]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][89]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][89]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][89]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][89]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][89]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][89] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][89], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~10 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][89] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][89], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][89] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][89], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][89] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][89], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][89] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][89], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[88] , u0|mm_interconnect_1|cmd_mux|src_data[88], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][88]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][88]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][88]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][88]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][88]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][88]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][88] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][88], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~9 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][88] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][88], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][88] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][88], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][88] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][88], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][88] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][88], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[33] , u0|mm_interconnect_1|cmd_mux|src_data[33], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[35] , u0|mm_interconnect_1|cmd_mux|src_data[35], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[32] , u0|mm_interconnect_1|cmd_mux|src_data[32], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[34] , u0|mm_interconnect_1|cmd_mux|src_data[34], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|always6~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|comb~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|comb~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|sink_ready~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|sink_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always3~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|always3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][59] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][59] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][59] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][59] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][59], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src1_valid~0 , u0|mm_interconnect_1|rsp_demux|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_data[79] , u0|mm_interconnect_1|cmd_mux|src_data[79], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|WideOr0~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|WideOr0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|write~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][69]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][69]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][69]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][69] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~4 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][69]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][69]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][69] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][69] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][69] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][69]~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][69]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~3 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][66] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~7 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][66]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][66] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][66] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][66] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][66] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][66], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_busy , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_busy, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~2 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][67]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][67]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][67] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~6 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][67]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][67]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][67] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][67] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][67]~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][67]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~4 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][65]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][65]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][65]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][65] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~8 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][65]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][65]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][65] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][65] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][65]~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][65]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|source0_data~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][68]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][68]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][68]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][68]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][68] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~5 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][68] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][68] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][68] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][68] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][68], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add1~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][67], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][65], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add1~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~5 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[2] , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~2 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[5] , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[6] , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~6 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[7] , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~3 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~4 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[3] , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~2 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|Add0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~3 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[4] , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_byte_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~2 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_busy~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|burst_uncompress_busy~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|last_packet_beat~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][113]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][113]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][113]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][113]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][113]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][113]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][113] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~3 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][113]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][113]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][113] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][113] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][113] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][113] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][113], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][69] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][69], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|source_endofpacket , u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor|source_endofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~7 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~48 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~3 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[10]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[10]~feeder , u0|mm_bridge_0|wr_reg_address[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[10] , u0|mm_bridge_0|wr_reg_address[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[10]~feeder , u0|mm_bridge_0|cmd_address[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[10] , u0|mm_bridge_0|cmd_address[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[9] , u0|mm_bridge_0|wr_reg_address[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[9]~feeder , u0|mm_bridge_0|cmd_address[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[9] , u0|mm_bridge_0|cmd_address[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[15] , u0|mm_bridge_0|wr_reg_address[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[15]~feeder , u0|mm_bridge_0|cmd_address[15]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[15] , u0|mm_bridge_0|cmd_address[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[11]~feeder , u0|mm_bridge_0|wr_reg_address[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[11] , u0|mm_bridge_0|wr_reg_address[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[11]~feeder , u0|mm_bridge_0|cmd_address[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[11] , u0|mm_bridge_0|cmd_address[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[8] , u0|mm_bridge_0|wr_reg_address[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[8]~feeder , u0|mm_bridge_0|cmd_address[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[8] , u0|mm_bridge_0|cmd_address[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal6~0 , u0|mm_interconnect_2|router|Equal6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal6~2 , u0|mm_interconnect_2|router|Equal6~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|Equal0~1 , u0|mm_interconnect_2|router|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router|src_data[91]~1 , u0|mm_interconnect_2|router|src_data[91]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|Equal0~0 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|mm_bridge_0_m0_limiter|suppress_change_dest_id~1 , u0|mm_interconnect_2|mm_bridge_0_m0_limiter|suppress_change_dest_id~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|use_reg~0 , u0|mm_bridge_0|use_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|use_reg , u0|mm_bridge_0|use_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|m0_read~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|m0_read~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_read , u0|mm_bridge_0|wr_reg_read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_read~0 , u0|mm_bridge_0|wr_read~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_read~DUPLICATE , u0|mm_bridge_0|cmd_read~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_waitrequest~0 , u0|mm_bridge_0|cmd_waitrequest~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_waitrequest~1 , u0|mm_bridge_0|cmd_waitrequest~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_waitrequest , u0|mm_bridge_0|wr_reg_waitrequest, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|write~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|write~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem_used[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~4 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]~feeder , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~3 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]~DUPLICATE , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~2 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~3 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~2 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~1 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add7~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][57]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][57]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][57]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][60] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[4][60], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][57]~feeder , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][57]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][57] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[3][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][57] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[2][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][57] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[1][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo|mem[0][57], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|rsp_demux|src0_valid~0 , u0|mm_interconnect_1|rsp_demux|src0_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~2 , u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|WideOr1 , u0|mm_interconnect_1|cmd_mux|WideOr1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~0 , u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_1|cmd_mux|packet_in_progress~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|packet_in_progress , u0|mm_interconnect_1|cmd_mux|packet_in_progress, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~1 , u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_1|cmd_mux|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|grant[1]~0 , u0|mm_interconnect_1|cmd_mux|arb|grant[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|saved_grant[1] , u0|mm_interconnect_1|cmd_mux|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_payload[0] , u0|mm_interconnect_1|cmd_mux|src_payload[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|update_grant~0 , u0|mm_interconnect_1|cmd_mux|update_grant~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|saved_grant[0] , u0|mm_interconnect_1|cmd_mux|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|src_valid~0 , u0|mm_interconnect_1|cmd_mux|src_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|cp_ready~0 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|cp_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_agent|cp_ready~1 , u0|mm_interconnect_1|mm_bridge_0_s0_agent|cp_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|awready~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|awready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|arb|grant[0]~1 , u0|mm_interconnect_1|cmd_mux|arb|grant[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|saved_grant[0]~DUPLICATE , u0|mm_interconnect_1|cmd_mux|saved_grant[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~9 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add2~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|Add2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|cmd_mux|sink1_ready , u0|mm_interconnect_1|cmd_mux|sink1_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable~0 , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable , u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|sop_enable, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~5 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~60 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~0 , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[12]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] , u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[12]~feeder , u0|mm_bridge_0|wr_reg_address[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|wr_reg_address[12] , u0|mm_bridge_0|wr_reg_address[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[12]~feeder , u0|mm_bridge_0|cmd_address[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_bridge_0|cmd_address[12] , u0|mm_bridge_0|cmd_address[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux|src4_valid~1 , u0|mm_interconnect_2|cmd_demux|src4_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|arb|grant[0]~0 , u0|mm_interconnect_2|cmd_mux_004|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|saved_grant[0] , u0|mm_interconnect_2|cmd_mux_004|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_004|src_data[39] , u0|mm_interconnect_2|cmd_mux_004|src_data[39], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|read_mux_out[1]~1 , u0|dipsw_pio|read_mux_out[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|dipsw_pio|readdata[1] , u0|dipsw_pio|readdata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|dipsw_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_2|dipsw_pio_s1_translator|av_readdata_pre[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_005|src1_valid~0 , u0|mm_interconnect_2|rsp_demux_005|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_004|src1_valid~0 , u0|mm_interconnect_2|rsp_demux_004|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux|src1_valid~0 , u0|mm_interconnect_2|rsp_demux|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_001|src1_valid~0 , u0|mm_interconnect_2|rsp_demux_001|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~1 , u0|fpga_only_master|transacto|p2m|Selector79~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_002|src1_valid~0 , u0|mm_interconnect_2|rsp_demux_002|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_003|src1_valid~0 , u0|mm_interconnect_2|rsp_demux_003|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~2 , u0|fpga_only_master|transacto|p2m|Selector79~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~3 , u0|fpga_only_master|transacto|p2m|Selector79~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~0 , u0|fpga_only_master|transacto|p2m|Selector79~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~0 , u0|fpga_only_master|transacto|p2m|Selector75~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~6 , u0|mm_interconnect_2|rsp_mux_001|src_payload~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~52 , u0|fpga_only_master|transacto|p2m|state~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector19~1 , u0|fpga_only_master|transacto|p2m|Selector19~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~78 , u0|fpga_only_master|transacto|p2m|state~78, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_DATA_WAIT , u0|fpga_only_master|transacto|p2m|state.READ_DATA_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data~0 , u0|fpga_only_master|transacto|p2m|out_data~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[9] , u0|fpga_only_master|transacto|p2m|read_data_buffer[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~5 , u0|mm_interconnect_2|rsp_mux_001|src_payload~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[17] , u0|fpga_only_master|transacto|p2m|read_data_buffer[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~1 , u0|mm_interconnect_2|rsp_mux_001|src_payload~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~4 , u0|mm_interconnect_2|rsp_mux_001|src_payload~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[1] , u0|fpga_only_master|transacto|p2m|read_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~5 , u0|fpga_only_master|transacto|p2m|Selector79~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[4] , u0|fpga_only_master|transacto|p2m|command[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~1 , u0|fpga_only_master|transacto|p2m|Add3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~1 , u0|fpga_only_master|transacto|p2m|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector37~0 , u0|fpga_only_master|transacto|p2m|Selector37~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[5]~0 , u0|fpga_only_master|transacto|p2m|counter[5]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[0]~DUPLICATE , u0|fpga_only_master|transacto|p2m|counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~5 , u0|fpga_only_master|transacto|p2m|Add3~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~5 , u0|fpga_only_master|transacto|p2m|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector36~0 , u0|fpga_only_master|transacto|p2m|Selector36~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[1] , u0|fpga_only_master|transacto|p2m|counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~13 , u0|fpga_only_master|transacto|p2m|Add3~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[2] , u0|fpga_only_master|transacto|p2m|counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~13 , u0|fpga_only_master|transacto|p2m|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector35~0 , u0|fpga_only_master|transacto|p2m|Selector35~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[2]~DUPLICATE , u0|fpga_only_master|transacto|p2m|counter[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~9 , u0|fpga_only_master|transacto|p2m|Add3~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~9 , u0|fpga_only_master|transacto|p2m|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector34~0 , u0|fpga_only_master|transacto|p2m|Selector34~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[3] , u0|fpga_only_master|transacto|p2m|counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~41 , u0|fpga_only_master|transacto|p2m|Add3~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~41 , u0|fpga_only_master|transacto|p2m|Add0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector33~0 , u0|fpga_only_master|transacto|p2m|Selector33~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[4] , u0|fpga_only_master|transacto|p2m|counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~45 , u0|fpga_only_master|transacto|p2m|Add3~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~45 , u0|fpga_only_master|transacto|p2m|Add0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector32~0 , u0|fpga_only_master|transacto|p2m|Selector32~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[5] , u0|fpga_only_master|transacto|p2m|counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~49 , u0|fpga_only_master|transacto|p2m|Add3~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~49 , u0|fpga_only_master|transacto|p2m|Add0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector31~0 , u0|fpga_only_master|transacto|p2m|Selector31~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[6] , u0|fpga_only_master|transacto|p2m|counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~53 , u0|fpga_only_master|transacto|p2m|Add3~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~53 , u0|fpga_only_master|transacto|p2m|Add0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector30~0 , u0|fpga_only_master|transacto|p2m|Selector30~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[7] , u0|fpga_only_master|transacto|p2m|counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~61 , u0|fpga_only_master|transacto|p2m|Add3~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~61 , u0|fpga_only_master|transacto|p2m|Add0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector29~0 , u0|fpga_only_master|transacto|p2m|Selector29~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[13]~1 , u0|fpga_only_master|transacto|p2m|counter[13]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[8]~DUPLICATE , u0|fpga_only_master|transacto|p2m|counter[8]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~57 , u0|fpga_only_master|transacto|p2m|Add0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector28~0 , u0|fpga_only_master|transacto|p2m|Selector28~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[9]~DUPLICATE , u0|fpga_only_master|transacto|p2m|counter[9]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~57 , u0|fpga_only_master|transacto|p2m|Add3~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[9] , u0|fpga_only_master|transacto|p2m|counter[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[1] , u0|fpga_only_master|transacto|p2m|command[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[0]~1 , u0|fpga_only_master|transacto|p2m|out_data[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~4 , u0|fpga_only_master|transacto|p2m|Selector79~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector79~6 , u0|fpga_only_master|transacto|p2m|Selector79~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~7 , u0|fpga_only_master|transacto|p2m|Selector73~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[0]~2 , u0|fpga_only_master|transacto|p2m|out_data[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[0]~3 , u0|fpga_only_master|transacto|p2m|out_data[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[1]~DUPLICATE , u0|fpga_only_master|transacto|p2m|out_data[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~17 , u0|fpga_only_master|transacto|p2m|Add3~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~17 , u0|fpga_only_master|transacto|p2m|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector27~0 , u0|fpga_only_master|transacto|p2m|Selector27~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[10] , u0|fpga_only_master|transacto|p2m|counter[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal10~2 , u0|fpga_only_master|transacto|p2m|Equal10~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~21 , u0|fpga_only_master|transacto|p2m|Add3~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~21 , u0|fpga_only_master|transacto|p2m|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector26~0 , u0|fpga_only_master|transacto|p2m|Selector26~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[11] , u0|fpga_only_master|transacto|p2m|counter[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~25 , u0|fpga_only_master|transacto|p2m|Add3~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~25 , u0|fpga_only_master|transacto|p2m|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector25~0 , u0|fpga_only_master|transacto|p2m|Selector25~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[12] , u0|fpga_only_master|transacto|p2m|counter[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~29 , u0|fpga_only_master|transacto|p2m|Add3~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~29 , u0|fpga_only_master|transacto|p2m|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector24~0 , u0|fpga_only_master|transacto|p2m|Selector24~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[13] , u0|fpga_only_master|transacto|p2m|counter[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~37 , u0|fpga_only_master|transacto|p2m|Add3~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~37 , u0|fpga_only_master|transacto|p2m|Add0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector23~0 , u0|fpga_only_master|transacto|p2m|Selector23~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[14] , u0|fpga_only_master|transacto|p2m|counter[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add3~33 , u0|fpga_only_master|transacto|p2m|Add3~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add0~33 , u0|fpga_only_master|transacto|p2m|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector22~0 , u0|fpga_only_master|transacto|p2m|Selector22~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[15] , u0|fpga_only_master|transacto|p2m|counter[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal10~1 , u0|fpga_only_master|transacto|p2m|Equal10~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal10~0 , u0|fpga_only_master|transacto|p2m|Equal10~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal10~3 , u0|fpga_only_master|transacto|p2m|Equal10~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector82~0 , u0|fpga_only_master|transacto|p2m|Selector82~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_endofpacket , u0|fpga_only_master|transacto|p2m|out_endofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~6 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector38~0 , u0|fpga_only_master|transacto|p2m|Selector38~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|first_trans , u0|fpga_only_master|transacto|p2m|first_trans, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector72~0 , u0|fpga_only_master|transacto|p2m|Selector72~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector72~1 , u0|fpga_only_master|transacto|p2m|Selector72~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_startofpacket~DUPLICATE , u0|fpga_only_master|transacto|p2m|out_startofpacket~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_eop~0 , u0|fpga_only_master|p2b|sent_eop~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_eop , u0|fpga_only_master|p2b|sent_eop, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_startofpacket , u0|fpga_only_master|transacto|p2m|out_startofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_sop , u0|fpga_only_master|p2b|sent_sop, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_sop~0 , u0|fpga_only_master|p2b|sent_sop~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_sop~DUPLICATE , u0|fpga_only_master|p2b|sent_sop~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data~0 , u0|fpga_only_master|p2b|out_data~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_channel_char~0 , u0|fpga_only_master|p2b|sent_channel_char~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_channel_char , u0|fpga_only_master|p2b|sent_channel_char, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_channel~0 , u0|fpga_only_master|p2b|sent_channel~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_channel , u0|fpga_only_master|p2b|sent_channel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|stored_channel[2]~feeder , u0|fpga_only_master|p2b|stored_channel[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|stored_channel[2] , u0|fpga_only_master|p2b|stored_channel[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|always0~0 , u0|fpga_only_master|p2b|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[8] , u0|fpga_only_master|transacto|p2m|counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[0] , u0|fpga_only_master|transacto|p2m|command[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|counter[0] , u0|fpga_only_master|transacto|p2m|counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~4 , u0|fpga_only_master|transacto|p2m|Selector80~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~1 , u0|fpga_only_master|transacto|p2m|Selector80~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~2 , u0|fpga_only_master|transacto|p2m|Selector80~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~3 , u0|fpga_only_master|transacto|p2m|Selector80~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~8 , u0|mm_interconnect_2|rsp_mux_001|src_payload~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~23 , u0|mm_interconnect_2|rsp_mux_001|src_payload~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[0] , u0|fpga_only_master|transacto|p2m|read_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~25 , u0|mm_interconnect_2|rsp_mux_001|src_payload~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[8] , u0|fpga_only_master|transacto|p2m|read_data_buffer[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~24 , u0|mm_interconnect_2|rsp_mux_001|src_payload~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[16] , u0|fpga_only_master|transacto|p2m|read_data_buffer[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~5 , u0|fpga_only_master|transacto|p2m|Selector80~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~0 , u0|fpga_only_master|transacto|p2m|Selector80~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector80~6 , u0|fpga_only_master|transacto|p2m|Selector80~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[0] , u0|fpga_only_master|transacto|p2m|out_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data~1 , u0|fpga_only_master|p2b|out_data~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data~2 , u0|fpga_only_master|p2b|out_data~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[0] , u0|fpga_only_master|p2b|out_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.0000 , u0|fpga_only_master|transacto|p2m|state.0000, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector6~0 , u0|fpga_only_master|transacto|p2m|Selector6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~68 , u0|fpga_only_master|transacto|p2m|state~68, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.0000~DUPLICATE , u0|fpga_only_master|transacto|p2m|state.0000~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector0~1 , u0|fpga_only_master|transacto|p2m|Selector0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector0~2 , u0|fpga_only_master|transacto|p2m|Selector0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector0~3 , u0|fpga_only_master|transacto|p2m|Selector0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_valid , u0|fpga_only_master|transacto|p2m|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_valid~0 , u0|fpga_only_master|p2b|out_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_valid , u0|fpga_only_master|p2b|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data~4 , u0|fpga_only_master|p2b|out_data~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[1] , u0|fpga_only_master|p2b|out_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[2]~DUPLICATE , u0|fpga_only_master|transacto|p2m|out_data[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data~3 , u0|fpga_only_master|p2b|out_data~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[2] , u0|fpga_only_master|p2b|out_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_taken , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_taken, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|in_ready~0 , u0|fpga_only_master|p2b|in_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_sop~1 , u0|fpga_only_master|p2b|sent_sop~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_eop~1 , u0|fpga_only_master|p2b|sent_eop~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_esc~0 , u0|fpga_only_master|p2b|sent_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|sent_esc , u0|fpga_only_master|p2b|sent_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~22 , u0|mm_interconnect_2|rsp_mux_001|src_payload~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[11] , u0|fpga_only_master|transacto|p2m|read_data_buffer[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~20 , u0|mm_interconnect_2|rsp_mux_001|src_payload~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[3] , u0|fpga_only_master|transacto|p2m|read_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[27]~DUPLICATE , u0|ilc|avmm_rddata[27]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~21 , u0|mm_interconnect_2|rsp_mux_001|src_payload~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[19] , u0|fpga_only_master|transacto|p2m|read_data_buffer[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~3 , u0|fpga_only_master|transacto|p2m|Selector77~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~0 , u0|fpga_only_master|transacto|p2m|Selector77~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~1 , u0|fpga_only_master|transacto|p2m|Selector77~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[3] , u0|fpga_only_master|transacto|p2m|command[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~2 , u0|fpga_only_master|transacto|p2m|Selector77~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector77~4 , u0|fpga_only_master|transacto|p2m|Selector77~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[3] , u0|fpga_only_master|transacto|p2m|out_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~0 , u0|fpga_only_master|transacto|p2m|Selector74~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[6] , u0|fpga_only_master|transacto|p2m|command[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~1 , u0|fpga_only_master|transacto|p2m|Selector74~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~11 , u0|mm_interconnect_2|rsp_mux_001|src_payload~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[6] , u0|fpga_only_master|transacto|p2m|read_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~13 , u0|mm_interconnect_2|rsp_mux_001|src_payload~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[14] , u0|fpga_only_master|transacto|p2m|read_data_buffer[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~12 , u0|mm_interconnect_2|rsp_mux_001|src_payload~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[22] , u0|fpga_only_master|transacto|p2m|read_data_buffer[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~2 , u0|fpga_only_master|transacto|p2m|Selector74~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector74~3 , u0|fpga_only_master|transacto|p2m|Selector74~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[6] , u0|fpga_only_master|transacto|p2m|out_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~16 , u0|mm_interconnect_2|rsp_mux_001|src_payload~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[13] , u0|fpga_only_master|transacto|p2m|read_data_buffer[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~14 , u0|mm_interconnect_2|rsp_mux_001|src_payload~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[5] , u0|fpga_only_master|transacto|p2m|read_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~15 , u0|mm_interconnect_2|rsp_mux_001|src_payload~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[21] , u0|fpga_only_master|transacto|p2m|read_data_buffer[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~1 , u0|fpga_only_master|transacto|p2m|Selector75~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[5] , u0|fpga_only_master|transacto|p2m|command[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~4 , u0|fpga_only_master|transacto|p2m|Selector75~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~2 , u0|fpga_only_master|transacto|p2m|Selector75~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~3 , u0|fpga_only_master|transacto|p2m|Selector75~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector75~5 , u0|fpga_only_master|transacto|p2m|Selector75~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[5] , u0|fpga_only_master|transacto|p2m|out_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~1 , u0|fpga_only_master|transacto|p2m|Selector73~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~2 , u0|fpga_only_master|transacto|p2m|Selector73~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~9 , u0|mm_interconnect_2|rsp_mux_001|src_payload~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[15] , u0|fpga_only_master|transacto|p2m|read_data_buffer[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~7 , u0|mm_interconnect_2|rsp_mux_001|src_payload~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[7] , u0|fpga_only_master|transacto|p2m|read_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|ilc|avmm_rddata[31] , u0|ilc|avmm_rddata[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~10 , u0|mm_interconnect_2|rsp_mux_001|src_payload~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[23] , u0|fpga_only_master|transacto|p2m|read_data_buffer[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Mux8~0 , u0|fpga_only_master|transacto|p2m|Mux8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~3 , u0|fpga_only_master|transacto|p2m|Selector73~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~4 , u0|fpga_only_master|transacto|p2m|Selector73~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~5 , u0|fpga_only_master|transacto|p2m|Selector73~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector73~6 , u0|fpga_only_master|transacto|p2m|Selector73~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[7] , u0|fpga_only_master|transacto|p2m|out_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~1 , u0|fpga_only_master|transacto|p2m|Selector76~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~2 , u0|fpga_only_master|transacto|p2m|Selector76~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~19 , u0|mm_interconnect_2|rsp_mux_001|src_payload~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[12] , u0|fpga_only_master|transacto|p2m|read_data_buffer[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~18 , u0|mm_interconnect_2|rsp_mux_001|src_payload~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[20] , u0|fpga_only_master|transacto|p2m|read_data_buffer[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~17 , u0|mm_interconnect_2|rsp_mux_001|src_payload~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[4] , u0|fpga_only_master|transacto|p2m|read_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~0 , u0|fpga_only_master|transacto|p2m|Selector76~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~3 , u0|fpga_only_master|transacto|p2m|Selector76~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector76~4 , u0|fpga_only_master|transacto|p2m|Selector76~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[4] , u0|fpga_only_master|transacto|p2m|out_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|always0~1 , u0|fpga_only_master|p2b|always0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|in_ready , u0|fpga_only_master|p2b|in_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[4]~0 , u0|fpga_only_master|transacto|p2m|address[4]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[4]~2 , u0|fpga_only_master|transacto|p2m|address[4]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[2] , u0|fpga_only_master|transacto|p2m|address[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector68~0 , u0|fpga_only_master|transacto|p2m|Selector68~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[3] , u0|fpga_only_master|transacto|p2m|address[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|always1~1 , u0|mm_interconnect_2|router_001|always1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal5~0 , u0|mm_interconnect_2|router_001|Equal5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|src_data[91]~0 , u0|mm_interconnect_2|router_001|src_data[91]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|last_dest_id[1] , u0|mm_interconnect_2|fpga_only_master_master_limiter|last_dest_id[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|src_data[90]~1 , u0|mm_interconnect_2|router_001|src_data[90]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|last_dest_id[0] , u0|mm_interconnect_2|fpga_only_master_master_limiter|last_dest_id[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|src_channel~1 , u0|mm_interconnect_2|router_001|src_channel~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|last_dest_id[2] , u0|mm_interconnect_2|fpga_only_master_master_limiter|last_dest_id[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|Equal0~0 , u0|mm_interconnect_2|fpga_only_master_master_limiter|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|save_dest_id~0 , u0|mm_interconnect_2|fpga_only_master_master_limiter|save_dest_id~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[2] , u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|src2_valid~0 , u0|mm_interconnect_2|cmd_demux_001|src2_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|arb|grant[1]~1 , u0|mm_interconnect_2|cmd_mux_002|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_2|cmd_mux_002|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|sink_ready~4 , u0|mm_interconnect_2|cmd_demux_001|sink_ready~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|sink_ready~5 , u0|mm_interconnect_2|cmd_demux_001|sink_ready~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|WideOr0~0 , u0|mm_interconnect_2|cmd_demux_001|WideOr0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|WideOr0~1 , u0|mm_interconnect_2|cmd_demux_001|WideOr0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|sink_ready~1 , u0|mm_interconnect_2|cmd_demux_001|sink_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|sink_ready~3 , u0|mm_interconnect_2|cmd_demux_001|sink_ready~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|sink_ready~2 , u0|mm_interconnect_2|cmd_demux_001|sink_ready~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|WideOr0 , u0|mm_interconnect_2|cmd_demux_001|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|response_sink_accepted~0 , u0|mm_interconnect_2|fpga_only_master_master_limiter|response_sink_accepted~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|response_sink_accepted~1 , u0|mm_interconnect_2|fpga_only_master_master_limiter|response_sink_accepted~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|response_sink_accepted~2 , u0|mm_interconnect_2|fpga_only_master_master_limiter|response_sink_accepted~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|response_sink_accepted~3 , u0|mm_interconnect_2|fpga_only_master_master_limiter|response_sink_accepted~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|pending_response_count[0]~0 , u0|mm_interconnect_2|fpga_only_master_master_limiter|pending_response_count[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|pending_response_count[0] , u0|mm_interconnect_2|fpga_only_master_master_limiter|pending_response_count[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|has_pending_responses~0 , u0|mm_interconnect_2|fpga_only_master_master_limiter|has_pending_responses~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|has_pending_responses~DUPLICATE , u0|mm_interconnect_2|fpga_only_master_master_limiter|has_pending_responses~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[5] , u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|src5_valid~0 , u0|mm_interconnect_2|cmd_demux_001|src5_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|arb|top_priority_reg[0]~2 , u0|mm_interconnect_2|cmd_mux_005|arb|top_priority_reg[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|av_waitrequest_generated~1 , u0|mm_interconnect_2|button_pio_s1_translator|av_waitrequest_generated~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|arb|top_priority_reg[0]~0 , u0|mm_interconnect_2|cmd_mux_005|arb|top_priority_reg[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|arb|top_priority_reg[0]~1 , u0|mm_interconnect_2|cmd_mux_005|arb|top_priority_reg[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|arb|top_priority_reg[0] , u0|mm_interconnect_2|cmd_mux_005|arb|top_priority_reg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|arb|grant[0]~0 , u0|mm_interconnect_2|cmd_mux_005|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|arb|top_priority_reg[1] , u0|mm_interconnect_2|cmd_mux_005|arb|top_priority_reg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|arb|grant[1]~1 , u0|mm_interconnect_2|cmd_mux_005|arb|grant[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_005|saved_grant[1] , u0|mm_interconnect_2|cmd_mux_005|saved_grant[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|av_begintransfer~0 , u0|mm_interconnect_2|button_pio_s1_translator|av_begintransfer~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_2|button_pio_s1_translator|wait_latency_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_2|button_pio_s1_agent|cp_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_2|button_pio_s1_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE , u0|mm_interconnect_2|button_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem_used[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|sink_ready~0 , u0|mm_interconnect_2|cmd_demux_001|sink_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_agent|av_waitrequest~0 , u0|mm_interconnect_2|fpga_only_master_master_agent|av_waitrequest~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_agent|av_waitrequest , u0|mm_interconnect_2|fpga_only_master_master_agent|av_waitrequest, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|command[7] , u0|fpga_only_master|transacto|p2m|command[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal2~0 , u0|fpga_only_master|transacto|p2m|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector14~0 , u0|fpga_only_master|transacto|p2m|Selector14~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector14~2 , u0|fpga_only_master|transacto|p2m|Selector14~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~51 , u0|fpga_only_master|transacto|p2m|state~51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_WRITE_DATA , u0|fpga_only_master|transacto|p2m|state.GET_WRITE_DATA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~40 , u0|fpga_only_master|transacto|p2m|state~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~42 , u0|fpga_only_master|transacto|p2m|state~42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~43 , u0|fpga_only_master|transacto|p2m|state~43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~44 , u0|fpga_only_master|transacto|p2m|state~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~45 , u0|fpga_only_master|transacto|p2m|state~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~71 , u0|fpga_only_master|transacto|p2m|state~71, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_EXTRA , u0|fpga_only_master|transacto|p2m|state.GET_EXTRA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~69 , u0|fpga_only_master|transacto|p2m|state~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~72 , u0|fpga_only_master|transacto|p2m|state~72, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_ADDR1 , u0|fpga_only_master|transacto|p2m|state.GET_ADDR1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~63 , u0|fpga_only_master|transacto|p2m|state~63, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_ADDR2 , u0|fpga_only_master|transacto|p2m|state.GET_ADDR2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~53 , u0|fpga_only_master|transacto|p2m|state~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~62 , u0|fpga_only_master|transacto|p2m|state~62, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.GET_ADDR4 , u0|fpga_only_master|transacto|p2m|state.GET_ADDR4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~25 , u0|fpga_only_master|transacto|p2m|Add2~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector64~0 , u0|fpga_only_master|transacto|p2m|Selector64~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[7]~DUPLICATE , u0|fpga_only_master|transacto|p2m|address[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~17 , u0|fpga_only_master|transacto|p2m|Add2~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[15]~1 , u0|fpga_only_master|transacto|p2m|address[15]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[8] , u0|fpga_only_master|transacto|p2m|address[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~21 , u0|fpga_only_master|transacto|p2m|Add2~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[9] , u0|fpga_only_master|transacto|p2m|address[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~13 , u0|fpga_only_master|transacto|p2m|Add2~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[10] , u0|fpga_only_master|transacto|p2m|address[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~9 , u0|fpga_only_master|transacto|p2m|Add2~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[11] , u0|fpga_only_master|transacto|p2m|address[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~57 , u0|fpga_only_master|transacto|p2m|Add2~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[12] , u0|fpga_only_master|transacto|p2m|address[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~53 , u0|fpga_only_master|transacto|p2m|Add2~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[13] , u0|fpga_only_master|transacto|p2m|address[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~1 , u0|fpga_only_master|transacto|p2m|Add2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[14] , u0|fpga_only_master|transacto|p2m|address[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~5 , u0|fpga_only_master|transacto|p2m|Add2~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[15] , u0|fpga_only_master|transacto|p2m|address[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~41 , u0|fpga_only_master|transacto|p2m|Add2~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[16]~feeder , u0|fpga_only_master|transacto|p2m|address[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[16]~3 , u0|fpga_only_master|transacto|p2m|address[16]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[16] , u0|fpga_only_master|transacto|p2m|address[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Add2~45 , u0|fpga_only_master|transacto|p2m|Add2~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[17]~feeder , u0|fpga_only_master|transacto|p2m|address[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|address[17] , u0|fpga_only_master|transacto|p2m|address[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal0~0 , u0|mm_interconnect_2|router_001|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|router_001|Equal0~2 , u0|mm_interconnect_2|router_001|Equal0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[6] , u0|mm_interconnect_2|fpga_only_master_master_limiter|last_channel[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_demux_001|src6_valid~0 , u0|mm_interconnect_2|cmd_demux_001|src6_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|arb|grant[0]~0 , u0|mm_interconnect_2|cmd_mux_006|arb|grant[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|cmd_mux_006|saved_grant[0] , u0|mm_interconnect_2|cmd_mux_006|saved_grant[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|av_begintransfer~0 , u0|mm_interconnect_2|sensor_pio_s1_translator|av_begintransfer~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_agent|rf_source_valid~0 , u0|mm_interconnect_2|sensor_pio_s1_agent|rf_source_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_2|sensor_pio_s1_translator|read_latency_shift_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|sensor_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE , u0|mm_interconnect_2|sensor_pio_s1_translator|read_latency_shift_reg[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_demux_006|src1_valid~0 , u0|mm_interconnect_2|rsp_demux_006|src1_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|WideOr1~0 , u0|mm_interconnect_2|rsp_mux_001|WideOr1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|WideOr1 , u0|mm_interconnect_2|rsp_mux_001|WideOr1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~46 , u0|fpga_only_master|transacto|p2m|state~46, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~60 , u0|fpga_only_master|transacto|p2m|state~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~55 , u0|fpga_only_master|transacto|p2m|state~55, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~58 , u0|fpga_only_master|transacto|p2m|state~58, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~57 , u0|fpga_only_master|transacto|p2m|state~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~59 , u0|fpga_only_master|transacto|p2m|state~59, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~56 , u0|fpga_only_master|transacto|p2m|state~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~61 , u0|fpga_only_master|transacto|p2m|state~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_SEND_WAIT , u0|fpga_only_master|transacto|p2m|state.READ_SEND_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector20~0 , u0|fpga_only_master|transacto|p2m|Selector20~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_ASSERT , u0|fpga_only_master|transacto|p2m|state.READ_ASSERT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector17~0 , u0|fpga_only_master|transacto|p2m|Selector17~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~66 , u0|fpga_only_master|transacto|p2m|state~66, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_ASSERT~DUPLICATE , u0|fpga_only_master|transacto|p2m|state.READ_ASSERT~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~64 , u0|fpga_only_master|transacto|p2m|state~64, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~65 , u0|fpga_only_master|transacto|p2m|state~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_CMD_WAIT , u0|fpga_only_master|transacto|p2m|state.READ_CMD_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~41 , u0|fpga_only_master|transacto|p2m|state~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~48 , u0|fpga_only_master|transacto|p2m|state~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~49 , u0|fpga_only_master|transacto|p2m|state~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~47 , u0|fpga_only_master|transacto|p2m|state~47, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~50 , u0|fpga_only_master|transacto|p2m|state~50, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.WRITE_WAIT , u0|fpga_only_master|transacto|p2m|state.WRITE_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0~2 , u0|fpga_only_master|transacto|p2m|in_ready_0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0~1 , u0|fpga_only_master|transacto|p2m|in_ready_0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0~3 , u0|fpga_only_master|transacto|p2m|in_ready_0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0~0 , u0|fpga_only_master|transacto|p2m|in_ready_0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0~4 , u0|fpga_only_master|transacto|p2m|in_ready_0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|in_ready_0 , u0|fpga_only_master|transacto|p2m|in_ready_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[0]~0 , u0|fpga_only_master|fifo|mem_rd_ptr[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[0] , u0|fpga_only_master|fifo|rd_ptr[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|Add1~0 , u0|fpga_only_master|fifo|Add1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|mem_rd_ptr[4]~4 , u0|fpga_only_master|fifo|mem_rd_ptr[4]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|rd_ptr[4] , u0|fpga_only_master|fifo|rd_ptr[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid~0 , u0|fpga_only_master|fifo|internal_out_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|Equal0~0 , u0|fpga_only_master|fifo|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid~1 , u0|fpga_only_master|fifo|internal_out_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid~2 , u0|fpga_only_master|fifo|internal_out_valid~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|next_empty~0 , u0|fpga_only_master|fifo|next_empty~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|empty , u0|fpga_only_master|fifo|empty, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid~3 , u0|fpga_only_master|fifo|internal_out_valid~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|internal_out_valid , u0|fpga_only_master|fifo|internal_out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|out_valid , u0|fpga_only_master|fifo|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|read~0 , u0|fpga_only_master|fifo|read~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|next_full~0 , u0|fpga_only_master|fifo|next_full~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|next_full~1 , u0|fpga_only_master|fifo|next_full~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|next_full~2 , u0|fpga_only_master|fifo|next_full~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|next_full~3 , u0|fpga_only_master|fifo|next_full~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|full , u0|fpga_only_master|fifo|full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|fifo|write , u0|fpga_only_master|fifo|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[0]~0 , u0|fpga_only_master|b2p|out_channel[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[3] , u0|fpga_only_master|b2p|out_channel[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[1] , u0|fpga_only_master|b2p|out_channel[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[2]~feeder , u0|fpga_only_master|b2p|out_channel[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[2] , u0|fpga_only_master|b2p|out_channel[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[0] , u0|fpga_only_master|b2p|out_channel[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[7]~feeder , u0|fpga_only_master|b2p|out_channel[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[7] , u0|fpga_only_master|b2p|out_channel[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[6] , u0|fpga_only_master|b2p|out_channel[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[5] , u0|fpga_only_master|b2p|out_channel[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|enable~0 , u0|fpga_only_master|transacto|p2m|enable~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|b2p|out_channel[4] , u0|fpga_only_master|b2p|out_channel[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|enable~1 , u0|fpga_only_master|transacto|p2m|enable~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_startofpacket~0 , u0|fpga_only_master|transacto|p2m|out_startofpacket~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector70~0 , u0|fpga_only_master|transacto|p2m|Selector70~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|current_byte[1] , u0|fpga_only_master|transacto|p2m|current_byte[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Equal6~0 , u0|fpga_only_master|transacto|p2m|Equal6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector20~1 , u0|fpga_only_master|transacto|p2m|Selector20~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state~74 , u0|fpga_only_master|transacto|p2m|state~74, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|state.READ_SEND_ISSUE , u0|fpga_only_master|transacto|p2m|state.READ_SEND_ISSUE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~0 , u0|mm_interconnect_2|rsp_mux_001|src_payload~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[2] , u0|fpga_only_master|transacto|p2m|read_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~3 , u0|mm_interconnect_2|rsp_mux_001|src_payload~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[10] , u0|fpga_only_master|transacto|p2m|read_data_buffer[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_2|rsp_mux_001|src_payload~2 , u0|mm_interconnect_2|rsp_mux_001|src_payload~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|read_data_buffer[18] , u0|fpga_only_master|transacto|p2m|read_data_buffer[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~3 , u0|fpga_only_master|transacto|p2m|Selector78~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~0 , u0|fpga_only_master|transacto|p2m|Selector78~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~1 , u0|fpga_only_master|transacto|p2m|Selector78~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~2 , u0|fpga_only_master|transacto|p2m|Selector78~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|Selector78~4 , u0|fpga_only_master|transacto|p2m|Selector78~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[2] , u0|fpga_only_master|transacto|p2m|out_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[1] , u0|fpga_only_master|transacto|p2m|out_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|always0~2 , u0|fpga_only_master|p2b|always0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data~6 , u0|fpga_only_master|p2b|out_data~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[4] , u0|fpga_only_master|p2b|out_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data~7 , u0|fpga_only_master|p2b|out_data~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[5] , u0|fpga_only_master|p2b|out_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|transacto|p2m|out_data[6]~DUPLICATE , u0|fpga_only_master|transacto|p2m|out_data[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data~9 , u0|fpga_only_master|p2b|out_data~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[6] , u0|fpga_only_master|p2b|out_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data~5 , u0|fpga_only_master|p2b|out_data~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[3] , u0|fpga_only_master|p2b|out_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data~8 , u0|fpga_only_master|p2b|out_data~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|p2b|out_data[7] , u0|fpga_only_master|p2b|out_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~1 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~5 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~4 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~6 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]~DUPLICATE , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~7 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~8 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~9 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~10 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~11 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~12 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~15 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~7 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~18 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~19 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~3 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~16 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~14 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~17 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~24 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~28 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~32 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~36 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~40 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0 , u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_control[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_sdr~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|virtual_state_cdr, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal14~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal16~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|WideOr0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|WideOr0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|offset[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add8~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector42~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector42~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[8]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[7]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal17~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~13 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_PADDED, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_READ_DATA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|padded_bit_counter[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_state.ST_HEADER, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add9~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~10 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~11 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|stored_channel[0]~feeder , u0|f2sdram_only_master|p2b|stored_channel[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|f2sdram_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|f2sdram_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|f2sdram_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|f2sdram_only_master|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal6~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_BYPASS, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[0]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_HEADER_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in_bit_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|bypass_bit_counter[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_state.ST_WRITE_DATA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_bit_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_length[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal11~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal11~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal13~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|write_data_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover_sink_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|received_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_valid_buffer, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|synchronizer|dreg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|edge_detector_register, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser|sync_control_signal~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|out_valid , u0|f2sdram_only_master|fifo|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|internal_out_ready , u0|f2sdram_only_master|fifo|internal_out_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|wr_ptr[0]~0 , u0|f2sdram_only_master|fifo|wr_ptr[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|wr_ptr[0] , u0|f2sdram_only_master|fifo|wr_ptr[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|Add0~4 , u0|f2sdram_only_master|fifo|Add0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|wr_ptr[1] , u0|f2sdram_only_master|fifo|wr_ptr[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|Add0~2 , u0|f2sdram_only_master|fifo|Add0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|wr_ptr[2] , u0|f2sdram_only_master|fifo|wr_ptr[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|Add0~3 , u0|f2sdram_only_master|fifo|Add0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|wr_ptr[3] , u0|f2sdram_only_master|fifo|wr_ptr[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|Add0~1 , u0|f2sdram_only_master|fifo|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|wr_ptr[4] , u0|f2sdram_only_master|fifo|wr_ptr[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|Add0~0 , u0|f2sdram_only_master|fifo|Add0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|wr_ptr[5] , u0|f2sdram_only_master|fifo|wr_ptr[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|rd_ptr[1] , u0|f2sdram_only_master|fifo|rd_ptr[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|mem_rd_ptr[1]~1 , u0|f2sdram_only_master|fifo|mem_rd_ptr[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|rd_ptr[2] , u0|f2sdram_only_master|fifo|rd_ptr[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|mem_rd_ptr[2]~2 , u0|f2sdram_only_master|fifo|mem_rd_ptr[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|rd_ptr[3] , u0|f2sdram_only_master|fifo|rd_ptr[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|mem_rd_ptr[3]~3 , u0|f2sdram_only_master|fifo|mem_rd_ptr[3]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|rd_ptr[5] , u0|f2sdram_only_master|fifo|rd_ptr[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|mem_rd_ptr[5]~5 , u0|f2sdram_only_master|fifo|mem_rd_ptr[5]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover|out_data[5]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|sink_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|mem_rtl_0|auto_generated|ram_block1a0 , u0|f2sdram_only_master|fifo|mem_rtl_0|auto_generated|ram_block1a0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|command[4] , u0|f2sdram_only_master|transacto|p2m|command[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|Equal0~0 , u0|f2sdram_only_master|b2p|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|Equal3~0 , u0|f2sdram_only_master|b2p|Equal3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|always2~0 , u0|f2sdram_only_master|b2p|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|received_esc , u0|f2sdram_only_master|b2p|received_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|received_esc~0 , u0|f2sdram_only_master|b2p|received_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|received_esc~DUPLICATE , u0|f2sdram_only_master|b2p|received_esc~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|received_channel~0 , u0|f2sdram_only_master|b2p|received_channel~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|received_channel , u0|f2sdram_only_master|b2p|received_channel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_channel[0]~0 , u0|f2sdram_only_master|b2p|out_channel[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_channel[6] , u0|f2sdram_only_master|b2p|out_channel[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_channel[4] , u0|f2sdram_only_master|b2p|out_channel[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_channel[0] , u0|f2sdram_only_master|b2p|out_channel[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_data[5]~0 , u0|f2sdram_only_master|b2p|out_data[5]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_channel[5] , u0|f2sdram_only_master|b2p|out_channel[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_channel[7] , u0|f2sdram_only_master|b2p|out_channel[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|enable~0 , u0|f2sdram_only_master|transacto|p2m|enable~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_channel[2] , u0|f2sdram_only_master|b2p|out_channel[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_channel[1] , u0|f2sdram_only_master|b2p|out_channel[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_channel[3] , u0|f2sdram_only_master|b2p|out_channel[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|received_channel~DUPLICATE , u0|f2sdram_only_master|b2p|received_channel~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|always0~0 , u0|f2sdram_only_master|b2p|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|always0~1 , u0|f2sdram_only_master|b2p|always0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|enable , u0|f2sdram_only_master|transacto|p2m|enable, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.READ_ASSERT , u0|f2sdram_only_master|transacto|p2m|state.READ_ASSERT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|command[2] , u0|f2sdram_only_master|transacto|p2m|command[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~113 , u0|f2sdram_only_master|transacto|p2m|Add2~113, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector69~0 , u0|f2sdram_only_master|transacto|p2m|Selector69~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~1 , u0|f2sdram_only_master|transacto|p2m|Add3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|command[4]~DUPLICATE , u0|f2sdram_only_master|transacto|p2m|command[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|command[6] , u0|f2sdram_only_master|transacto|p2m|command[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|command[1] , u0|f2sdram_only_master|transacto|p2m|command[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|command[5] , u0|f2sdram_only_master|transacto|p2m|command[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|command[3] , u0|f2sdram_only_master|transacto|p2m|command[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|command[7] , u0|f2sdram_only_master|transacto|p2m|command[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|command[0] , u0|f2sdram_only_master|transacto|p2m|command[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Equal2~0 , u0|f2sdram_only_master|transacto|p2m|Equal2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector14~0 , u0|f2sdram_only_master|transacto|p2m|Selector14~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector17~0 , u0|f2sdram_only_master|transacto|p2m|Selector17~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector17~1 , u0|f2sdram_only_master|transacto|p2m|Selector17~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|Equal1~0 , u0|f2sdram_only_master|b2p|Equal1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_endofpacket~0 , u0|f2sdram_only_master|b2p|out_endofpacket~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_endofpacket , u0|f2sdram_only_master|b2p|out_endofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector16~0 , u0|f2sdram_only_master|transacto|p2m|Selector16~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector70~0 , u0|f2sdram_only_master|transacto|p2m|Selector70~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector71~0 , u0|f2sdram_only_master|transacto|p2m|Selector71~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector39~0 , u0|f2sdram_only_master|transacto|p2m|Selector39~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|last_trans , u0|f2sdram_only_master|transacto|p2m|last_trans, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|current_byte[1]~1 , u0|f2sdram_only_master|transacto|p2m|current_byte[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector16~1 , u0|f2sdram_only_master|transacto|p2m|Selector16~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~71 , u0|f2sdram_only_master|transacto|p2m|state~71, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.RETURN_PACKET , u0|f2sdram_only_master|transacto|p2m|state.RETURN_PACKET, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~58 , u0|f2sdram_only_master|transacto|p2m|state~58, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~59 , u0|f2sdram_only_master|transacto|p2m|state~59, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~40 , u0|f2sdram_only_master|transacto|p2m|state~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~53 , u0|f2sdram_only_master|transacto|p2m|state~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_startofpacket , u0|f2sdram_only_master|b2p|out_startofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Equal10~0 , u0|f2sdram_only_master|transacto|p2m|Equal10~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector6~2 , u0|f2sdram_only_master|transacto|p2m|Selector6~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~68 , u0|f2sdram_only_master|transacto|p2m|state~68, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.0000 , u0|f2sdram_only_master|transacto|p2m|state.0000, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~54 , u0|f2sdram_only_master|transacto|p2m|state~54, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~60 , u0|f2sdram_only_master|transacto|p2m|state~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.READ_SEND_WAIT , u0|f2sdram_only_master|transacto|p2m|state.READ_SEND_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|WideOr12~0 , u0|f2sdram_only_master|transacto|p2m|WideOr12~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|current_byte[1]~0 , u0|f2sdram_only_master|transacto|p2m|current_byte[1]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|current_byte[1]~2 , u0|f2sdram_only_master|transacto|p2m|current_byte[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|current_byte[0] , u0|f2sdram_only_master|transacto|p2m|current_byte[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector70~1 , u0|f2sdram_only_master|transacto|p2m|Selector70~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|current_byte[1] , u0|f2sdram_only_master|transacto|p2m|current_byte[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Equal8~0 , u0|f2sdram_only_master|transacto|p2m|Equal8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~48 , u0|f2sdram_only_master|transacto|p2m|state~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector14~1 , u0|f2sdram_only_master|transacto|p2m|Selector14~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~51 , u0|f2sdram_only_master|transacto|p2m|state~51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.GET_WRITE_DATA , u0|f2sdram_only_master|transacto|p2m|state.GET_WRITE_DATA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~1 , u0|f2sdram_only_master|transacto|p2m|Add0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector37~0 , u0|f2sdram_only_master|transacto|p2m|Selector37~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[0]~0 , u0|f2sdram_only_master|transacto|p2m|counter[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[0] , u0|f2sdram_only_master|transacto|p2m|counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~61 , u0|f2sdram_only_master|transacto|p2m|Add3~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~61 , u0|f2sdram_only_master|transacto|p2m|Add0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector36~0 , u0|f2sdram_only_master|transacto|p2m|Selector36~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[1] , u0|f2sdram_only_master|transacto|p2m|counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~9 , u0|f2sdram_only_master|transacto|p2m|Add3~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~9 , u0|f2sdram_only_master|transacto|p2m|Add0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector35~0 , u0|f2sdram_only_master|transacto|p2m|Selector35~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[2] , u0|f2sdram_only_master|transacto|p2m|counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~5 , u0|f2sdram_only_master|transacto|p2m|Add3~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~5 , u0|f2sdram_only_master|transacto|p2m|Add0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector34~0 , u0|f2sdram_only_master|transacto|p2m|Selector34~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[3] , u0|f2sdram_only_master|transacto|p2m|counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Equal0~0 , u0|f2sdram_only_master|transacto|p2m|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~37 , u0|f2sdram_only_master|transacto|p2m|Add3~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~37 , u0|f2sdram_only_master|transacto|p2m|Add0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector33~0 , u0|f2sdram_only_master|transacto|p2m|Selector33~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[4] , u0|f2sdram_only_master|transacto|p2m|counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~41 , u0|f2sdram_only_master|transacto|p2m|Add3~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~41 , u0|f2sdram_only_master|transacto|p2m|Add0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector32~0 , u0|f2sdram_only_master|transacto|p2m|Selector32~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[5] , u0|f2sdram_only_master|transacto|p2m|counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~45 , u0|f2sdram_only_master|transacto|p2m|Add3~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~45 , u0|f2sdram_only_master|transacto|p2m|Add0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector31~0 , u0|f2sdram_only_master|transacto|p2m|Selector31~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[6] , u0|f2sdram_only_master|transacto|p2m|counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~49 , u0|f2sdram_only_master|transacto|p2m|Add3~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~49 , u0|f2sdram_only_master|transacto|p2m|Add0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector30~0 , u0|f2sdram_only_master|transacto|p2m|Selector30~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[7] , u0|f2sdram_only_master|transacto|p2m|counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~57 , u0|f2sdram_only_master|transacto|p2m|Add3~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~57 , u0|f2sdram_only_master|transacto|p2m|Add0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector29~0 , u0|f2sdram_only_master|transacto|p2m|Selector29~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[11]~1 , u0|f2sdram_only_master|transacto|p2m|counter[11]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[8] , u0|f2sdram_only_master|transacto|p2m|counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~53 , u0|f2sdram_only_master|transacto|p2m|Add3~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~53 , u0|f2sdram_only_master|transacto|p2m|Add0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector28~0 , u0|f2sdram_only_master|transacto|p2m|Selector28~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[9] , u0|f2sdram_only_master|transacto|p2m|counter[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Equal0~2 , u0|f2sdram_only_master|transacto|p2m|Equal0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~13 , u0|f2sdram_only_master|transacto|p2m|Add3~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~13 , u0|f2sdram_only_master|transacto|p2m|Add0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector27~0 , u0|f2sdram_only_master|transacto|p2m|Selector27~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[10]~DUPLICATE , u0|f2sdram_only_master|transacto|p2m|counter[10]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~17 , u0|f2sdram_only_master|transacto|p2m|Add3~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~17 , u0|f2sdram_only_master|transacto|p2m|Add0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector26~0 , u0|f2sdram_only_master|transacto|p2m|Selector26~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[11] , u0|f2sdram_only_master|transacto|p2m|counter[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~21 , u0|f2sdram_only_master|transacto|p2m|Add3~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~21 , u0|f2sdram_only_master|transacto|p2m|Add0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector25~0 , u0|f2sdram_only_master|transacto|p2m|Selector25~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[12] , u0|f2sdram_only_master|transacto|p2m|counter[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~25 , u0|f2sdram_only_master|transacto|p2m|Add3~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~25 , u0|f2sdram_only_master|transacto|p2m|Add0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector24~0 , u0|f2sdram_only_master|transacto|p2m|Selector24~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[13] , u0|f2sdram_only_master|transacto|p2m|counter[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~33 , u0|f2sdram_only_master|transacto|p2m|Add3~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~33 , u0|f2sdram_only_master|transacto|p2m|Add0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector23~0 , u0|f2sdram_only_master|transacto|p2m|Selector23~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[14] , u0|f2sdram_only_master|transacto|p2m|counter[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add3~29 , u0|f2sdram_only_master|transacto|p2m|Add3~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add0~29 , u0|f2sdram_only_master|transacto|p2m|Add0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector22~0 , u0|f2sdram_only_master|transacto|p2m|Selector22~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[15] , u0|f2sdram_only_master|transacto|p2m|counter[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Equal0~1 , u0|f2sdram_only_master|transacto|p2m|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Equal0~3 , u0|f2sdram_only_master|transacto|p2m|Equal0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[29]~0 , u0|f2sdram_only_master|transacto|p2m|address[29]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[29]~1 , u0|f2sdram_only_master|transacto|p2m|address[29]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[7]~2 , u0|f2sdram_only_master|transacto|p2m|address[7]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[2] , u0|f2sdram_only_master|transacto|p2m|address[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~109 , u0|f2sdram_only_master|transacto|p2m|Add2~109, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector68~0 , u0|f2sdram_only_master|transacto|p2m|Selector68~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[3] , u0|f2sdram_only_master|transacto|p2m|address[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~117 , u0|f2sdram_only_master|transacto|p2m|Add2~117, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector67~0 , u0|f2sdram_only_master|transacto|p2m|Selector67~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[4] , u0|f2sdram_only_master|transacto|p2m|address[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector5~0 , u0|f2sdram_only_master|transacto|p2m|Selector5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable~0 , u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[2]~1 , u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[2]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[1] , u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[0]~feeder , u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[0] , u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector4~0 , u0|f2sdram_only_master|transacto|p2m|Selector4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector4~1 , u0|f2sdram_only_master|transacto|p2m|Selector4~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|byteenable[1] , u0|f2sdram_only_master|transacto|p2m|byteenable[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~1 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][257]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][257]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|write , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent|m0_read , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent|m0_read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector81~0 , u0|f2sdram_only_master|transacto|p2m|Selector81~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|write , u0|f2sdram_only_master|transacto|p2m|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent|m0_write~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent|m0_write~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~1 , u0|f2sdram_only_master|transacto|p2m|Add2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector66~0 , u0|f2sdram_only_master|transacto|p2m|Selector66~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[5] , u0|f2sdram_only_master|transacto|p2m|address[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~5 , u0|f2sdram_only_master|transacto|p2m|Add2~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector65~0 , u0|f2sdram_only_master|transacto|p2m|Selector65~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[6] , u0|f2sdram_only_master|transacto|p2m|address[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~9 , u0|f2sdram_only_master|transacto|p2m|Add2~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector64~0 , u0|f2sdram_only_master|transacto|p2m|Selector64~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[7] , u0|f2sdram_only_master|transacto|p2m|address[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~13 , u0|f2sdram_only_master|transacto|p2m|Add2~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[15]~3 , u0|f2sdram_only_master|transacto|p2m|address[15]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[8] , u0|f2sdram_only_master|transacto|p2m|address[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~17 , u0|f2sdram_only_master|transacto|p2m|Add2~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[9] , u0|f2sdram_only_master|transacto|p2m|address[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~21 , u0|f2sdram_only_master|transacto|p2m|Add2~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[10] , u0|f2sdram_only_master|transacto|p2m|address[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~25 , u0|f2sdram_only_master|transacto|p2m|Add2~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[11] , u0|f2sdram_only_master|transacto|p2m|address[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~29 , u0|f2sdram_only_master|transacto|p2m|Add2~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[12] , u0|f2sdram_only_master|transacto|p2m|address[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~33 , u0|f2sdram_only_master|transacto|p2m|Add2~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[13] , u0|f2sdram_only_master|transacto|p2m|address[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~37 , u0|f2sdram_only_master|transacto|p2m|Add2~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[14] , u0|f2sdram_only_master|transacto|p2m|address[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~41 , u0|f2sdram_only_master|transacto|p2m|Add2~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[15] , u0|f2sdram_only_master|transacto|p2m|address[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~45 , u0|f2sdram_only_master|transacto|p2m|Add2~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[16]~feeder , u0|f2sdram_only_master|transacto|p2m|address[16]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[16]~4 , u0|f2sdram_only_master|transacto|p2m|address[16]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[16] , u0|f2sdram_only_master|transacto|p2m|address[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~49 , u0|f2sdram_only_master|transacto|p2m|Add2~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[17]~feeder , u0|f2sdram_only_master|transacto|p2m|address[17]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[17] , u0|f2sdram_only_master|transacto|p2m|address[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~53 , u0|f2sdram_only_master|transacto|p2m|Add2~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[18]~feeder , u0|f2sdram_only_master|transacto|p2m|address[18]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[18] , u0|f2sdram_only_master|transacto|p2m|address[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~57 , u0|f2sdram_only_master|transacto|p2m|Add2~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[19]~feeder , u0|f2sdram_only_master|transacto|p2m|address[19]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[19] , u0|f2sdram_only_master|transacto|p2m|address[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~61 , u0|f2sdram_only_master|transacto|p2m|Add2~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[20]~feeder , u0|f2sdram_only_master|transacto|p2m|address[20]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[20] , u0|f2sdram_only_master|transacto|p2m|address[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~65 , u0|f2sdram_only_master|transacto|p2m|Add2~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[21]~feeder , u0|f2sdram_only_master|transacto|p2m|address[21]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[21] , u0|f2sdram_only_master|transacto|p2m|address[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~69 , u0|f2sdram_only_master|transacto|p2m|Add2~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[22]~feeder , u0|f2sdram_only_master|transacto|p2m|address[22]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[22] , u0|f2sdram_only_master|transacto|p2m|address[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~73 , u0|f2sdram_only_master|transacto|p2m|Add2~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[23]~feeder , u0|f2sdram_only_master|transacto|p2m|address[23]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[23] , u0|f2sdram_only_master|transacto|p2m|address[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~77 , u0|f2sdram_only_master|transacto|p2m|Add2~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[29]~5 , u0|f2sdram_only_master|transacto|p2m|address[29]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[24] , u0|f2sdram_only_master|transacto|p2m|address[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~81 , u0|f2sdram_only_master|transacto|p2m|Add2~81, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[25] , u0|f2sdram_only_master|transacto|p2m|address[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~85 , u0|f2sdram_only_master|transacto|p2m|Add2~85, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[26] , u0|f2sdram_only_master|transacto|p2m|address[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~89 , u0|f2sdram_only_master|transacto|p2m|Add2~89, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[27] , u0|f2sdram_only_master|transacto|p2m|address[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~93 , u0|f2sdram_only_master|transacto|p2m|Add2~93, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[28] , u0|f2sdram_only_master|transacto|p2m|address[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~97 , u0|f2sdram_only_master|transacto|p2m|Add2~97, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[29] , u0|f2sdram_only_master|transacto|p2m|address[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~101 , u0|f2sdram_only_master|transacto|p2m|Add2~101, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[30] , u0|f2sdram_only_master|transacto|p2m|address[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Add2~105 , u0|f2sdram_only_master|transacto|p2m|Add2~105, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|address[31] , u0|f2sdram_only_master|transacto|p2m|address[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[7]~0 , u0|f2sdram_only_master|transacto|p2m|writedata[7]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[0] , u0|f2sdram_only_master|transacto|p2m|writedata[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[1] , u0|f2sdram_only_master|transacto|p2m|writedata[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~1 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[2] , u0|f2sdram_only_master|transacto|p2m|writedata[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~2 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[3] , u0|f2sdram_only_master|transacto|p2m|writedata[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~3 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[4] , u0|f2sdram_only_master|transacto|p2m|writedata[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~4 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[5] , u0|f2sdram_only_master|transacto|p2m|writedata[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~5 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[6] , u0|f2sdram_only_master|transacto|p2m|writedata[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~6 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[7]~feeder , u0|f2sdram_only_master|transacto|p2m|writedata[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[7] , u0|f2sdram_only_master|transacto|p2m|writedata[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~7 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[15]~1 , u0|f2sdram_only_master|transacto|p2m|writedata[15]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[8] , u0|f2sdram_only_master|transacto|p2m|writedata[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~8 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[9] , u0|f2sdram_only_master|transacto|p2m|writedata[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~9 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[10] , u0|f2sdram_only_master|transacto|p2m|writedata[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~10 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[11] , u0|f2sdram_only_master|transacto|p2m|writedata[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~11 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[12] , u0|f2sdram_only_master|transacto|p2m|writedata[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~12 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[13] , u0|f2sdram_only_master|transacto|p2m|writedata[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~13 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[14] , u0|f2sdram_only_master|transacto|p2m|writedata[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~14 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[15] , u0|f2sdram_only_master|transacto|p2m|writedata[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~15 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[23]~2 , u0|f2sdram_only_master|transacto|p2m|writedata[23]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[16] , u0|f2sdram_only_master|transacto|p2m|writedata[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~16 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[17] , u0|f2sdram_only_master|transacto|p2m|writedata[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~17 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[18] , u0|f2sdram_only_master|transacto|p2m|writedata[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~18 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[19] , u0|f2sdram_only_master|transacto|p2m|writedata[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~19 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[20] , u0|f2sdram_only_master|transacto|p2m|writedata[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~20 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[21] , u0|f2sdram_only_master|transacto|p2m|writedata[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~21 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[22] , u0|f2sdram_only_master|transacto|p2m|writedata[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~22 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[23] , u0|f2sdram_only_master|transacto|p2m|writedata[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~23 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[31]~3 , u0|f2sdram_only_master|transacto|p2m|writedata[31]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[24] , u0|f2sdram_only_master|transacto|p2m|writedata[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~24 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[25] , u0|f2sdram_only_master|transacto|p2m|writedata[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~25 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[26] , u0|f2sdram_only_master|transacto|p2m|writedata[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~26 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[27] , u0|f2sdram_only_master|transacto|p2m|writedata[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~27 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[28] , u0|f2sdram_only_master|transacto|p2m|writedata[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~28 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[29] , u0|f2sdram_only_master|transacto|p2m|writedata[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~29 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[30] , u0|f2sdram_only_master|transacto|p2m|writedata[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~30 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[31] , u0|f2sdram_only_master|transacto|p2m|writedata[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~31 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~32 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[1]~DUPLICATE , u0|f2sdram_only_master|transacto|p2m|writedata[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~33 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~34 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~35 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~36 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~37 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|writedata[6]~DUPLICATE , u0|f2sdram_only_master|transacto|p2m|writedata[6]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~38 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~38, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~39 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~39, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~40 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~41 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~42 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~43 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~44 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~45 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~46 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~46, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~47 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~47, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~48 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~49 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~50 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~50, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~51 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~52 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~53 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~54 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~54, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~55 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~55, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~56 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~57 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~58 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~58, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~59 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~59, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~60 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~61 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~62 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~62, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~63 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~63, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector5~1 , u0|f2sdram_only_master|transacto|p2m|Selector5~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector5~2 , u0|f2sdram_only_master|transacto|p2m|Selector5~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|byteenable[0] , u0|f2sdram_only_master|transacto|p2m|byteenable[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable~2 , u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[2] , u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector3~0 , u0|f2sdram_only_master|transacto|p2m|Selector3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector3~1 , u0|f2sdram_only_master|transacto|p2m|Selector3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|byteenable[2] , u0|f2sdram_only_master|transacto|p2m|byteenable[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~2 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|byteenable~0 , u0|f2sdram_only_master|transacto|p2m|byteenable~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[3] , u0|f2sdram_only_master|transacto|p2m|unshifted_byteenable[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector2~0 , u0|f2sdram_only_master|transacto|p2m|Selector2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector2~1 , u0|f2sdram_only_master|transacto|p2m|Selector2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|byteenable[3] , u0|f2sdram_only_master|transacto|p2m|byteenable[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~3 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~1 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~2 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~3 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~64 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~64, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~65 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~66 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~66, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~67 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~67, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~68 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~68, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~69 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~70 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~70, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~71 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~71, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~72 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~72, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~73 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~74 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~74, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~75 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~75, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~76 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~76, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~77 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~78 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~78, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~79 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~79, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~80 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~80, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~81 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~81, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~82 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~82, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~83 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~83, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~84 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~84, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~85 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~85, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~86 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~86, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~87 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~87, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~88 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~88, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~89 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~89, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~90 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~90, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~91 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~91, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~92 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~92, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~93 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~93, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~94 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~94, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~95 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~95, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~96 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~96, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~97 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~97, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~98 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~98, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~99 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~99, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~100 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~100, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~101 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~101, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~102 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~102, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~103 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~103, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~104 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~104, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~105 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~105, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~106 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~106, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~107 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~107, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~108 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~108, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~109 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~109, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~110 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~110, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~111 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~111, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~112 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~112, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~113 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~113, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~114 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~114, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~115 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~115, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~116 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~116, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~117 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~117, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~118 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~118, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~119 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~119, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~120 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~120, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~121 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~121, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~122 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~122, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~123 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~123, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~124 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~124, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~125 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~125, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~126 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~126, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~127 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~127, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~4 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~5 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~6 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~7 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~8 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~9 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~10 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~11 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~128 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~128, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~129 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~129, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~130 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~130, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~131 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~131, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~132 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~132, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~133 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~133, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~134 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~134, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~135 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~135, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~136 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~136, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~137 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~137, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~138 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~138, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~139 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~139, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~140 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~140, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~141 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~141, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~142 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~142, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~143 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~143, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~144 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~144, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~145 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~145, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~146 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~146, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~147 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~147, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~148 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~148, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~149 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~149, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~150 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~150, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~151 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~151, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~152 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~152, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~153 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~153, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~154 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~154, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~155 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~155, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~156 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~156, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~157 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~157, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~158 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~158, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~159 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~159, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~160 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~160, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~161 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~161, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~162 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~162, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~163 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~163, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~164 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~164, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~165 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~165, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~166 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~166, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~167 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~167, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~168 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~168, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~169 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~169, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~170 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~170, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~171 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~171, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~172 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~172, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~173 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~173, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~174 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~174, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~175 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~175, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~176 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~176, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~177 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~177, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~178 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~178, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~179 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~179, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~180 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~180, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~181 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~181, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~182 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~182, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~183 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~183, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~184 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~184, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~185 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~185, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~186 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~186, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~187 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~187, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~188 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~188, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~189 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~189, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~190 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~190, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~191 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~191, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~4 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~5 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~6 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~7 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|out_byteen_field~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~12 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~13 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~14 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~15 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~192 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~192, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~193 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~193, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~194 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~194, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~195 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~195, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~196 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~196, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~197 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~197, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~198 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~198, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~199 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~199, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~200 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~200, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~201 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~201, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~202 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~202, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~203 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~203, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~204 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~204, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~205 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~205, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~206 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~206, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~207 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~207, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~208 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~208, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~209 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~209, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~210 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~210, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~211 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~211, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~212 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~212, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~213 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~213, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~214 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~214, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~215 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~215, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~216 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~216, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~217 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~217, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~218 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~218, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~219 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~219, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~220 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~220, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~221 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~221, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~222 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~222, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~223 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft0~223, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~1 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~2 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~3 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~4 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~5 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~6 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~7 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~8 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~9 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~10 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~11 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~12 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~13 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~14 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~15 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~16 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~17 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~18 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~19 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~20 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~21 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~22 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~23 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~24 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~25 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~26 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~27 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~28 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~29 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~30 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~31 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft2~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~16 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~17 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~18 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~19 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~20 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~21 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~22 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~23 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_cmd_width_adapter|ShiftLeft1~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram , u0|hps_0|fpga_interfaces|f2sdram, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14]~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][257] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][257], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~1 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][256]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][256]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][256] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][256], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~0 , u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~18 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][275]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][275]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][275] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][275], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~17 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][273]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][273]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][273] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][273], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][271]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][271]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~15 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][271] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][271], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~16 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][272]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][272]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][272] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][272], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~19 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][274]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][274]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][274] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][274], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~14 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][270]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][270]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][270] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][270], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~3 , u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~12 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][269]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][269]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][269] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][269], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][266]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][266]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~10 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][266] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][266], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][267]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][267]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~11 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][267] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][267], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~8 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][264]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][264]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][264] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][264], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~9 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][265]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][265]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][265] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][265], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~13 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][268]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][268]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][268] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][268], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~2 , u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][276]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][276]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~26 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][276] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][276], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~5 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][261]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][261]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][261] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][261], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~6 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][263]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][263]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][263] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][263], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][262]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][262]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~7 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][262] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][262], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~4 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][260]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][260]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][260] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][260], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][258]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][258]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~2 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][258] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][258], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~3 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][259]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][259]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][259] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][259], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~1 , u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][277]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][277]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~27 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][277] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][277], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~29 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][279]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][279]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][279] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][279], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~30 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][281]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][281]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][281] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][281], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~28 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][278]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][278]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][278] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][278], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][280]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][280]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~31 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][280] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][280], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~5 , u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][285]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][285]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~23 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][285] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][285], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][282]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][282]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~20 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][282] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][282], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][287]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][287]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~24 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][287] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][287], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~22 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][284]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][284]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][284] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][284], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][286]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][286]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~25 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][286] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][286], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][283]~feeder , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][283]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[14][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~21 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[13][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[12][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[11][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[10][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[9][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[8][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[7][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[6][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[5][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[4][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[3][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[2][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][283] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][283], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~4 , u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~6 , u0|mm_interconnect_4|f2sdram_only_master_master_agent|Equal0~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|f2sdram_only_master_master_agent|av_readdatavalid~0 , u0|mm_interconnect_4|f2sdram_only_master_master_agent|av_readdatavalid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector83~0 , u0|f2sdram_only_master|transacto|p2m|Selector83~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read , u0|f2sdram_only_master|transacto|p2m|read, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|intermediate[12]~0 , u0|hps_0|fpga_interfaces|intermediate[12]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|f2sdram_only_master_master_agent|av_waitrequest~0 , u0|mm_interconnect_4|f2sdram_only_master_master_agent|av_waitrequest~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~43 , u0|f2sdram_only_master|transacto|p2m|state~43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~42 , u0|f2sdram_only_master|transacto|p2m|state~42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~44 , u0|f2sdram_only_master|transacto|p2m|state~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~45 , u0|f2sdram_only_master|transacto|p2m|state~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~46 , u0|f2sdram_only_master|transacto|p2m|state~46, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~50 , u0|f2sdram_only_master|transacto|p2m|state~50, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.WRITE_WAIT , u0|f2sdram_only_master|transacto|p2m|state.WRITE_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~41 , u0|f2sdram_only_master|transacto|p2m|state~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~47 , u0|f2sdram_only_master|transacto|p2m|state~47, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~49 , u0|f2sdram_only_master|transacto|p2m|state~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~65 , u0|f2sdram_only_master|transacto|p2m|state~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.GET_EXTRA , u0|f2sdram_only_master|transacto|p2m|state.GET_EXTRA, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~70 , u0|f2sdram_only_master|transacto|p2m|state~70, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.GET_SIZE1 , u0|f2sdram_only_master|transacto|p2m|state.GET_SIZE1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~69 , u0|f2sdram_only_master|transacto|p2m|state~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.GET_SIZE2 , u0|f2sdram_only_master|transacto|p2m|state.GET_SIZE2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~64 , u0|f2sdram_only_master|transacto|p2m|state~64, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.GET_ADDR1 , u0|f2sdram_only_master|transacto|p2m|state.GET_ADDR1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector6~0 , u0|f2sdram_only_master|transacto|p2m|Selector6~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~62 , u0|f2sdram_only_master|transacto|p2m|state~62, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~63 , u0|f2sdram_only_master|transacto|p2m|state~63, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.GET_ADDR2 , u0|f2sdram_only_master|transacto|p2m|state.GET_ADDR2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~61 , u0|f2sdram_only_master|transacto|p2m|state~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.GET_ADDR3 , u0|f2sdram_only_master|transacto|p2m|state.GET_ADDR3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~57 , u0|f2sdram_only_master|transacto|p2m|state~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.GET_ADDR4 , u0|f2sdram_only_master|transacto|p2m|state.GET_ADDR4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|in_ready_0~0 , u0|f2sdram_only_master|transacto|p2m|in_ready_0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|in_ready_0~1 , u0|f2sdram_only_master|transacto|p2m|in_ready_0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|in_ready_0~2 , u0|f2sdram_only_master|transacto|p2m|in_ready_0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|in_ready_0~3 , u0|f2sdram_only_master|transacto|p2m|in_ready_0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|in_ready_0~4 , u0|f2sdram_only_master|transacto|p2m|in_ready_0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|in_ready_0 , u0|f2sdram_only_master|transacto|p2m|in_ready_0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|mem_rd_ptr[0]~0 , u0|f2sdram_only_master|fifo|mem_rd_ptr[0]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|rd_ptr[0] , u0|f2sdram_only_master|fifo|rd_ptr[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|Add1~0 , u0|f2sdram_only_master|fifo|Add1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|mem_rd_ptr[4]~4 , u0|f2sdram_only_master|fifo|mem_rd_ptr[4]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|rd_ptr[4] , u0|f2sdram_only_master|fifo|rd_ptr[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|Equal0~0 , u0|f2sdram_only_master|fifo|Equal0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|internal_out_valid~0 , u0|f2sdram_only_master|fifo|internal_out_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|internal_out_valid~1 , u0|f2sdram_only_master|fifo|internal_out_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|internal_out_valid~2 , u0|f2sdram_only_master|fifo|internal_out_valid~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|next_empty~0 , u0|f2sdram_only_master|fifo|next_empty~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|empty , u0|f2sdram_only_master|fifo|empty, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|internal_out_valid~3 , u0|f2sdram_only_master|fifo|internal_out_valid~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|internal_out_valid , u0|f2sdram_only_master|fifo|internal_out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|read~0 , u0|f2sdram_only_master|fifo|read~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|next_full~0 , u0|f2sdram_only_master|fifo|next_full~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|next_full~1 , u0|f2sdram_only_master|fifo|next_full~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|next_full~2 , u0|f2sdram_only_master|fifo|next_full~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|next_full~3 , u0|f2sdram_only_master|fifo|next_full~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|full , u0|f2sdram_only_master|fifo|full, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|fifo|write , u0|f2sdram_only_master|fifo|write, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|Equal0~1 , u0|f2sdram_only_master|b2p|Equal0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_startofpacket~0 , u0|f2sdram_only_master|b2p|out_startofpacket~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|b2p|out_startofpacket~DUPLICATE , u0|f2sdram_only_master|b2p|out_startofpacket~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|always1~0 , u0|f2sdram_only_master|transacto|p2m|always1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector20~0 , u0|f2sdram_only_master|transacto|p2m|Selector20~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector6~1 , u0|f2sdram_only_master|transacto|p2m|Selector6~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector20~1 , u0|f2sdram_only_master|transacto|p2m|Selector20~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~66 , u0|f2sdram_only_master|transacto|p2m|state~66, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.READ_SEND_ISSUE , u0|f2sdram_only_master|transacto|p2m|state.READ_SEND_ISSUE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[1]~5 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[1]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[1]~4 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[1]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[1]~3 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[1] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[9]~31 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[9]~31, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[9]~33 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[9]~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[9]~32 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[9]~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[9] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[1] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[17]~37 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[17]~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[17]~38 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[17]~38, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[17]~39 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[17]~39, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[17] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[9] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[25]~35 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[25]~35, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[25]~36 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[25]~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[25]~34 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[25]~34, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[25] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[25], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[17] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector79~0 , u0|f2sdram_only_master|transacto|p2m|Selector79~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[1]~1 , u0|f2sdram_only_master|transacto|p2m|out_data[1]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector79~1 , u0|f2sdram_only_master|transacto|p2m|Selector79~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector79~2 , u0|f2sdram_only_master|transacto|p2m|Selector79~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[1]~4 , u0|f2sdram_only_master|transacto|p2m|out_data[1]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[1]~2 , u0|f2sdram_only_master|transacto|p2m|out_data[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[1]~3 , u0|f2sdram_only_master|transacto|p2m|out_data[1]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[1] , u0|f2sdram_only_master|transacto|p2m|out_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal8~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decode_header_1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_bit_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~37, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~7 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~33, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[4]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~12 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~11 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[15]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[9]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Add10~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~13 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[17], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[6]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~8 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|scan_length_byte_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal3~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_all_valid~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[11]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_length[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[8]~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|decoded_read_data_length[8]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~6 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~7 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~8 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|LessThan0~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_out_bit_counter[2]~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector33~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Selector33~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~6 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|read_data_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~6 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[4]~11 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[4]~11, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[4]~9 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[4]~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[4]~10 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[4]~10, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[4] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[20]~57 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[20]~57, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[20]~56 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[20]~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[20]~55 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[20]~55, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[20] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[12] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[12]~49 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[12]~49, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[12]~51 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[12]~51, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[12]~50 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[12]~50, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[12] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[12], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[4] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[28]~53 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[28]~53, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[28]~52 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[28]~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[28]~54 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[28]~54, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[28] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[28], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[20] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[20], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector76~0 , u0|f2sdram_only_master|transacto|p2m|Selector76~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector76~1 , u0|f2sdram_only_master|transacto|p2m|Selector76~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector76~2 , u0|f2sdram_only_master|transacto|p2m|Selector76~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[4] , u0|f2sdram_only_master|transacto|p2m|out_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_channel_char~0 , u0|f2sdram_only_master|p2b|sent_channel_char~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_channel_char , u0|f2sdram_only_master|p2b|sent_channel_char, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data~8 , u0|f2sdram_only_master|p2b|out_data~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data[4] , u0|f2sdram_only_master|p2b|out_data[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|take_in_data, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector72~0 , u0|f2sdram_only_master|transacto|p2m|Selector72~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector38~0 , u0|f2sdram_only_master|transacto|p2m|Selector38~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|first_trans , u0|f2sdram_only_master|transacto|p2m|first_trans, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector72~1 , u0|f2sdram_only_master|transacto|p2m|Selector72~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_startofpacket , u0|f2sdram_only_master|transacto|p2m|out_startofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector82~0 , u0|f2sdram_only_master|transacto|p2m|Selector82~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_endofpacket , u0|f2sdram_only_master|transacto|p2m|out_endofpacket, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector77~1 , u0|f2sdram_only_master|transacto|p2m|Selector77~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[19]~47 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[19]~47, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[19]~48 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[19]~48, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[19]~46 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[19]~46, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[19] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[11] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[27]~44 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[27]~44, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[27]~45 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[27]~45, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[27]~43 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[27]~43, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[27] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[27], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[19] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[19], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[11]~42 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[11]~42, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[11]~40 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[11]~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[11]~41 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[11]~41, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[11] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[11], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[3] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector77~0 , u0|f2sdram_only_master|transacto|p2m|Selector77~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[3]~6 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[3]~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[3]~8 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[3]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[3]~7 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[3]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[3] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector77~2 , u0|f2sdram_only_master|transacto|p2m|Selector77~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[3] , u0|f2sdram_only_master|transacto|p2m|out_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector73~1 , u0|f2sdram_only_master|transacto|p2m|Selector73~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[31]~83 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[31]~83, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[31]~82 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[31]~82, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[31]~84 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[31]~84, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[31] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[31], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[23] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[15]~77 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[15]~77, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[15]~78 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[15]~78, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[15]~76 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[15]~76, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[15] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[7] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[23]~80 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[23]~80, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[23]~81 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[23]~81, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[23]~79 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[23]~79, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[23] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[23], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[15] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[15], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Mux8~0 , u0|f2sdram_only_master|transacto|p2m|Mux8~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[7]~18 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[7]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[7]~19 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[7]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[7]~20 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[7]~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[7]~21 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[7]~21, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector73~2 , u0|f2sdram_only_master|transacto|p2m|Selector73~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector73~0 , u0|f2sdram_only_master|transacto|p2m|Selector73~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector73~3 , u0|f2sdram_only_master|transacto|p2m|Selector73~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[7] , u0|f2sdram_only_master|transacto|p2m|out_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[6]~17 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[6]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[6]~16 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[6]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[6]~15 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[6]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[6] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector74~1 , u0|f2sdram_only_master|transacto|p2m|Selector74~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[22]~74 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[22]~74, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[22]~75 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[22]~75, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[22]~73 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[22]~73, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[22] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[14] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[14]~69 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[14]~69, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[14]~68 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[14]~68, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[14]~67 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[14]~67, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[14] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[14], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[6] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[30]~72 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[30]~72, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[30]~71 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[30]~71, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[30]~70 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[30]~70, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[30] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[30], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[22] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[22], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector74~0 , u0|f2sdram_only_master|transacto|p2m|Selector74~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector74~2 , u0|f2sdram_only_master|transacto|p2m|Selector74~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[6] , u0|f2sdram_only_master|transacto|p2m|out_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[5]~14 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[5]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[5]~12 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[5]~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[5]~13 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[5]~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[5] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector75~1 , u0|f2sdram_only_master|transacto|p2m|Selector75~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[29]~63 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[29]~63, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[29]~62 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[29]~62, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[29]~61 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[29]~61, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[29] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[29], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[21] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[21]~65 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[21]~65, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[21]~66 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[21]~66, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[21]~64 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[21]~64, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[21] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[21], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[13] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[13]~59 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[13]~59, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[13]~58 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[13]~58, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[13]~60 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[13]~60, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[13] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[13], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[5] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector75~0 , u0|f2sdram_only_master|transacto|p2m|Selector75~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector75~2 , u0|f2sdram_only_master|transacto|p2m|Selector75~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[5] , u0|f2sdram_only_master|transacto|p2m|out_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_eop~1 , u0|f2sdram_only_master|p2b|sent_eop~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_sop~0 , u0|f2sdram_only_master|p2b|sent_sop~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_sop , u0|f2sdram_only_master|p2b|sent_sop, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_eop~0 , u0|f2sdram_only_master|p2b|sent_eop~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_eop , u0|f2sdram_only_master|p2b|sent_eop, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_esc~0 , u0|f2sdram_only_master|p2b|sent_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_esc , u0|f2sdram_only_master|p2b|sent_esc, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|always0~1 , u0|f2sdram_only_master|p2b|always0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|always0~2 , u0|f2sdram_only_master|p2b|always0~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_sop~1 , u0|f2sdram_only_master|p2b|sent_sop~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_sop~DUPLICATE , u0|f2sdram_only_master|p2b|sent_sop~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[0]~86 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[0]~86, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[0]~87 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[0]~87, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[0]~85 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[0]~85, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[0] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[8]~89 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[8]~89, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[8]~90 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[8]~90, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[8]~88 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[8]~88, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[8] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[0] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[16]~95 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[16]~95, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[16]~96 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[16]~96, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[16]~94 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[16]~94, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[16] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[8] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[24]~92 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[24]~92, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[24]~93 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[24]~93, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[24]~91 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[24]~91, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[24] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[24], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[16] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[16], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector80~0 , u0|f2sdram_only_master|transacto|p2m|Selector80~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector80~1 , u0|f2sdram_only_master|transacto|p2m|Selector80~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector80~2 , u0|f2sdram_only_master|transacto|p2m|Selector80~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[0] , u0|f2sdram_only_master|transacto|p2m|out_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data~1 , u0|f2sdram_only_master|p2b|out_data~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data~2 , u0|f2sdram_only_master|p2b|out_data~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data[0] , u0|f2sdram_only_master|p2b|out_data[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data~0 , u0|f2sdram_only_master|p2b|out_data~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data~3 , u0|f2sdram_only_master|p2b|out_data~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data[2] , u0|f2sdram_only_master|p2b|out_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data~7 , u0|f2sdram_only_master|p2b|out_data~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data[5] , u0|f2sdram_only_master|p2b|out_data[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data~9 , u0|f2sdram_only_master|p2b|out_data~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data[3] , u0|f2sdram_only_master|p2b|out_data[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data~5 , u0|f2sdram_only_master|p2b|out_data~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data[7] , u0|f2sdram_only_master|p2b|out_data[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data~6 , u0|f2sdram_only_master|p2b|out_data~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data[6] , u0|f2sdram_only_master|p2b|out_data[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|in_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter|received_esc~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full1~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|full0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_taken , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_taken, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|dreg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector0~0 , u0|f2sdram_only_master|transacto|p2m|Selector0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector0~1 , u0|f2sdram_only_master|transacto|p2m|Selector0~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_valid , u0|f2sdram_only_master|transacto|p2m|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_valid~0 , u0|f2sdram_only_master|p2b|out_valid~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_valid , u0|f2sdram_only_master|p2b|out_valid, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|in_ready~0 , u0|f2sdram_only_master|p2b|in_ready~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|in_ready , u0|f2sdram_only_master|p2b|in_ready, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector17~2 , u0|f2sdram_only_master|transacto|p2m|Selector17~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~56 , u0|f2sdram_only_master|transacto|p2m|state~56, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.READ_ASSERT~DUPLICATE , u0|f2sdram_only_master|transacto|p2m|state.READ_ASSERT~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~52 , u0|f2sdram_only_master|transacto|p2m|state~52, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~55 , u0|f2sdram_only_master|transacto|p2m|state~55, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.READ_CMD_WAIT , u0|f2sdram_only_master|transacto|p2m|state.READ_CMD_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector19~0 , u0|f2sdram_only_master|transacto|p2m|Selector19~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state~67 , u0|f2sdram_only_master|transacto|p2m|state~67, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|state.READ_DATA_WAIT , u0|f2sdram_only_master|transacto|p2m|state.READ_DATA_WAIT, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data~0 , u0|f2sdram_only_master|transacto|p2m|out_data~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[10]~24 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[10]~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[10]~22 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[10]~22, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[10]~23 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[10]~23, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[10] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[2] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[26]~26 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[26]~26, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[26]~25 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[26]~25, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[26]~27 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[26]~27, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[26] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[26], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[18] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[18]~28 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[18]~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[18]~29 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[18]~29, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[18]~30 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[18]~30, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[18] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[18], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|read_data_buffer[10] , u0|f2sdram_only_master|transacto|p2m|read_data_buffer[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector78~0 , u0|f2sdram_only_master|transacto|p2m|Selector78~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[2]~1 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[2]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[2]~2 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[2]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[2]~0 , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[2]~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[2] , u0|mm_interconnect_4|hps_0_f2h_sdram0_data_rsp_width_adapter|out_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|counter[10] , u0|f2sdram_only_master|transacto|p2m|counter[10], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector78~1 , u0|f2sdram_only_master|transacto|p2m|Selector78~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|Selector78~2 , u0|f2sdram_only_master|transacto|p2m|Selector78~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|transacto|p2m|out_data[2] , u0|f2sdram_only_master|transacto|p2m|out_data[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|in_ready~1 , u0|f2sdram_only_master|p2b|in_ready~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_channel~0 , u0|f2sdram_only_master|p2b|sent_channel~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|sent_channel , u0|f2sdram_only_master|p2b|sent_channel, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|stored_channel[0] , u0|f2sdram_only_master|p2b|stored_channel[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|always0~0 , u0|f2sdram_only_master|p2b|always0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data~4 , u0|f2sdram_only_master|p2b|out_data~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|p2b|out_data[1] , u0|f2sdram_only_master|p2b|out_data[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data0[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage|data1[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~6 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~7 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~8 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2]~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~12 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~12, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~13, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~14 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~14, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~15 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~15, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~7 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter_source_ready~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~18 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~18, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~19 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7]~19, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~20, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~16 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~16, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~17 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5]~17, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~24 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~28 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~32 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~32, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~36 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out~36, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~40 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0]~40, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_out[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_loopback, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~9 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~9, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal22~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal22~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[8], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~8, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[7], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_info[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal21~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Equal21~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[4], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[5], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~DUPLICATE , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2~DUPLICATE, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_to_sample_div2_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|din_s1, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0]~feeder , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0]~feeder, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|reset_to_sample_synchronizer|dreg[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0] , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_debug[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux0~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0 , u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart|soc_system_jtag_uart_alt_jtag_atlantic|adapted_tdo, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR~7 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR~7, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR[1]~2 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR[1]~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR[3] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|vjtag_uir_i , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|vjtag_uir_i, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|word_counter~0 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|word_counter~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|word_counter[0]~1 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|word_counter[0]~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|word_counter[0] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|word_counter[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|word_counter~2 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|word_counter~2, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|word_counter[3] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|word_counter[3], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|word_counter~3 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|word_counter~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|word_counter[1] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|word_counter[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|word_counter~4 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|word_counter~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|word_counter[2] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|word_counter[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR~5 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR~6 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR~6, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR[2] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR[2], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR~3 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR~4 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR[1] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR[1], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR~0 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR~1 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR~1, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|instance_id_gen:rom_info_inst|WORD_SR[0] , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|\instance_id_gen:rom_info_inst|WORD_SR[0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~28, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0], DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|bypass_reg , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|bypass_reg, DE10_NANO_SoC_GHRD, 1
instance = comp, \hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|wider_source_gen:wider_source_inst|tdo~0 , hps_reset_inst|altsource_probe_component|altsource_probe_body_inst|\wider_source_gen:wider_source_inst|tdo~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart_1|soc_system_jtag_uart_1_alt_jtag_atlantic|adapted_tdo, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux12~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Mux12~0, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga , u0|hps_0|fpga_interfaces|hps2fpga, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|interrupts , u0|hps_0|fpga_interfaces|interrupts, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|stm_event , u0|hps_0|fpga_interfaces|stm_event, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb , u0|hps_0|fpga_interfaces|debug_apb, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu , u0|hps_0|fpga_interfaces|tpiu, DE10_NANO_SoC_GHRD, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga , u0|hps_0|fpga_interfaces|boot_from_fpga, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, DE10_NANO_SoC_GHRD, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, DE10_NANO_SoC_GHRD, 1
instance = comp, \FPGA_CLK2_50~input , FPGA_CLK2_50~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \FPGA_CLK3_50~input , FPGA_CLK3_50~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_TX_INT~input , HDMI_TX_INT~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HPS_SPIM_SS~input , HPS_SPIM_SS~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \GPIO_I2C[1]~input , GPIO_I2C[1]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_I2C_SCL~input , HDMI_I2C_SCL~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_I2C_SDA~input , HDMI_I2C_SDA~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_I2S~input , HDMI_I2S~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_LRCLK~input , HDMI_LRCLK~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_MCLK~input , HDMI_MCLK~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \HDMI_SCLK~input , HDMI_SCLK~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \GPIO_I2C[0]~input , GPIO_I2C[0]~input, DE10_NANO_SoC_GHRD, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, DE10_NANO_SoC_GHRD, 1
