(define-fun assumption.0 ((RTL.latched_branch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_state (_ bv3 2)) (= RTL.trap (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.decoded_rd (_ bv5 5))))))
(define-fun assumption.1 ((RTL.mem_state (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_lui (_ bv0 1)) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))))))
(define-fun assumption.2 ((RTL.mem_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_jal (_ bv0 1)) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))))))
(define-fun assumption.3 ((RTL.mem_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))))))
(define-fun assumption.4 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_retirq (_ bv0 1)) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))))))
(define-fun assumption.5 ((RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_valid (_ bv1 1)) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))))))
(define-fun assumption.6 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and true (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (= RTL.instr_auipc (_ bv0 1)) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))))))
(define-fun assumption.7 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and true (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (= RTL.instr_auipc (_ bv0 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))))))
(define-fun assumption.8 ((RTL.instr_auipc (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and true (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv3 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv3 2)))))) (not (and (and (and (and (and (and (and (= RTL.mem_valid (_ bv1 1)) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))))))
(define-fun assumption.9 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and (and (and (and (and (and true (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2)))))) (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.mem_valid) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 0 0) RTL.mem_do_prefetch) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv1 2))))) (not (= ((_ extract 0 0) RTL.cpu_state) ((_ extract 0 0) (_ bv1 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.rvfi_trap (_ bv0 1)) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.decoded_rd (_ bv19 5))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_retirq (_ bv0 1))))))
(define-fun assumption.10 ((RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv0 1)) (= RTL.latched_rd (_ bv0 5))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.decoded_rd (_ bv19 5))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_state (_ bv0 2))))))
(define-fun assumption.11 ((RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.decoder_trigger (_ bv1 1)) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))))))
(define-fun assumption.12 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_branch (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))))))
(define-fun assumption.13 ((RTL.latched_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_auipc (_ bv0 1)) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.decoded_rd (_ bv26 5))) (= RTL.latched_rd (_ bv0 5))) (= RTL.instr_jal (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))))))
(define-fun assumption.14 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_auipc (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))))))
(define-fun assumption.15 ((RTL.compressed_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_lui (_ bv0 1)) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.latched_store (_ bv0 1))))))
(define-fun assumption.16 ((RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_alu_reg_imm (_ bv1 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_jalr (_ bv0 1))))))
(define-fun assumption.17 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (and (and (and (and true (or (or (or (or (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.decoder_trigger) ((_ extract 0 0) (_ bv1 1)))))) (or (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.trap) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (or (or (or (or (or (or (or (or (not (= ((_ extract 0 0) RTL.is_alu_reg_reg) ((_ extract 0 0) (_ bv1 1)))) (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 7 7) RTL.cpu_state) ((_ extract 7 7) (_ bv2 8))))) (not (= ((_ extract 6 6) RTL.cpu_state) ((_ extract 6 6) (_ bv2 8))))) (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8))))) (not (= ((_ extract 0 0) RTL.is_alu_reg_imm) ((_ extract 0 0) (_ bv1 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rdata (_ bv0 1)) (= RTL.mem_state (_ bv0 2))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))))))
(define-fun assumption.18 ((RTL.mem_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.decoded_rd (_ bv20 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.latched_rd (_ bv16 5))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))))))
(define-fun assumption.19 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_jalr (_ bv0 1)) (= RTL.mem_state (_ bv0 2))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))))))
(define-fun assumption.20 ((RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_alu_reg_imm (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.rvfi_trap (_ bv0 1))) (and (= RTL.rvfi_trap (_ bv0 1)) (= ((_ extract 4 1) RTL.decoded_rd) ((_ extract 4 1) (_ bv18 5))))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (and (= RTL.mem_state (_ bv0 2)) (= ((_ extract 4 3) RTL.latched_rd) ((_ extract 4 3) (_ bv28 5))))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))))))
(define-fun assumption.21 ((RTL.mem_state (_ BitVec 2)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_jal (_ bv0 1)) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))))))
(define-fun assumption.22 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_jal (_ bv0 1)) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_retirq (_ bv0 1))))))
(define-fun assumption.23 ((RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoded_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_valid (_ bv0 1)) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (and (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1)) (= ((_ extract 4 2) RTL.decoded_rd) ((_ extract 4 2) (_ bv31 5))))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (and (= RTL.instr_jal (_ bv0 1)) (= ((_ extract 4 2) RTL.latched_rd) ((_ extract 4 2) (_ bv21 5))))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))))))
(define-fun assumption.24 ((RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_auipc (_ bv0 1)) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.decoded_rd (_ bv17 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (and (= RTL.instr_jal (_ bv0 1)) (= ((_ extract 4 4) RTL.latched_rd) ((_ extract 4 4) (_ bv4 5))))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))))))
(define-fun assumption.25 ((RTL.latched_branch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv1 1)) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))))))
(define-fun assumption.26 ((RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.rvfi_trap (_ bv1 1)) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.mem_do_wdata (_ bv0 1))))))
(define-fun assumption.27 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_auipc (_ bv0 1)) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))))))
(define-fun assumption.28 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_branch (_ bv0 1)) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))))))
(define-fun assumption.29 ((RTL.instr_lui (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_auipc (_ bv0 1)) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))))))
(define-fun assumption.30 ((RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1)) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))))))
(define-fun assumption.31 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (|RTL.cpuregs[12]| (_ BitVec 32)) (RTL.instr_jalr (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (|RTL.cpuregs[18]| (_ BitVec 32)) (RTL.decoded_rd (_ BitVec 5)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and (and true (or (or (not (= ((_ extract 1 1) RTL.mem_state) ((_ extract 1 1) (_ bv2 2)))) (not (= ((_ extract 0 0) RTL.mem_state) ((_ extract 0 0) (_ bv2 2))))) (not (= ((_ extract 0 0) RTL.mem_instr) ((_ extract 0 0) (_ bv1 1)))))) (or (or (not (= ((_ extract 1 1) RTL.cpu_state) ((_ extract 1 1) (_ bv2 8)))) (not (= ((_ extract 0 0) RTL.mem_do_rinst) ((_ extract 0 0) (_ bv0 1))))) (not (= ((_ extract 0 0) RTL.mem_do_rdata) ((_ extract 0 0) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv0 1)) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (and (= RTL.compressed_instr (_ bv0 1)) (= ((_ extract 4 4) |RTL.cpuregs[18]|) ((_ extract 4 4) (_ bv0 32))))) (and (and (= RTL.compressed_instr (_ bv0 1)) (= ((_ extract 4 4) |RTL.cpuregs[18]|) ((_ extract 4 4) (_ bv0 32)))) (= ((_ extract 4 3) RTL.decoded_rd) ((_ extract 4 3) (_ bv29 5))))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (and (= RTL.instr_jal (_ bv0 1)) (= ((_ extract 4 3) RTL.latched_rd) ((_ extract 4 3) (_ bv31 5))))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (and (and (= RTL.mem_state (_ bv0 2)) (= ((_ extract 14 12) RTL.mem_rdata_q) ((_ extract 14 12) (_ bv3015031 32)))) (= ((_ extract 2 2) RTL.mem_rdata_q) ((_ extract 2 2) (_ bv3015031 32))))) (= RTL.mem_valid (_ bv0 1))) (and (= RTL.mem_valid (_ bv0 1)) (= ((_ extract 4 0) |RTL.cpuregs[12]|) ((_ extract 4 0) (_ bv0 32))))) (and (and (= RTL.mem_valid (_ bv0 1)) (= ((_ extract 4 0) |RTL.cpuregs[12]|) ((_ extract 4 0) (_ bv0 32)))) (= ((_ extract 1 0) RTL.reg_next_pc) ((_ extract 1 0) (_ bv0 32))))))))
(define-fun assumption.32 ((RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1)) (= RTL.instr_lui (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_wordsize (_ bv3 2))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.decoded_rs1 (_ bv16 5))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))))))
(define-fun assumption.33 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.mem_do_rinst (_ bv0 1)) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))))))
(define-fun assumption.34 ((RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.instr_jalr (_ bv0 1)) (= RTL.mem_state (_ bv0 2))) (= RTL.latched_branch (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))))))
(define-fun assumption.35 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.latched_branch (_ bv0 1)) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))))))
