# SV-UVM-Sandbox
A space for developing test projects to get familiar with the SystemVerilog syntax and Universal Verification Method


./Graphing - a project for testing SystemVerilog class structure with objects defining graphical locations, sets of locations, and characteristics of the sets.
