Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/ --output-directory=C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system/ --report-file=bsf:C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system.qsys
Progress: Loading NIOS_ROBOT_Polytech_REF/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JTAG_UART
Progress: Adding Interval_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module Interval_timer
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module SDRAM
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding External_Clocks [altera_up_clocks 13.0]
Progress: Parameterizing module External_Clocks
Progress: Adding CTR_MOTEUR [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module CTR_MOTEUR
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/ --output-directory=C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system.sopcinfo --report-file=html:C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system.html --report-file=qip:C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system/synthesis/nios_system.qip --report-file=cmp:C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system.qsys --language=VHDL
Progress: Loading NIOS_ROBOT_Polytech_REF/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JTAG_UART
Progress: Adding Interval_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module Interval_timer
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module SDRAM
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding External_Clocks [altera_up_clocks 13.0]
Progress: Parameterizing module External_Clocks
Progress: Adding CTR_MOTEUR [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module CTR_MOTEUR
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 29 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 16 modules, 60 connections
Info: merlin_domain_transform: After transform: 32 modules, 161 connections
Info: merlin_router_transform: After transform: 40 modules, 192 connections
Info: merlin_traffic_limiter_transform: After transform: 41 modules, 197 connections
Info: merlin_burst_transform: After transform: 42 modules, 201 connections
Info: reset_adaptation_transform: After transform: 44 modules, 165 connections
Info: merlin_network_to_switch_transform: After transform: 59 modules, 197 connections
Info: merlin_width_transform: After transform: 61 modules, 203 connections
Info: limiter_update_transform: After transform: 61 modules, 204 connections
Info: merlin_mm_transform: After transform: 61 modules, 204 connections
Info: merlin_interrupt_mapper_transform: After transform: 62 modules, 207 connections
Info: JTAG_UART: Starting RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_JTAG_UART --dir=C:/Users/zwu/AppData/Local/Temp/alt8187_1395104864033369255.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/zwu/AppData/Local/Temp/alt8187_1395104864033369255.dir/0001_JTAG_UART_gen//nios_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART: "nios_system" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: Interval_timer: Starting RTL generation for module 'nios_system_Interval_timer'
Info: Interval_timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_Interval_timer --dir=C:/Users/zwu/AppData/Local/Temp/alt8187_1395104864033369255.dir/0002_Interval_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/zwu/AppData/Local/Temp/alt8187_1395104864033369255.dir/0002_Interval_timer_gen//nios_system_Interval_timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_timer: Done RTL generation for module 'nios_system_Interval_timer'
Info: Interval_timer: "nios_system" instantiated altera_avalon_timer "Interval_timer"
Info: SDRAM: Starting RTL generation for module 'nios_system_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_SDRAM --dir=C:/Users/zwu/AppData/Local/Temp/alt8187_1395104864033369255.dir/0003_SDRAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/zwu/AppData/Local/Temp/alt8187_1395104864033369255.dir/0003_SDRAM_gen//nios_system_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'nios_system_SDRAM'
Info: SDRAM: "nios_system" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: CPU: Starting RTL generation for module 'nios_system_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_CPU --dir=C:/Users/zwu/AppData/Local/Temp/alt8187_1395104864033369255.dir/0004_CPU_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/zwu/AppData/Local/Temp/alt8187_1395104864033369255.dir/0004_CPU_gen//nios_system_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2019.10.18 14:07:28 (*) Starting Nios II generation
Info: CPU: # 2019.10.18 14:07:28 (*)   Checking for plaintext license.
Info: CPU: # 2019.10.18 14:07:42 (*)   Plaintext license not found.
Info: CPU: # 2019.10.18 14:07:42 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2019.10.18 14:07:51 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2019.10.18 14:07:51 (*)   Elaborating CPU configuration settings
Info: CPU: # 2019.10.18 14:07:51 (*)   Creating all objects for CPU
Info: CPU: # 2019.10.18 14:07:51 (*)     Testbench
Info: CPU: # 2019.10.18 14:07:52 (*)     Instruction decoding
Info: CPU: # 2019.10.18 14:07:52 (*)       Instruction fields
Info: CPU: # 2019.10.18 14:07:52 (*)       Instruction decodes
Info: CPU: # 2019.10.18 14:07:52 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2019.10.18 14:07:52 (*)       Instruction controls
Info: CPU: # 2019.10.18 14:07:52 (*)     Pipeline frontend
Info: CPU: # 2019.10.18 14:07:52 (*)     Pipeline backend
Info: CPU: # 2019.10.18 14:07:53 (*)   Generating RTL from CPU objects
Info: CPU: # 2019.10.18 14:07:55 (*)   Creating encrypted RTL
Info: CPU: # 2019.10.18 14:07:56 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_system_CPU'
Info: CPU: "nios_system" instantiated altera_nios2_qsys "CPU"
Info: sysid: "nios_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: External_Clocks: Starting Generation of Required Clocks for DE-Series Boards
Info: External_Clocks: "nios_system" instantiated altera_up_clocks "External_Clocks"
Info: CTR_MOTEUR: Starting Generation of Parallel Port
Info: CTR_MOTEUR: "nios_system" instantiated altera_up_avalon_parallel_port "CTR_MOTEUR"
Info: CPU_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info: id_router_001: "nios_system" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "nios_system" instantiated altera_merlin_router "id_router_002"
Info: limiter: "nios_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "nios_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/zwu/robot/NIOS_ROBOT_Polytech/NIOS_ROBOT_Polytech_REF/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: nios_system: Done nios_system" with 30 modules, 131 files, 2763443 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
