#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Apr 15 21:56:26 2016
# Process ID: 2144
# Current directory: C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1
# Command line: vivado.exe -log fft_dif_8.vds -mode batch -messageDb vivado.pb -notrace -source fft_dif_8.tcl
# Log file: C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/fft_dif_8.vds
# Journal file: C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fft_dif_8.tcl -notrace
Command: synth_design -top fft_dif_8 -part xc7a50ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 265.281 ; gain = 93.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fft_dif_8' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:14]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf11' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:41]
INFO: [Synth 8-638] synthesizing module 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:13]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.runs/synth_1/vhdl_packages/1993/src/fixed_pkg_c.vhd:1495]
INFO: [Synth 8-256] done synthesizing module 'butterfly' (1#1) [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:13]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf12' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:42]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf13' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:43]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf14' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:44]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf21' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:47]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf22' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:48]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf23' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:49]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf24' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:50]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf31' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:53]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf32' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:54]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf33' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:55]
INFO: [Synth 8-3491] module 'butterfly' declared at 'C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/butterfly.vhd:5' bound to instance 'bf34' of component 'butterfly' [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'fft_dif_8' (2#1) [C:/Users/Mad/project_fft_dif_8/project_fft_dif_8.srcs/sources_1/new/fft_dif_8.vhd:14]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 304.457 ; gain = 132.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 304.457 ; gain = 132.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 304.457 ; gain = 132.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50ticsg325-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 311.723 ; gain = 140.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 60    
	   3 Input     17 Bit       Adders := 24    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 432   
	   3 Input     16 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module butterfly 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 5     
	   3 Input     17 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 36    
	   3 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 415.184 ; gain = 243.500
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: (D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: C+(D-A)*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: -C+(D+A)*B+1-1.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: operator arg is absorbed into DSP arg.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 416.441 ; gain = 244.758
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 416.441 ; gain = 244.758

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | (D-A)*B        | No           | 16     | 16     | 48     | 16     | 33     | 0    | 0    | 1    | 0    | 0     | 0    | 0    | 
|butterfly   | C+(D-A)*B      | No           | 16     | 16     | 22     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|butterfly   | -C+(D+A)*B+1-1 | No           | 16     | 16     | 34     | 16     | 34     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 443.695 ; gain = 272.012
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 443.695 ; gain = 272.012

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 443.695 ; gain = 272.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 497.211 ; gain = 325.527
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 497.211 ; gain = 325.527

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 497.211 ; gain = 325.527
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 497.211 ; gain = 325.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 497.211 ; gain = 325.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 497.211 ; gain = 325.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 497.211 ; gain = 325.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 497.211 ; gain = 325.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 497.211 ; gain = 325.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   384|
|2     |DSP48E1 |    36|
|3     |LUT1    |    84|
|4     |LUT2    |   376|
|5     |LUT3    |  1184|
|6     |LUT4    |   196|
|7     |LUT5    |   160|
|8     |LUT6    |  1308|
|9     |IBUF    |   256|
|10    |OBUF    |   256|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  4240|
|2     |  bf11   |butterfly    |   286|
|3     |  bf12   |butterfly_0  |   286|
|4     |  bf13   |butterfly_1  |   286|
|5     |  bf14   |butterfly_2  |   286|
|6     |  bf21   |butterfly_3  |   316|
|7     |  bf22   |butterfly_4  |   316|
|8     |  bf23   |butterfly_5  |   242|
|9     |  bf24   |butterfly_6  |   242|
|10    |  bf31   |butterfly_7  |   286|
|11    |  bf32   |butterfly_8  |   212|
|12    |  bf33   |butterfly_9  |   286|
|13    |  bf34   |butterfly_10 |   212|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 497.211 ; gain = 325.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 497.211 ; gain = 305.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 497.211 ; gain = 325.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 676 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 521.941 ; gain = 334.414
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 521.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 21:56:55 2016...
