00:38:16
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 01:19:54 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
INFO - synthesis: ../tx_pll_fast.v(1): compiling module TX_PLL_FAST. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVR=4'b01,DIVF=7'b1001110,DIVQ=3'b100,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: ../tx_pll_fast.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(85): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(91): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(72): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
INFO - synthesis: ../ram.v(1): compiling module RAM. VERI-1018
Last elaborated design is main()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = main.
WARNING - synthesis: ../tx_pll_fast.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port DEBUG[7] to input.
######## Converting I/O port DEBUG[6] to input.
######## Converting I/O port DEBUG[5] to output.
######## Converting I/O port DEBUG[4] to output.
######## Converting I/O port DEBUG[3] to output.
######## Converting I/O port DEBUG[0] to output.
Removed duplicate sequential element ADV_G(8 bit), because it is equivalent to ADV_R

Removed duplicate sequential element ADV_B(8 bit), because it is equivalent to ADV_R




######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \line_buffer/mem to 32 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Converting I/O port DEBUG[2] to output.
######## Converting I/O port DEBUG[1] to output.
Duplicate register/latch removal. \transmit_module/BRAM_ADDR__rep_1_i0 is a one-to-one match with \transmit_module/BRAM_ADDR__i11.
Duplicate register/latch removal. \transmit_module/BRAM_ADDR__i13 is a one-to-one match with \transmit_module/BRAM_ADDR__rep_1_i2.
Duplicate register/latch removal. \transmit_module/BRAM_ADDR__i12 is a one-to-one match with \transmit_module/BRAM_ADDR__rep_1_i1.
Applying 50.000000 MHz constraint to all clocks

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Results of NGD DRC are available in main_drc.log.

################### Begin Area Report (main)######################
Number of register bits => 231 of 7680 (3 % )
SB_CARRY => 69
SB_DFF => 27
SB_DFFE => 1
SB_DFFESR => 89
SB_DFFESS => 72
SB_DFFNSR => 8
SB_DFFSR => 34
SB_GB_IO => 1
SB_IO => 47
SB_LUT4 => 238
SB_PLL40_CORE => 1
SB_RAM2048x2 => 32
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : tx_pll/ADV_CLK_c, loads : 224
  Net : TVP_CLK_c, loads : 45
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : transmit_module/video_signal_controller/ADV_VSYNC_c, loads : 133
  Net : transmit_module/video_signal_controller/n4042, loads : 49
  Net : transmit_module/video_signal_controller/n4043, loads : 49
  Net : receive_module/RX_ADDR_10, loads : 34
  Net : receive_module/RX_ADDR_9, loads : 34
  Net : receive_module/RX_ADDR_8, loads : 34
  Net : receive_module/RX_ADDR_7, loads : 34
  Net : receive_module/RX_ADDR_6, loads : 34
  Net : receive_module/RX_ADDR_5, loads : 34
  Net : receive_module/RX_ADDR_4, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |   50.000 MHz|   39.359 MHz|    16 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 39.172  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.484  secs
--------------------------------------------------------------
Current Implementation HP2VGA_Implmnt its sbt path: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf " "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist" "-pBG121" "-yE:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf " "-sE:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/timing_constraints.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf...
Parsing constraint file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf ...
start to read sdc/scf file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
sdc_reader OK E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
start to read sdc/scf file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/timing_constraints.sdc 
sdc_reader OK E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/timing_constraints.sdc 
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main...
Warning: The terminal connectivity ADV_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_8:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity TVP_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_BLANK_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_SYNC_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_9:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal line_buffer.mem20:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem27:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem30:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem26:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem29:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem28:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem17:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem19:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem31:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem18:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem18:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem20:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem26:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem8:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem11:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem31:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem21:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem16:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem30:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem9:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem7:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem28:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem27:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem29:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem24:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem15:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem10:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem22:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem22:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem12:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem23:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem11:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem24:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem25:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem14:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem10:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem12:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem9:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem3:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem5:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem4:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem25:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem21:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem14:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem23:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem13:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem7:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem15:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem17:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem6:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem19:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem13:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem16:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem8:WCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package BG121 --deviceMarketName iCE40HX8K --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --outdir E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - BG121
Design database      - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main
SDC file             - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	238
    Number of DFFs      	:	231
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	47
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DEBUG[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[0], as it is not connected to any PAD

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	143
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	155
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_TVP_CLK_c_THRU_LUT4_0_LC_392", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	394
    Number of DFFs      	:	231
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	186
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	139
        CARRY Only       	:	0
        LUT with CARRY   	:	24
    LogicCells                  :	394/7680
    PLBs                        :	56/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	48/93
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 100.6 (sec)

Final Design Statistics
    Number of LUTs      	:	394
    Number of DFFs      	:	231
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	47
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	394/7680
    PLBs                        :	107/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	48/93
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: TVP_CLK | Frequency: 88.36 MHz | Target: 20.00 MHz
Clock: TX_CLK | Frequency: N/A | Target: 48.76 MHz
Clock: main|TVP_CLK | Frequency: N/A | Target: 50.00 MHz
Clock: tx_pll.TX_PLL_FAST_inst/PLLOUTCORE | Frequency: 73.83 MHz | Target: 49.37 MHz
Clock: tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 49.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 108.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3980
used logic cells: 394
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3980
used logic cells: 394
Translating sdc file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 4 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router" --sdf_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router --sdf_file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Read device time: 25
I1209: Started routing
I1223: Total Nets : 564 
I1212: Iteration  1 :    74 unrouted : 19 seconds
I1212: Iteration  2 :     6 unrouted : 9 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 32
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 63 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 89 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "ADV_CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 765 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX8K --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 23 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 01:44:08 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
INFO - synthesis: ../tx_pll_fast.v(1): compiling module TX_PLL_FAST. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVR=4'b01,DIVF=7'b1001110,DIVQ=3'b100,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: ../tx_pll_fast.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(86): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(93): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(72): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
INFO - synthesis: ../ram.v(1): compiling module RAM. VERI-1018
Last elaborated design is main()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = main.
WARNING - synthesis: ../tx_pll_fast.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port DEBUG[7] to input.
######## Converting I/O port DEBUG[6] to input.
######## Converting I/O port DEBUG[5] to output.
######## Converting I/O port DEBUG[4] to output.
######## Converting I/O port DEBUG[3] to output.
######## Converting I/O port DEBUG[0] to output.
Removed duplicate sequential element ADV_G(8 bit), because it is equivalent to ADV_R

Removed duplicate sequential element ADV_B(8 bit), because it is equivalent to ADV_R




######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \line_buffer/mem to 32 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Converting I/O port DEBUG[2] to output.
######## Converting I/O port DEBUG[1] to output.
Duplicate register/latch removal. \transmit_module/BRAM_ADDR__rep_1_i0 is a one-to-one match with \transmit_module/BRAM_ADDR__i11.
Duplicate register/latch removal. \transmit_module/BRAM_ADDR__i13 is a one-to-one match with \transmit_module/BRAM_ADDR__rep_1_i2.
Duplicate register/latch removal. \transmit_module/BRAM_ADDR__i12 is a one-to-one match with \transmit_module/BRAM_ADDR__rep_1_i1.
Applying 50.000000 MHz constraint to all clocks

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Results of NGD DRC are available in main_drc.log.

################### Begin Area Report (main)######################
Number of register bits => 232 of 7680 (3 % )
SB_CARRY => 69
SB_DFF => 28
SB_DFFE => 1
SB_DFFESR => 89
SB_DFFESS => 72
SB_DFFNSR => 8
SB_DFFSR => 34
SB_GB_IO => 1
SB_IO => 47
SB_LUT4 => 244
SB_PLL40_CORE => 1
SB_RAM2048x2 => 32
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : tx_pll/ADV_CLK_c, loads : 225
  Net : TVP_CLK_c, loads : 45
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : transmit_module/video_signal_controller/ADV_VSYNC_c, loads : 133
  Net : transmit_module/video_signal_controller/n4349, loads : 49
  Net : transmit_module/video_signal_controller/n4350, loads : 49
  Net : receive_module/RX_ADDR_10, loads : 34
  Net : receive_module/RX_ADDR_9, loads : 34
  Net : receive_module/RX_ADDR_8, loads : 34
  Net : receive_module/RX_ADDR_7, loads : 34
  Net : receive_module/RX_ADDR_6, loads : 34
  Net : receive_module/RX_ADDR_5, loads : 34
  Net : receive_module/RX_ADDR_4, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |   50.000 MHz|   39.359 MHz|    16 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 38.680  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.406  secs
--------------------------------------------------------------
Current Implementation HP2VGA_Implmnt its sbt path: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf " "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist" "-pBG121" "-yE:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf " "-sE:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf...
Parsing constraint file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf ...
start to read sdc/scf file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
sdc_reader OK E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
start to read sdc/scf file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
sdc_reader OK E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main...
Warning: The terminal connectivity ADV_B_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_8:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity TVP_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_BLANK_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_SYNC_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_9:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VIDEO_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal line_buffer.mem30:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem31:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem26:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem31:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem19:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem29:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem18:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem7:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem28:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem9:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem22:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem23:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem25:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem21:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem24:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem21:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem3:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem4:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem22:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem24:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem18:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem14:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem9:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem14:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem7:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem8:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem15:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem12:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem15:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem17:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem28:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem27:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem29:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem20:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem26:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem17:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem30:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem27:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem8:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem16:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem23:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem19:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem11:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem10:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem11:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem25:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem20:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem5:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem12:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem13:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem16:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem6:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem10:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal line_buffer.mem13:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package BG121 --deviceMarketName iCE40HX8K --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --outdir E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - BG121
Design database      - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main
SDC file             - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DEBUG[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[0], as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	244
    Number of DFFs      	:	232
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	47
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	143
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	155
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_TVP_CLK_c_THRU_LUT4_0_LC_398", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	400
    Number of DFFs      	:	232
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	187
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	144
        CARRY Only       	:	0
        LUT with CARRY   	:	24
    LogicCells                  :	400/7680
    PLBs                        :	57/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	48/93
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.7 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 106.1 (sec)

Final Design Statistics
    Number of LUTs      	:	400
    Number of DFFs      	:	232
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	47
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	400/7680
    PLBs                        :	114/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	48/93
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: TVP_CLK | Frequency: 96.26 MHz | Target: 20.00 MHz
Clock: TX_CLK | Frequency: N/A | Target: 48.76 MHz
Clock: main|TVP_CLK | Frequency: N/A | Target: 50.00 MHz
Clock: tx_pll.TX_PLL_FAST_inst/PLLOUTCORE | Frequency: 71.09 MHz | Target: 49.37 MHz
Clock: tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 49.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 117.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4144
used logic cells: 400
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4144
used logic cells: 400
Translating sdc file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router" --sdf_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router --sdf_file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Read device time: 21
I1209: Started routing
I1223: Total Nets : 564 
I1212: Iteration  1 :    94 unrouted : 11 seconds
I1212: Iteration  2 :     2 unrouted : 5 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 18
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 43 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 34 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "ADV_CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 290 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX8K --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 01:57:21 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
INFO - synthesis: ../tx_pll_fast.v(1): compiling module TX_PLL_FAST. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVR=4'b01,DIVF=7'b1001110,DIVQ=3'b100,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: ../tx_pll_fast.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(86): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(93): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(72): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
WARNING - synthesis: ../main.v(65): net TX_DATA[7] does not have a driver. VDB-1002
Last elaborated design is main()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = main.
WARNING - synthesis: ../main.v(65): net TX_DATA[7] does not have a driver. VDB-1002
WARNING - synthesis: ../tx_pll_fast.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port DEBUG[7] to input.
######## Converting I/O port DEBUG[6] to input.
######## Converting I/O port DEBUG[5] to output.
######## Converting I/O port DEBUG[4] to output.
######## Converting I/O port DEBUG[3] to output.
######## Converting I/O port DEBUG[2] to output.
######## Converting I/O port DEBUG[1] to output.
######## Converting I/O port DEBUG[0] to output.



Applying 50.000000 MHz constraint to all clocks

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Results of NGD DRC are available in main_drc.log.

################### Begin Area Report (main)######################
Number of register bits => 240 of 7680 (3 % )
SB_CARRY => 69
SB_DFF => 9
SB_DFFE => 1
SB_DFFESR => 112
SB_DFFESS => 72
SB_DFFNSR => 24
SB_DFFSR => 22
SB_GB_IO => 1
SB_IO => 39
SB_LUT4 => 165
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : tx_pll/ADV_CLK_c, loads : 200
  Net : TVP_CLK_c, loads : 44
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : transmit_module/video_signal_controller/ADV_VSYNC_c, loads : 133
  Net : transmit_module/video_signal_controller/n2276, loads : 49
  Net : transmit_module/video_signal_controller/n2277, loads : 49
  Net : transmit_module/video_signal_controller/n524, loads : 24
  Net : transmit_module/video_signal_controller/n1147, loads : 22
  Net : receive_module/rx_counter/n2273, loads : 22
  Net : transmit_module/video_signal_controller/n2120, loads : 21
  Net : transmit_module/n690, loads : 16
  Net : transmit_module/video_signal_controller/n2272, loads : 15
  Net : transmit_module/video_signal_controller/n864, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |   50.000 MHz|   42.724 MHz|    15 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 36.898  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.750  secs
--------------------------------------------------------------
Current Implementation HP2VGA_Implmnt its sbt path: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf " "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist" "-pBG121" "-yE:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf " "-sE:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf...
Parsing constraint file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf ...
start to read sdc/scf file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
sdc_reader OK E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
start to read sdc/scf file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
sdc_reader OK E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
Stored edif netlist at E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main...
Warning: The terminal connectivity ADV_R_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_BLANK_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_SYNC_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001

write Timing Constraint to E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package BG121 --deviceMarketName iCE40HX8K --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --outdir E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - BG121
Design database      - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main
SDC file             - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DEBUG[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[0], as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	165
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	39
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	143
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	144
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_TVP_CLK_c_THRU_LUT4_0_LC_308", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	310
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	184
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	57
        CARRY Only       	:	0
        LUT with CARRY   	:	13
    LogicCells                  :	310/7680
    PLBs                        :	47/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	40/93
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 51.2 (sec)

Final Design Statistics
    Number of LUTs      	:	310
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	39
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	310/7680
    PLBs                        :	65/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	40/93
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: TVP_CLK | Frequency: 153.92 MHz | Target: 20.00 MHz
Clock: TX_CLK | Frequency: N/A | Target: 48.76 MHz
Clock: main|TVP_CLK | Frequency: N/A | Target: 50.00 MHz
Clock: tx_pll.TX_PLL_FAST_inst/PLLOUTCORE | Frequency: 76.87 MHz | Target: 49.37 MHz
Clock: tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 49.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 55.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1126
used logic cells: 310
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1126
used logic cells: 310
Translating sdc file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router" --sdf_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router --sdf_file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Read device time: 18
I1209: Started routing
I1223: Total Nets : 400 
I1212: Iteration  1 :    45 unrouted : 4 seconds
I1212: Iteration  2 :     0 unrouted : 2 seconds
I1215: Routing is successful
Routing time: 8
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 27 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 20 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "ADV_CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 230 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX8K --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 13 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 02:10:35 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
INFO - synthesis: ../tx_pll_fast.v(1): compiling module TX_PLL_FAST. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVR=4'b01,DIVF=7'b1001110,DIVQ=3'b100,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: ../tx_pll_fast.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(86): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(93): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(72): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
WARNING - synthesis: ../main.v(65): net TX_DATA[7] does not have a driver. VDB-1002
Last elaborated design is main()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = main.
WARNING - synthesis: ../main.v(65): net TX_DATA[7] does not have a driver. VDB-1002
WARNING - synthesis: ../tx_pll_fast.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port DEBUG[7] to input.
######## Converting I/O port DEBUG[6] to input.
######## Converting I/O port DEBUG[5] to output.
######## Converting I/O port DEBUG[4] to output.
######## Converting I/O port DEBUG[3] to output.
######## Converting I/O port DEBUG[2] to output.
######## Converting I/O port DEBUG[1] to output.
######## Converting I/O port DEBUG[0] to output.



Applying 50.000000 MHz constraint to all clocks

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Results of NGD DRC are available in main_drc.log.

################### Begin Area Report (main)######################
Number of register bits => 240 of 7680 (3 % )
SB_CARRY => 69
SB_DFF => 9
SB_DFFE => 1
SB_DFFESR => 112
SB_DFFESS => 72
SB_DFFNSR => 24
SB_DFFSR => 22
SB_GB_IO => 1
SB_IO => 39
SB_LUT4 => 173
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : tx_pll/ADV_CLK_c, loads : 200
  Net : TVP_CLK_c, loads : 44
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : transmit_module/video_signal_controller/ADV_VSYNC_c, loads : 133
  Net : transmit_module/video_signal_controller/n2186, loads : 49
  Net : transmit_module/video_signal_controller/n2187, loads : 49
  Net : transmit_module/video_signal_controller/n526, loads : 26
  Net : transmit_module/video_signal_controller/n1149, loads : 22
  Net : receive_module/rx_counter/n2182, loads : 22
  Net : transmit_module/video_signal_controller/n2030, loads : 21
  Net : transmit_module/n692, loads : 16
  Net : transmit_module/video_signal_controller/n866, loads : 15
  Net : transmit_module/video_signal_controller/n2181, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |   50.000 MHz|   42.724 MHz|    15 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 36.715  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.109  secs
--------------------------------------------------------------
Current Implementation HP2VGA_Implmnt its sbt path: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf " "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist" "-pBG121" "-yE:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf " "-sE:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf...
Parsing constraint file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf ...
start to read sdc/scf file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
sdc_reader OK E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
start to read sdc/scf file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
sdc_reader OK E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
Stored edif netlist at E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main...
Warning: The terminal connectivity ADV_R_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_BLANK_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_SYNC_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001

write Timing Constraint to E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package BG121 --deviceMarketName iCE40HX8K --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --outdir E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - BG121
Design database      - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main
SDC file             - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DEBUG[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[0], as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	173
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	39
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	143
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	144
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_TVP_CLK_c_THRU_LUT4_0_LC_316", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	318
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	184
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	65
        CARRY Only       	:	0
        LUT with CARRY   	:	13
    LogicCells                  :	318/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	40/93
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 41.9 (sec)

Final Design Statistics
    Number of LUTs      	:	318
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	39
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	318/7680
    PLBs                        :	62/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	40/93
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: TVP_CLK | Frequency: 172.63 MHz | Target: 20.00 MHz
Clock: TX_CLK | Frequency: N/A | Target: 48.76 MHz
Clock: main|TVP_CLK | Frequency: N/A | Target: 50.00 MHz
Clock: tx_pll.TX_PLL_FAST_inst/PLLOUTCORE | Frequency: 77.29 MHz | Target: 49.37 MHz
Clock: tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 49.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 46.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1088
used logic cells: 318
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1088
used logic cells: 318
Translating sdc file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router" --sdf_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router --sdf_file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Read device time: 22
I1209: Started routing
I1223: Total Nets : 406 
I1212: Iteration  1 :    34 unrouted : 5 seconds
I1212: Iteration  2 :     5 unrouted : 3 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 10
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 34 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 25 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "ADV_CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 200 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX8K --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 02:19:06 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
INFO - synthesis: ../tx_pll_fast.v(1): compiling module TX_PLL_FAST. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVR=4'b01,DIVF=7'b1001110,DIVQ=3'b100,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: ../tx_pll_fast.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(86): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(93): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(72): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
WARNING - synthesis: ../main.v(65): net TX_DATA[7] does not have a driver. VDB-1002
Last elaborated design is main()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = main.
WARNING - synthesis: ../main.v(65): net TX_DATA[7] does not have a driver. VDB-1002
WARNING - synthesis: ../tx_pll_fast.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port DEBUG[7] to input.
######## Converting I/O port DEBUG[6] to input.
######## Converting I/O port DEBUG[5] to output.
######## Converting I/O port DEBUG[4] to output.
######## Converting I/O port DEBUG[3] to output.
######## Converting I/O port DEBUG[2] to output.
######## Converting I/O port DEBUG[1] to output.
######## Converting I/O port DEBUG[0] to output.



Applying 50.000000 MHz constraint to all clocks

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Results of NGD DRC are available in main_drc.log.

################### Begin Area Report (main)######################
Number of register bits => 240 of 7680 (3 % )
SB_CARRY => 69
SB_DFF => 9
SB_DFFE => 1
SB_DFFESR => 112
SB_DFFESS => 72
SB_DFFNSR => 24
SB_DFFSR => 22
SB_GB_IO => 1
SB_IO => 39
SB_LUT4 => 174
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : tx_pll/ADV_CLK_c, loads : 200
  Net : TVP_CLK_c, loads : 44
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : transmit_module/video_signal_controller/ADV_VSYNC_c, loads : 133
  Net : transmit_module/video_signal_controller/n2156, loads : 49
  Net : transmit_module/video_signal_controller/n2157, loads : 49
  Net : transmit_module/video_signal_controller/n526, loads : 26
  Net : transmit_module/video_signal_controller/n1149, loads : 22
  Net : receive_module/rx_counter/n2154, loads : 22
  Net : transmit_module/video_signal_controller/n1995, loads : 21
  Net : transmit_module/n692, loads : 16
  Net : transmit_module/video_signal_controller/n866, loads : 15
  Net : transmit_module/video_signal_controller/n2153, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |   50.000 MHz|   42.724 MHz|    15 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 37.301  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.953  secs
--------------------------------------------------------------
Current Implementation HP2VGA_Implmnt its sbt path: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf " "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist" "-pBG121" "-yE:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf " "-sE:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf...
Parsing constraint file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf ...
start to read sdc/scf file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
sdc_reader OK E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
start to read sdc/scf file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
sdc_reader OK E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
Stored edif netlist at E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main...
Warning: The terminal connectivity ADV_R_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_BLANK_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_SYNC_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001

write Timing Constraint to E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package BG121 --deviceMarketName iCE40HX8K --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --outdir E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - BG121
Design database      - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main
SDC file             - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DEBUG[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[0], as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	174
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	39
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	143
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	144
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_TVP_CLK_c_THRU_LUT4_0_LC_317", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	319
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	184
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	66
        CARRY Only       	:	0
        LUT with CARRY   	:	13
    LogicCells                  :	319/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	40/93
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 39.5 (sec)

Final Design Statistics
    Number of LUTs      	:	319
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	39
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	319/7680
    PLBs                        :	65/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	40/93
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: TVP_CLK | Frequency: 149.97 MHz | Target: 20.00 MHz
Clock: TX_CLK | Frequency: N/A | Target: 48.76 MHz
Clock: main|TVP_CLK | Frequency: N/A | Target: 50.00 MHz
Clock: tx_pll.TX_PLL_FAST_inst/PLLOUTCORE | Frequency: 74.63 MHz | Target: 49.37 MHz
Clock: tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 49.37 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 43.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1079
used logic cells: 319
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1079
used logic cells: 319
Translating sdc file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router" --sdf_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router --sdf_file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design main
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Read device time: 13
I1209: Started routing
I1223: Total Nets : 403 
I1212: Iteration  1 :    32 unrouted : 3 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 13 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at tx_pll.TX_PLL_FAST_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "ADV_CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 154 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX8K --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 9 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 02:36:19 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
ERROR - synthesis: ../main.v(41): pll1 is already declared. VERI-1116
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 02:36:31 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
WARNING - synthesis: ../main.v(35): instantiating unknown module PLL_20_TO_100MHz. VERI-1063
WARNING - synthesis: ../main.v(41): instantiating unknown module PLL_100_TO_48MHz96. VERI-1063
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(86): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(93): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(72): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
ERROR - synthesis: ../main.v(35): net ADV_BLANK_N is constantly driven from multiple places at instance pll1, on port RESET. VDB-1000
WARNING - synthesis: Net ADV_BLANK_N has following drivers :
	 instance i2



Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 02:36:58 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
WARNING - synthesis: ../main.v(36): instantiating unknown module PLL_20_TO_100MHz. VERI-1063
WARNING - synthesis: ../main.v(42): instantiating unknown module PLL_100_TO_48MHz96. VERI-1063
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(86): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(93): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(73): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
WARNING - synthesis: Net ADV_BLANK_N has following drivers :
	 instance i2



ERROR - synthesis: ../main.v(36): net ADV_BLANK_N is constantly driven from multiple places at instance pll1, on port RESET. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 02:37:29 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
Verilog design file = ../PLL_100_O_48MHz96.v
Verilog design file = ../PLL_20_TO_100MHz.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file ../pll_100_o_48mhz96.v. VERI-1482
Analyzing Verilog file ../pll_20_to_100mhz.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
INFO - synthesis: ../pll_20_to_100mhz.v(1): compiling module PLL_20_TO_100MHz. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVF=7'b0100111,DIVQ=3'b011,FILTER_RANGE=3'b010). VERI-1018
WARNING - synthesis: ../pll_20_to_100mhz.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
WARNING - synthesis: ../main.v(42): instantiating unknown module PLL_100_TO_48MHz96. VERI-1063
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(86): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(93): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(73): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
WARNING - synthesis: Net ADV_BLANK_N has following drivers :
	 instance i2



ERROR - synthesis: ../main.v(42): net ADV_BLANK_N is constantly driven from multiple places at instance pll2, on port RESET. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "HP2VGA_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 23 02:39:39 2018


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f HP2VGA_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX8K

### Package : BG121

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 206

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = main.
Target frequency = 50.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HP2VGA_Implmnt/HP2VGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA (searchpath added)
Verilog design file = ../main.v
Verilog design file = ../TX_PLL.v
Verilog design file = ../RAM.v
Verilog design file = ../TX.v
Verilog design file = ../RX.v
Verilog design file = ../O_COUNTER.v
Verilog design file = ../VGA_CONTROL.v
Verilog design file = ../TX_PLL_FAST.v
Verilog design file = ../PLL_20_TO_100MHz.v
Verilog design file = ../PLL_100_TO_48MHz96.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../main.v. VERI-1482
Analyzing Verilog file ../tx_pll.v. VERI-1482
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../tx.v. VERI-1482
WARNING - synthesis: ../tx.v(42): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file ../rx.v. VERI-1482
Analyzing Verilog file ../o_counter.v. VERI-1482
Analyzing Verilog file ../vga_control.v. VERI-1482
Analyzing Verilog file ../tx_pll_fast.v. VERI-1482
Analyzing Verilog file ../pll_20_to_100mhz.v. VERI-1482
Analyzing Verilog file ../pll_100_to_48mhz96.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): main
INFO - synthesis: ../main.v(1): compiling module main. VERI-1018
INFO - synthesis: ../pll_20_to_100mhz.v(1): compiling module PLL_20_TO_100MHz. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVF=7'b0100111,DIVQ=3'b011,FILTER_RANGE=3'b010). VERI-1018
WARNING - synthesis: ../pll_20_to_100mhz.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: ../pll_100_to_48mhz96.v(1): compiling module PLL_100_TO_48MHz96. VERI-1018
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVR=4'b0101,DIVF=7'b0101110,DIVQ=3'b100,FILTER_RANGE=3'b010). VERI-1018
WARNING - synthesis: ../pll_100_to_48mhz96.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: ../rx.v(23): compiling module RX. VERI-1018
INFO - synthesis: ../o_counter.v(23): compiling module O_COUNTER. VERI-1018
WARNING - synthesis: ../o_counter.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../o_counter.v(62): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(72): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../o_counter.v(83): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../o_counter.v(84): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../rx.v(57): expression size 32 truncated to fit in target size 14. VERI-1209
INFO - synthesis: ../tx.v(23): compiling module TX. VERI-1018
INFO - synthesis: ../vga_control.v(26): compiling module VGA_CONTROL. VERI-1018
WARNING - synthesis: ../vga_control.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../vga_control.v(86): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../vga_control.v(93): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: ../tx.v(46): actual bit length 32 differs from formal bit length 1 for port RESET. VERI-1330
WARNING - synthesis: ../tx.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tx.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../main.v(73): actual bit length 32 differs from formal bit length 1 for port ENABLE. VERI-1330
WARNING - synthesis: ../main.v(66): net TX_DATA[7] does not have a driver. VDB-1002
Last elaborated design is main()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = main.
WARNING - synthesis: ../main.v(66): net TX_DATA[7] does not have a driver. VDB-1002
WARNING - synthesis: ../pll_20_to_100mhz.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
WARNING - synthesis: ../pll_100_to_48mhz96.v(26): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Converting I/O port DEBUG[7] to input.
######## Converting I/O port DEBUG[6] to input.
######## Converting I/O port DEBUG[5] to output.
######## Converting I/O port DEBUG[4] to output.
######## Converting I/O port DEBUG[3] to output.
######## Converting I/O port DEBUG[2] to output.
######## Converting I/O port DEBUG[1] to output.
######## Converting I/O port DEBUG[0] to output.



Applying 50.000000 MHz constraint to all clocks

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Writing scf file : HP2VGA_Implmnt/HP2VGA.scf

Results of NGD DRC are available in main_drc.log.

################### Begin Area Report (main)######################
Number of register bits => 240 of 7680 (3 % )
SB_CARRY => 69
SB_DFF => 9
SB_DFFE => 1
SB_DFFESR => 112
SB_DFFESS => 72
SB_DFFNSR => 24
SB_DFFSR => 22
SB_GB_IO => 1
SB_IO => 39
SB_LUT4 => 174
SB_PLL40_CORE => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : pll2/ADV_CLK_c, loads : 200
  Net : TVP_CLK_c, loads : 44
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : transmit_module/video_signal_controller/ADV_VSYNC_c, loads : 133
  Net : transmit_module/video_signal_controller/n2158, loads : 49
  Net : transmit_module/video_signal_controller/n2159, loads : 49
  Net : transmit_module/video_signal_controller/n528, loads : 26
  Net : transmit_module/video_signal_controller/n1144, loads : 22
  Net : receive_module/rx_counter/n2155, loads : 22
  Net : transmit_module/video_signal_controller/n1997, loads : 21
  Net : transmit_module/n694, loads : 16
  Net : transmit_module/video_signal_controller/n868, loads : 15
  Net : transmit_module/video_signal_controller/n2156, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk1 [get_nets TVP_CLK_c]               |   50.000 MHz|   42.724 MHz|    15 *
                                        |             |             |
create_clock -period 20.000000 -name    |             |             |
clk0 [get_nets ADV_CLK_c]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 37.008  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.844  secs
--------------------------------------------------------------
Current Implementation HP2VGA_Implmnt its sbt path: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf " "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist" "-pBG121" "-yE:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf " "-sE:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.edf...
Parsing constraint file: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/constraint/main_pcf_sbt.pcf ...
start to read sdc/scf file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
sdc_reader OK E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/HP2VGA.scf
start to read sdc/scf file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
sdc_reader OK E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\constraint\timing_constraints.sdc 
Stored edif netlist at E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main...
Warning: The terminal connectivity ADV_R_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_BLANK_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_HSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_6:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_SYNC_N_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_7:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_B_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_R_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_VSYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TVP_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ADV_R_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_B_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_G_pad_5:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ADV_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001

write Timing Constraint to E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: main

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package BG121 --deviceMarketName iCE40HX8K --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --outdir E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package BG121 --deviceMarketName iCE40HX8K --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - BG121
Design database      - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main
SDC file             - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	174
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	39
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	143
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	144
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DEBUG[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TVP_VIDEO[0], as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at pll1.PLL_20_TO_100MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll1.PLL_20_TO_100MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll2.PLL_100_TO_48MHz96_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll2.PLL_100_TO_48MHz96_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_TVP_CLK_c_THRU_LUT4_0_LC_317", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	319
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	184
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	66
        CARRY Only       	:	0
        LUT with CARRY   	:	13
    LogicCells                  :	319/7680
    PLBs                        :	46/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	40/93
    PLLs                        :	2/2


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 58.2 (sec)

Final Design Statistics
    Number of LUTs      	:	319
    Number of DFFs      	:	240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	39
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2

Device Utilization Summary
    LogicCells                  :	319/7680
    PLBs                        :	76/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	40/93
    PLLs                        :	2/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: TVP_CLK | Frequency: 170.27 MHz | Target: 20.00 MHz
Clock: TX_CLK | Frequency: N/A | Target: 48.76 MHz
Clock: main|TVP_CLK | Frequency: N/A | Target: 50.00 MHz
Clock: pll1.PLL_20_TO_100MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 100.00 MHz
Clock: pll1.PLL_20_TO_100MHz_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 100.00 MHz
Clock: pll2.PLL_100_TO_48MHz96_inst/PLLOUTCORE | Frequency: 74.28 MHz | Target: 9.79 MHz
Clock: pll2.PLL_100_TO_48MHz96_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 9.79 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 61.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1092
used logic cells: 319
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc" --dst_sdc_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1092
used logic cells: 319
Translating sdc file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\placer\main_pl.sdc...
Translated sdc file is E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --outdir "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router" --sdf_file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\netlist\oadb-main C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc --outdir E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\router --sdf_file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design main
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at pll2.PLL_100_TO_48MHz96_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll2.PLL_100_TO_48MHz96_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll1.PLL_20_TO_100MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll1.PLL_20_TO_100MHz_inst/PLLOUTGLOBAL
Read device time: 15
I1209: Started routing
I1223: Total Nets : 407 
I1212: Iteration  1 :    33 unrouted : 4 seconds
I1212: Iteration  2 :     0 unrouted : 2 seconds
I1215: Routing is successful
Routing time: 8
I1206: Completed routing
I1204: Writing Design main
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 25 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v" --vhdl "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd" --lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\packer\main_pk.sdc" --out-sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.v
Writing E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt/sbt/outputs/simulation_netlist\main_sbt.vhd
Netlister succeeded.

Netlister run-time: 17 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc" --sdf-file "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf" --report-file "E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\netlister\main_sbt.sdc --sdf-file E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\simulation_netlist\main_sbt.sdf --report-file E:\Materials\KDP\Oscilloscope Mod\HP2VGA\Software\HP2VGA_iCE40\HP2VGA\HP2VGA_Implmnt\sbt\outputs\timer\main_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at pll1.PLL_20_TO_100MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll1.PLL_20_TO_100MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll2.PLL_100_TO_48MHz96_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll2.PLL_100_TO_48MHz96_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "ADV_CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 283 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\netlist\oadb-main" --device_name iCE40HX8K --package BG121 --outdir "E:/Materials/KDP/Oscilloscope Mod/HP2VGA/Software/HP2VGA_iCE40/HP2VGA/HP2VGA_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 13 (sec)
bitmap succeed.
