<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-rc.19" />
    <meta name="theme" content="VuePress Theme Hope 2.0.0-rc.71" />
    <style>
      :root {
        --vp-c-bg: #fff;
      }

      [data-theme="dark"] {
        --vp-c-bg: #1b1b1f;
      }

      html,
      body {
        background: var(--vp-c-bg);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <title>实验3：HMDI输出实验 | 主页</title><meta name="description" content="vuepress-theme-hope 的文档演示">
    <link rel="preload" href="/FPGA-course/assets/style-BYV_1N69.css" as="style"><link rel="stylesheet" href="/FPGA-course/assets/style-BYV_1N69.css">
    <link rel="modulepreload" href="/FPGA-course/assets/app-K29S6iA3.js"><link rel="modulepreload" href="/FPGA-course/assets/chapter3.html-DaCCyhD4.js"><link rel="modulepreload" href="/FPGA-course/assets/plugin-vue_export-helper-DlAUqK2U.js">
    <link rel="prefetch" href="/FPGA-course/assets/portfolio.html-QlCIvKLi.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-B8i_OD5Z.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter0.html-CpgIi1LZ.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-Djo-RAxu.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-zmTa4s5P.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-C7LsRRY3.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-CFr5-xwI.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-Bz1tIc1w.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-DUxbXo91.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-DXNAvk6q.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter8.html-C4lxJ3lw.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-jIKdWjFD.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-BuaSvhcC.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-DnJDGVTQ.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-DUrwOm4f.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-D-VwkNrV.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-BGTsG_Vq.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-DcEE7Uau.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-BzxgFc66.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/LED_matrix.html-B_ynuMck.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/Mic_array.html-Cwoz4sxN.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-CuQBpjhM.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/404.html-daC3bRly.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/mermaid.esm.min-DdQXF56m.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/photoswipe.esm-CMg0yb1C.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/setupDevtools-7MC2TMWH-C1KDIYBi.js" as="script">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><!--[--><div class="theme-container no-navbar external-link-icon has-toc" vp-container><!----><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar" vp-sidebar><!----><ul class="vp-sidebar-links"><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/" aria-label="课程简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="school" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->课程简介<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/portfolio.html" aria-label="作者简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="house" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->作者简介<!----></a></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable" type="button"><!----><span class="vp-sidebar-title">FPGA系统设计</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable active" type="button"><!----><span class="vp-sidebar-title">FPGA系统设计实验教程</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/" aria-label="FPGA系统设计实验教程" iconsizing="both"><!---->FPGA系统设计实验教程<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter1.html" aria-label="实验1：认识ZYNQ7020开发板" iconsizing="both"><!---->实验1：认识ZYNQ7020开发板<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter2.html" aria-label="实验2：认识Vivado" iconsizing="both"><!---->实验2：认识Vivado<!----></a></li><li><a class="route-link route-link-active auto-link vp-sidebar-link active" href="/FPGA-course/experiment/chapter3.html" aria-label="实验3：HMDI输出实验" iconsizing="both"><!---->实验3：HMDI输出实验<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter4.html" aria-label="实验4：体验 ARM 裸机输出 &quot;Hello World&quot;" iconsizing="both"><!---->实验4：体验 ARM 裸机输出 &quot;Hello World&quot;<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter6.html" aria-label="实验6；PS端MIO的使用" iconsizing="both"><!---->实验6；PS端MIO的使用<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter7.html" aria-label="实验7：PS端EMIO操作与PL端外设控制" iconsizing="both"><!---->实验7：PS端EMIO操作与PL端外设控制<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter5.html" aria-label="PS定时器中断实验" iconsizing="both"><!---->PS定时器中断实验<!----></a></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable" type="button"><!----><span class="vp-sidebar-title">FPGA项目驱动式课程设计</span><span class="vp-arrow end"></span></button><!----></section></li></ul><!----></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->实验3：HMDI输出实验</h1><div class="page-info"><!----><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon" name="calendar"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span data-allow-mismatch="text">2025年4月1日</span><meta property="datePublished" content="2025-04-01T01:16:47.000Z"></span><!----><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon" name="timer"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>大约 4 分钟</span><meta property="timeRequired" content="PT4M"></span><!----><!----></div><hr></div><div class="vp-toc-placeholder"><aside id="toc" vp-toc><!----><!--[--><div class="vp-toc-header">此页内容<button type="button" class="print-button" title="打印"><svg xmlns="http://www.w3.org/2000/svg" class="icon print-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="print icon" name="print"><path d="M819.2 364.8h-44.8V128c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v236.8h-44.8C145.067 364.8 96 413.867 96 473.6v192c0 59.733 49.067 108.8 108.8 108.8h44.8V896c0 17.067 14.933 32 32 32h460.8c17.067 0 32-14.933 32-32V774.4h44.8c59.733 0 108.8-49.067 108.8-108.8v-192c0-59.733-49.067-108.8-108.8-108.8zM313.6 160h396.8v204.8H313.6V160zm396.8 704H313.6V620.8h396.8V864zM864 665.6c0 25.6-19.2 44.8-44.8 44.8h-44.8V588.8c0-17.067-14.933-32-32-32H281.6c-17.067 0-32 14.933-32 32v121.6h-44.8c-25.6 0-44.8-19.2-44.8-44.8v-192c0-25.6 19.2-44.8 44.8-44.8h614.4c25.6 0 44.8 19.2 44.8 44.8v192z"></path></svg></button><div class="arrow end"></div></div><div class="vp-toc-wrapper"><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#实验概述">实验概述</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#硬件设计">硬件设计</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#hdmi接口方案">HDMI接口方案</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#vivado工程搭建">Vivado工程搭建</a></li><li><ul class="vp-toc-list"><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#工程初始化">工程初始化</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#ip核配置">IP核配置</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#彩条生成模块">彩条生成模块</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level3" href="#顶层模块设计">顶层模块设计</a></li><!----><!--]--></ul></li><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#关键实现步骤">关键实现步骤</a></li><!----><!--]--><!--[--><li class="vp-toc-item"><a class="route-link vp-toc-link level2" href="#注意事项">注意事项</a></li><!----><!--]--></ul><div class="vp-toc-marker" style="top:-1.7rem;"></div></div><!--]--><!----></aside></div><!----><div class="theme-hope-content" vp-content><h1 id="实验3-hmdi输出实验" tabindex="-1"><a class="header-anchor" href="#实验3-hmdi输出实验"><span>实验3：HMDI输出实验</span></a></h1><p><strong>实验 Vivado 工程：</strong> <code>hdmi_output_test</code><br><strong>责任角色：</strong> FPGA 工程师</p><h2 id="实验概述" tabindex="-1"><a class="header-anchor" href="#实验概述"><span>实验概述</span></a></h2><p>本章通过HDMI彩条输出实验，为后续视频处理奠定基础。实验不涉及PS系统，需掌握FPGA基础知识，重点关注以下要素：</p><ul><li><strong>像素时钟</strong>：分辨率相关的时序基准（本实验采用720p，74.25MHz）</li><li><strong>时序参数</strong>：行/场同步信号的有效长度、前后肩周期</li><li><strong>数据生成</strong>：RGB彩条数据的产生与编码</li></ul><blockquote><p><strong>实验特点</strong>：<br> 开发板直接使用FPGA的3.3V差分IO驱动HDMI接口，无需外置编码芯片。</p></blockquote><hr><h2 id="硬件设计" tabindex="-1"><a class="header-anchor" href="#硬件设计"><span>硬件设计</span></a></h2><h3 id="hdmi接口方案" tabindex="-1"><a class="header-anchor" href="#hdmi接口方案"><span>HDMI接口方案</span></a></h3><!--[--><div class="mermaid-actions"><button class="preview-button" title="preview"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 1316 1024" fill="currentColor"><path d="M658.286 0C415.89 0 0 297.106 0 512c0 214.82 415.89 512 658.286 512 242.322 0 658.285-294.839 658.285-512S900.608 0 658.286 0zm0 877.714c-161.573 0-512-221.769-512-365.714 0-144.018 350.427-365.714 512-365.714 161.572 0 512 217.16 512 365.714s-350.428 365.714-512 365.714z"/><path d="M658.286 292.571a219.429 219.429 0 1 0 0 438.858 219.429 219.429 0 0 0 0-438.858zm0 292.572a73.143 73.143 0 1 1 0-146.286 73.143 73.143 0 0 1 0 146.286z"/></svg></button><button class="download-button" title="download"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 1024 1024" fill="currentColor"><path d="M828.976 894.125H190.189c-70.55 0-127.754-57.185-127.754-127.753V606.674c0-17.634 14.31-31.933 31.933-31.933h63.889c17.634 0 31.932 14.299 31.932 31.933v95.822c0 35.282 28.596 63.877 63.877 63.877h511.033c35.281 0 63.877-28.595 63.877-63.877v-95.822c0-17.634 14.298-31.933 31.943-31.933h63.878c17.635 0 31.933 14.299 31.933 31.933v159.7c0 70.566-57.191 127.751-127.754 127.751zM249.939 267.51c12.921-12.92 33.885-12.92 46.807 0l148.97 148.972V94.893c0-17.634 14.302-31.947 31.934-31.947h63.876c17.638 0 31.946 14.313 31.946 31.947v321.589l148.97-148.972c12.922-12.92 33.876-12.92 46.797 0l46.814 46.818c12.922 12.922 12.922 33.874 0 46.807L552.261 624.93c-1.14 1.138-21.664 13.684-42.315 13.693-20.877.01-41.88-12.542-43.021-13.693L203.122 361.135c-12.923-12.934-12.923-33.885 0-46.807l46.817-46.818z"/></svg></button></div><div class="mermaid-wrapper"><div style="display:flex;align-items:center;justify-content:center;height:96px;" class="mermaid-loading"><span style="--loading-icon: url(&quot;data:image/svg+xml;utf8,%3Csvg xmlns=&#39;http://www.w3.org/2000/svg&#39; preserveAspectRatio=&#39;xMidYMid&#39; viewBox=&#39;25 25 50 50&#39;%3E%3CanimateTransform attributeName=&#39;transform&#39; type=&#39;rotate&#39; dur=&#39;2s&#39; keyTimes=&#39;0;1&#39; repeatCount=&#39;indefinite&#39; values=&#39;0;360&#39;%3E%3C/animateTransform%3E%3Ccircle cx=&#39;50&#39; cy=&#39;50&#39; r=&#39;20&#39; fill=&#39;none&#39; stroke=&#39;currentColor&#39; stroke-width=&#39;4&#39; stroke-linecap=&#39;round&#39;%3E%3Canimate attributeName=&#39;stroke-dasharray&#39; dur=&#39;1.5s&#39; keyTimes=&#39;0;0.5;1&#39; repeatCount=&#39;indefinite&#39; values=&#39;1,200;90,200;1,200&#39;%3E%3C/animate%3E%3Canimate attributeName=&#39;stroke-dashoffset&#39; dur=&#39;1.5s&#39; keyTimes=&#39;0;0.5;1&#39; repeatCount=&#39;indefinite&#39; values=&#39;0;-35px;-125px&#39;%3E%3C/animate%3E%3C/circle%3E%3C/svg%3E&quot;);
--icon-size: 48px;
display: inline-block;
width: var(--icon-size);
height: var(--icon-size);
background-color: currentcolor;
-webkit-mask-image: var(--loading-icon);
mask-image: var(--loading-icon);
"></span></div></div><!--]--><ul><li><strong>信号类型</strong>：TMDS差分信号（FPGA直接输出）</li><li><strong>分辨率支持</strong>：720p (1280x720@60Hz)</li><li><strong>关键参数</strong>：</li></ul><table><thead><tr><th>参数类型</th><th>符号</th><th>值</th><th>说明</th></tr></thead><tbody><tr><td><strong>行时序</strong></td><td>H_ACTIVE</td><td>1280</td><td>行有效像素周期数</td></tr><tr><td></td><td>H_FP</td><td>110</td><td>行同步前肩长度</td></tr><tr><td></td><td>H_SYNC</td><td>40</td><td>行同步脉冲长度</td></tr><tr><td></td><td>H_BP</td><td>220</td><td>行同步后肩长度</td></tr><tr><td><strong>场时序</strong></td><td>V_ACTIVE</td><td>720</td><td>场有效行数</td></tr><tr><td></td><td>V_FP</td><td>5</td><td>场同步前肩长度</td></tr><tr><td></td><td>V_SYNC</td><td>5</td><td>场同步脉冲长度</td></tr><tr><td></td><td>V_BP</td><td>20</td><td>场同步后肩长度</td></tr></tbody></table><hr><h2 id="vivado工程搭建" tabindex="-1"><a class="header-anchor" href="#vivado工程搭建"><span>Vivado工程搭建</span></a></h2><h3 id="工程初始化" tabindex="-1"><a class="header-anchor" href="#工程初始化"><span>工程初始化</span></a></h3><ol><li><p><strong>新建工程</strong></p><ul><li>工程名：<code>hdmi_output_test</code></li><li>复制<code>repo</code>文件夹至工程目录（包含HDMI编码器IP）</li></ul></li><li><p><strong>添加第三方IP</strong></p><div class="language-操作步骤 line-numbers-mode" data-highlighter="shiki" data-ext="操作步骤" data-title="操作步骤" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span>IP Catalog → Add Repository → 选择repo文件夹 → 确认添加</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div></div></div><ul><li><strong>关键IP</strong>：<code>RGB to DVI Video Encoder</code>（Digilent提供）</li></ul></li></ol><hr><h3 id="ip核配置" tabindex="-1"><a class="header-anchor" href="#ip核配置"><span>IP核配置</span></a></h3><h4 id="hdmi编码器ip-rgb-to-dvi" tabindex="-1"><a class="header-anchor" href="#hdmi编码器ip-rgb-to-dvi"><span>HDMI编码器IP（RGB to DVI）</span></a></h4><ul><li><strong>IP名称</strong>：<code>rgb2dvi_0</code></li><li><strong>配置参数</strong>： <ul><li>时钟源：内部生成（由像素时钟驱动）</li><li>TMDS时钟范围：<code>&lt;120 MHz</code>（720p模式）</li></ul></li></ul><h4 id="像素时钟生成模块-pll" tabindex="-1"><a class="header-anchor" href="#像素时钟生成模块-pll"><span>像素时钟生成模块（PLL）</span></a></h4><ul><li><strong>IP名称</strong>：<code>video_clock</code></li><li><strong>输入时钟</strong>：50MHz（开发板PL端晶振）</li><li><strong>输出时钟</strong>： <ul><li><code>clk_out1</code>：74.25MHz（像素时钟）</li><li><code>clk_out2</code>：371.25MHz（5倍频，用于TMDS串行化）</li></ul></li></ul><hr><h3 id="彩条生成模块" tabindex="-1"><a class="header-anchor" href="#彩条生成模块"><span>彩条生成模块</span></a></h3><h4 id="模块功能" tabindex="-1"><a class="header-anchor" href="#模块功能"><span>模块功能</span></a></h4><ul><li>产生720p时序信号（HS/VS/DE）</li><li>生成水平方向8色渐变彩条（RGB 24-bit）</li></ul><h4 id="代码核心逻辑" tabindex="-1"><a class="header-anchor" href="#代码核心逻辑"><span>代码核心逻辑</span></a></h4><div class="language-verilog line-numbers-mode" data-highlighter="shiki" data-ext="verilog" data-title="verilog" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">module</span><span style="--shiki-light:#C18401;--shiki-dark:#E5C07B;"> color_bar</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">(</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    input</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> clk,        </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 74.25MHz像素时钟</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    input</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> rst,        </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 高电平复位</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> hs,        </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 行同步信号（高有效）</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> vs,        </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 场同步信号（高有效）</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> de,        </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 数据有效信号</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">7</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">] rgb_r, </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// R分量</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">7</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">] rgb_g, </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// G分量</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">7</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">] rgb_b  </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// B分量</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">);</span></span>
<span class="line"><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">    // 时序参数定义（见5.2.1节表格）</span></span>
<span class="line"><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">    // 彩条生成逻辑...</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">endmodule</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><hr><h3 id="顶层模块设计" tabindex="-1"><a class="header-anchor" href="#顶层模块设计"><span>顶层模块设计</span></a></h3><h4 id="模块结构" tabindex="-1"><a class="header-anchor" href="#模块结构"><span>模块结构</span></a></h4><div class="language-verilog line-numbers-mode" data-highlighter="shiki" data-ext="verilog" data-title="verilog" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">module</span><span style="--shiki-light:#C18401;--shiki-dark:#E5C07B;"> top</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">(</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    input</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> clk_50m,     </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 50MHz输入时钟</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    input</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> rst_n,       </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 复位信号（低有效）</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">3</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">] tmds  </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// HDMI差分信号</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">);</span></span>
<span class="line"><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">    // 时钟模块例化</span></span>
<span class="line"><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">    video_clock</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;"> u_clk</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">(</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .clk_in1(clk_50m),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .clk_out1(pixel_clk),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .clk_out2(serial_clk)</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    );</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    </span></span>
<span class="line"><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">    // 彩条生成模块例化</span></span>
<span class="line"><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">    color_bar</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;"> u_color</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">(</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .clk(pixel_clk),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .rst(~rst_n),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .hs(hs),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .vs(vs),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .de(de),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .rgb_r(r),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .rgb_g(g),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .rgb_b(b)</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    );</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    </span></span>
<span class="line"><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">    // HDMI编码器例化</span></span>
<span class="line"><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">    rgb2dvi_0</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;"> u_dvi</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">(</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .PixelClk(pixel_clk),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .SerialClk(serial_clk),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .aRst(~rst_n),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .vid_pData({r,g,b}),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .vid_pHSync(hs),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .vid_pVSync(vs),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .vid_pVDE(de),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .TMDS_Clk_p(tmds[</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">3</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">]),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .TMDS_Clk_n(tmds[</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">2</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">]),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .TMDS_Data_p(tmds[</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">1</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">]),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .TMDS_Data_n(tmds[</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">3</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">2</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">])</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    );</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">endmodule</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><hr><h2 id="关键实现步骤" tabindex="-1"><a class="header-anchor" href="#关键实现步骤"><span>关键实现步骤</span></a></h2><ol><li><p><strong>IP核生成</strong></p><ul><li>通过IP Catalog添加并配置<code>rgb2dvi_0</code>和<code>video_clock</code>模块。</li></ul></li><li><p><strong>代码集成</strong></p><ul><li>将彩条生成模块<code>color_bar.v</code>加入工程，并连接至顶层模块。</li></ul></li><li><p><strong>约束文件配置</strong></p><ul><li>指定HDMI接口引脚位置与电平标准（LVDS_33）。</li></ul></li><li><p><strong>综合与实现</strong></p><ul><li>运行全流程编译，检查时序收敛性。</li></ul></li></ol><hr><h2 id="注意事项" tabindex="-1"><a class="header-anchor" href="#注意事项"><span>注意事项</span></a></h2><ol><li><p><strong>时钟精度</strong></p><ul><li>确保像素时钟误差在±1%以内，避免显示抖动。</li></ul></li><li><p><strong>差分信号约束</strong></p><ul><li>需在XDC文件中声明TMDS信号的差分对属性。</li></ul></li><li><p><strong>复位逻辑</strong></p><ul><li>编码器IP的复位信号需与像素时钟同步。</li></ul></li></ol><hr><blockquote><p><strong>扩展学习</strong>：<br> 可通过修改<code>color_bar</code>模块的时序参数，适配其他分辨率（如1080p），需同步调整像素时钟与编码器配置。</p></blockquote></div><!----><footer class="vp-page-meta"><!----><div class="vp-meta-item git-info"><div class="update-time"><span class="vp-meta-label">上次编辑于: </span><span class="vp-meta-info" data-allow-mismatch="text">2025/6/8 09:14:20</span></div><div class="contributors"><span class="vp-meta-label">贡献者: </span><!--[--><!--[--><span class="vp-meta-info" title="email: zhouxzh@gdut.edu.cn">Xianzhong Zhou</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="route-link auto-link prev" href="/FPGA-course/experiment/chapter2.html" aria-label="实验2：认识Vivado" iconsizing="both"><div class="hint"><span class="arrow start"></span>上一页</div><div class="link"><!---->实验2：认识Vivado</div></a><a class="route-link auto-link next" href="/FPGA-course/experiment/chapter4.html" aria-label="实验4：体验 ARM 裸机输出 &quot;Hello World&quot;" iconsizing="both"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">实验4：体验 ARM 裸机输出 &quot;Hello World&quot;<!----></div></a></nav><!----><!----><!--]--></main><!--]--><!----></div><!--]--><!--]--><!--[--><!----><!--[--><!--]--><!--]--><!--]--></div>
    <script type="module" src="/FPGA-course/assets/app-K29S6iA3.js" defer></script>
  </body>
</html>
