0.7
2020.2
Nov  8 2024
22:36:57
C:/Design RTL/project_15 up_2bit/project_15 up_2bit.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Design RTL/project_15 up_2bit/project_15 up_2bit.srcs/sim_1/new/up_2_tb.v,1751282516,verilog,,,,up_2_tb,,,,,,,,
C:/Design RTL/project_15 up_2bit/project_15 up_2bit.srcs/sources_1/new/up_2.v,1751282606,verilog,,C:/Design RTL/project_15 up_2bit/project_15 up_2bit.srcs/sim_1/new/up_2_tb.v,,up_2,,,,,,,,
