/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [21:0] _05_;
  reg [21:0] _06_;
  reg [7:0] _07_;
  wire [3:0] _08_;
  wire [7:0] _09_;
  wire [3:0] _10_;
  reg [23:0] _11_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [25:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [19:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire [7:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~(_00_ & celloutsig_0_31z[1]);
  assign celloutsig_0_56z = ~(_02_ & celloutsig_0_32z[3]);
  assign celloutsig_0_64z = ~(celloutsig_0_57z & celloutsig_0_54z);
  assign celloutsig_0_71z = ~(celloutsig_0_12z & celloutsig_0_13z);
  assign celloutsig_1_6z = ~(celloutsig_1_4z & in_data[130]);
  assign celloutsig_1_18z = ~(celloutsig_1_13z & celloutsig_1_5z);
  assign celloutsig_0_21z = ~(celloutsig_0_3z[11] & celloutsig_0_13z);
  assign celloutsig_0_5z = ~(_03_ | _04_);
  assign celloutsig_0_44z = ~celloutsig_0_6z[7];
  assign celloutsig_1_11z = ~celloutsig_1_5z;
  assign celloutsig_0_25z = ~celloutsig_0_21z;
  assign celloutsig_0_35z = ~((celloutsig_0_26z[4] | celloutsig_0_31z[3]) & _04_);
  assign celloutsig_0_51z = ~((celloutsig_0_5z | celloutsig_0_33z) & celloutsig_0_32z[4]);
  assign celloutsig_0_9z = ~((in_data[44] | celloutsig_0_5z) & celloutsig_0_2z);
  assign celloutsig_0_15z = ~(in_data[23] ^ celloutsig_0_9z);
  assign celloutsig_0_20z = ~(celloutsig_0_14z[6] ^ celloutsig_0_4z);
  assign celloutsig_0_28z = ~(celloutsig_0_14z[10] ^ celloutsig_0_18z[16]);
  reg [3:0] _29_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _29_ <= 4'h0;
    else _29_ <= in_data[80:77];
  assign { _03_, _04_, _08_[1], _01_ } = _29_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 22'h000000;
    else _06_ <= { _05_[21:20], _02_, _05_[18], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_9z };
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _07_ <= 8'h00;
    else _07_ <= celloutsig_0_22z[21:14];
  reg [7:0] _32_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _32_ <= 8'h00;
    else _32_ <= { celloutsig_0_18z[5:3], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_12z };
  assign { _09_[7:6], _05_[21:20], _02_, _05_[18], _09_[1:0] } = _32_;
  reg [3:0] _33_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _33_ <= 4'h0;
    else _33_ <= { celloutsig_0_17z[5:3], celloutsig_0_13z };
  assign { _00_, _10_[2:0] } = _33_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _11_ <= 24'h000000;
    else _11_ <= { _09_[7:6], _05_[21:20], _02_, _05_[18], _09_[1:0], celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_0_3z = in_data[46:33] / { 1'h1, in_data[83:79], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, _03_, _04_, _08_[1], _01_ };
  assign celloutsig_0_14z = { celloutsig_0_3z[11:2], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_1z } / { 1'h1, celloutsig_0_9z, celloutsig_0_13z, _03_, _04_, _08_[1], _01_, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z, in_data[0] };
  assign celloutsig_0_54z = { celloutsig_0_32z[3:0], celloutsig_0_48z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_52z } == { in_data[51], celloutsig_0_33z, celloutsig_0_39z, celloutsig_0_11z, celloutsig_0_49z, _09_[7:6], _05_[21:20], _02_, _05_[18], _09_[1:0], celloutsig_0_15z };
  assign celloutsig_0_65z = { celloutsig_0_7z, celloutsig_0_63z, celloutsig_0_13z, celloutsig_0_31z } == { celloutsig_0_22z[16:13], celloutsig_0_63z, celloutsig_0_7z, celloutsig_0_48z, celloutsig_0_51z };
  assign celloutsig_0_13z = { celloutsig_0_3z[10:9], celloutsig_0_7z, _03_, _04_, _08_[1], _01_, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_10z } == { celloutsig_0_6z[8:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_48z = { celloutsig_0_42z[18:11], celloutsig_0_14z } >= { celloutsig_0_14z[14:1], celloutsig_0_6z };
  assign celloutsig_0_70z = { celloutsig_0_18z[12:7], celloutsig_0_64z, celloutsig_0_47z, _07_, celloutsig_0_44z } >= { _06_[9:6], celloutsig_0_59z, celloutsig_0_63z, celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_65z, celloutsig_0_47z, celloutsig_0_50z };
  assign celloutsig_0_10z = celloutsig_0_3z[10:5] >= in_data[95:90];
  assign celloutsig_0_39z = { celloutsig_0_18z[18:5], celloutsig_0_10z } && _11_[20:6];
  assign celloutsig_0_4z = { in_data[51:43], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, _03_, _04_, _08_[1], _01_, celloutsig_0_1z } && { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_52z = { celloutsig_0_6z[2:1], celloutsig_0_7z, celloutsig_0_41z, celloutsig_0_4z } && celloutsig_0_6z[8:2];
  assign celloutsig_0_34z = { celloutsig_0_31z[3], celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_12z } || { celloutsig_0_18z[5], celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_33z };
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_5z, _03_, _04_, _08_[1], _01_, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z, _03_, _04_, _08_[1], _01_, celloutsig_0_4z } || { celloutsig_0_7z[1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_32z = - in_data[43:39];
  assign celloutsig_0_36z = - { celloutsig_0_3z[10:6], celloutsig_0_5z };
  assign celloutsig_0_17z = - { in_data[34:16], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_19z = - { celloutsig_0_18z[14:8], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_26z = - { celloutsig_0_17z[17:14], celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_0_30z = - { celloutsig_0_18z[9:4], celloutsig_0_4z };
  assign celloutsig_1_4z = in_data[138:135] !== in_data[105:102];
  assign celloutsig_1_7z = { in_data[101:100], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } !== { celloutsig_1_0z[12:5], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z } !== celloutsig_0_3z[5:2];
  assign celloutsig_0_2z = { in_data[9:5], celloutsig_0_1z } !== { in_data[36:35], _03_, _04_, _08_[1], _01_ };
  assign celloutsig_0_40z = { _11_[23:14], celloutsig_0_33z } | { celloutsig_0_37z[13:4], celloutsig_0_12z };
  assign celloutsig_0_55z = { celloutsig_0_30z[5:1], celloutsig_0_7z } | { celloutsig_0_6z[7:2], celloutsig_0_2z, celloutsig_0_41z };
  assign celloutsig_0_7z = { _08_[1], _01_, celloutsig_0_2z } | { celloutsig_0_3z[6:5], celloutsig_0_4z };
  assign celloutsig_0_59z = celloutsig_0_14z[0] & celloutsig_0_50z;
  assign celloutsig_1_13z = celloutsig_1_9z & celloutsig_1_7z;
  assign celloutsig_0_50z = | { celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_32z, celloutsig_0_28z, celloutsig_0_25z, in_data[73:72] };
  assign celloutsig_0_57z = | { celloutsig_0_18z[15:13], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_2z = | in_data[176:173];
  assign celloutsig_1_19z = | { celloutsig_1_11z, celloutsig_1_8z[6:3], celloutsig_1_6z };
  assign celloutsig_0_47z = ~^ celloutsig_0_36z[5:2];
  assign celloutsig_1_3z = ~^ celloutsig_1_0z[10:3];
  assign celloutsig_1_5z = ^ in_data[185:168];
  assign celloutsig_0_1z = ^ { _01_, _03_, _04_, _08_[1], _01_ };
  assign celloutsig_0_42z = { celloutsig_0_28z, celloutsig_0_34z, celloutsig_0_37z, _00_, _10_[2:0] } >> { celloutsig_0_36z[5:1], celloutsig_0_37z, celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[153:148], celloutsig_1_6z } >> { celloutsig_1_0z[8:3], celloutsig_1_2z };
  assign celloutsig_0_31z = celloutsig_0_14z[8:4] >> celloutsig_0_17z[14:10];
  assign celloutsig_0_37z = { celloutsig_0_14z[6:3], celloutsig_0_20z, celloutsig_0_6z } >>> { _09_[6], _05_[21:20], _02_, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_35z, _03_, _04_, _08_[1], _01_ };
  assign celloutsig_0_6z = { in_data[50:43], celloutsig_0_4z } >>> celloutsig_0_3z[12:4];
  assign celloutsig_1_0z = in_data[148:133] >>> in_data[122:107];
  assign celloutsig_0_16z = { celloutsig_0_6z[5:2], _03_, _04_, _08_[1], _01_, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_5z, _03_, _04_, _08_[1], _01_ } >>> { celloutsig_0_6z[6:1], celloutsig_0_7z, celloutsig_0_10z, _03_, _04_, _08_[1], _01_, celloutsig_0_4z };
  assign celloutsig_0_18z = { in_data[19:15], celloutsig_0_14z } >>> in_data[85:66];
  assign celloutsig_0_22z = { celloutsig_0_18z[8:1], celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_1z } >>> { celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_21z };
  assign celloutsig_0_63z = ~((celloutsig_0_56z & celloutsig_0_55z[2]) | celloutsig_0_13z);
  assign celloutsig_0_33z = ~((celloutsig_0_6z[3] & _03_) | (celloutsig_0_22z[9] & celloutsig_0_2z));
  assign celloutsig_0_49z = ~((celloutsig_0_22z[13] & celloutsig_0_40z[4]) | (celloutsig_0_20z & celloutsig_0_4z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z[12] & in_data[167]) | (in_data[151] & in_data[186]));
  assign celloutsig_0_8z = ~((in_data[30] & celloutsig_0_6z[8]) | (celloutsig_0_4z & celloutsig_0_4z));
  assign celloutsig_1_9z = ~((celloutsig_1_6z & celloutsig_1_6z) | (celloutsig_1_8z[1] & in_data[158]));
  assign { _05_[19], _05_[17:0] } = { _02_, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_9z };
  assign { _08_[3:2], _08_[0] } = { _03_, _04_, _01_ };
  assign _09_[5:2] = { _05_[21:20], _02_, _05_[18] };
  assign _10_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
