--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Org-Sword.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.019ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_60 (SLICE_X66Y56.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.667ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO1   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y45.B1      net (fanout=1)        0.935   ram_data_out<1>
    SLICE_X72Y45.B       Tilo                  0.043   U1/MEMWBReg/MEMWBMemoryData<3>
                                                       U4/Mmux_Cpu_data4bus121
    SLICE_X74Y44.C2      net (fanout=1)        0.526   Data_in<1>
    SLICE_X74Y44.CMUX    Tilo                  0.239   U1/IFIDReg/IFIDInstruction<1>
                                                       U5/MUX1_DispData/Mmux_o_311
                                                       U5/MUX1_DispData/Mmux_o_2_f7_10
    SLICE_X71Y54.A2      net (fanout=12)       0.744   Disp_num<1>
    SLICE_X71Y54.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X71Y54.D1      net (fanout=2)        0.368   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X71Y54.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X71Y54.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X71Y54.C       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X66Y56.D2      net (fanout=1)        0.549   U6/XLXN_390<60>
    SLICE_X66Y56.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X66Y56.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X66Y56.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (2.231ns logic, 3.436ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.457ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO1   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y45.B1      net (fanout=1)        0.935   ram_data_out<1>
    SLICE_X72Y45.B       Tilo                  0.043   U1/MEMWBReg/MEMWBMemoryData<3>
                                                       U4/Mmux_Cpu_data4bus121
    SLICE_X74Y44.C2      net (fanout=1)        0.526   Data_in<1>
    SLICE_X74Y44.CMUX    Tilo                  0.239   U1/IFIDReg/IFIDInstruction<1>
                                                       U5/MUX1_DispData/Mmux_o_311
                                                       U5/MUX1_DispData/Mmux_o_2_f7_10
    SLICE_X70Y54.C5      net (fanout=12)       0.551   Disp_num<1>
    SLICE_X70Y54.C       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X71Y54.D2      net (fanout=2)        0.351   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X71Y54.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X71Y54.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X71Y54.C       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X66Y56.D2      net (fanout=1)        0.549   U6/XLXN_390<60>
    SLICE_X66Y56.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X66Y56.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X66Y56.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (2.231ns logic, 3.226ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.389ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO3   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X72Y45.D1      net (fanout=1)        0.897   ram_data_out<3>
    SLICE_X72Y45.D       Tilo                  0.043   U1/MEMWBReg/MEMWBMemoryData<3>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X71Y45.C4      net (fanout=1)        0.323   Data_in<3>
    SLICE_X71Y45.CMUX    Tilo                  0.244   U1/IFIDReg/IFIDInstruction<3>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X71Y54.A4      net (fanout=13)       0.702   Disp_num<3>
    SLICE_X71Y54.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X71Y54.D1      net (fanout=2)        0.368   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X71Y54.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X71Y54.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X71Y54.C       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X66Y56.D2      net (fanout=1)        0.549   U6/XLXN_390<60>
    SLICE_X66Y56.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X66Y56.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X66Y56.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      5.389ns (2.236ns logic, 3.153ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X63Y59.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.644ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y45.A1      net (fanout=1)        0.748   ram_data_out<15>
    SLICE_X61Y45.A       Tilo                  0.043   U1/MEMWBReg/MEMWBMemoryData<18>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X64Y45.C6      net (fanout=1)        0.325   Data_in<15>
    SLICE_X64Y45.CMUX    Tilo                  0.239   U1/IFIDReg/IFIDInstruction<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X63Y57.C1      net (fanout=13)       0.941   Disp_num<15>
    SLICE_X63Y57.C       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X62Y57.B4      net (fanout=2)        0.445   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X62Y57.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X62Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X62Y57.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X63Y59.D1      net (fanout=1)        0.528   U6/XLXN_390<36>
    SLICE_X63Y59.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X63Y59.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X63Y59.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (2.263ns logic, 3.381ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.620ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO14  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X66Y47.D1      net (fanout=1)        0.738   ram_data_out<14>
    SLICE_X66Y47.D       Tilo                  0.043   U1/MEMWBReg/MEMWBMemoryData<14>
                                                       U4/Mmux_Cpu_data4bus61
    SLICE_X64Y42.C5      net (fanout=1)        0.382   Data_in<14>
    SLICE_X64Y42.CMUX    Tilo                  0.239   U1/IFIDReg/IFIDInstruction<14>
                                                       U5/MUX1_DispData/Mmux_o_35
                                                       U5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X62Y57.D1      net (fanout=13)       0.944   Disp_num<14>
    SLICE_X62Y57.D       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X62Y57.B1      net (fanout=2)        0.371   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X62Y57.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X62Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X62Y57.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X63Y59.D1      net (fanout=1)        0.528   U6/XLXN_390<36>
    SLICE_X63Y59.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X63Y59.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X63Y59.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.620ns (2.263ns logic, 3.357ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 7)
  Clock Path Skew:      -0.319ns (0.989 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO14  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X66Y47.D1      net (fanout=1)        0.738   ram_data_out<14>
    SLICE_X66Y47.D       Tilo                  0.043   U1/MEMWBReg/MEMWBMemoryData<14>
                                                       U4/Mmux_Cpu_data4bus61
    SLICE_X64Y42.C5      net (fanout=1)        0.382   Data_in<14>
    SLICE_X64Y42.CMUX    Tilo                  0.239   U1/IFIDReg/IFIDInstruction<14>
                                                       U5/MUX1_DispData/Mmux_o_35
                                                       U5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X63Y57.C5      net (fanout=13)       0.805   Disp_num<14>
    SLICE_X63Y57.C       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X62Y57.B4      net (fanout=2)        0.445   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X62Y57.B       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X62Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X62Y57.A       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X63Y59.D1      net (fanout=1)        0.528   U6/XLXN_390<36>
    SLICE_X63Y59.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X63Y59.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X63Y59.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (2.263ns logic, 3.292ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_28 (SLICE_X57Y58.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 7)
  Clock Path Skew:      -0.324ns (0.984 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO19  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y45.A3      net (fanout=1)        0.601   ram_data_out<19>
    SLICE_X59Y45.A       Tilo                  0.043   U1/MEMWBReg/MEMWBMemoryData<22>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X59Y43.C1      net (fanout=1)        0.447   Data_in<19>
    SLICE_X59Y43.CMUX    Tilo                  0.244   U1/IFIDReg/IFIDInstruction<19>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X57Y54.C1      net (fanout=13)       0.863   Disp_num<19>
    SLICE_X57Y54.C       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X56Y54.B3      net (fanout=2)        0.366   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X56Y54.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X56Y54.A4      net (fanout=1)        0.239   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X56Y54.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X57Y58.D1      net (fanout=1)        0.623   U6/XLXN_390<28>
    SLICE_X57Y58.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X57Y58.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X57Y58.CLK     Tas                   0.009   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (2.268ns logic, 3.289ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.460ns (Levels of Logic = 7)
  Clock Path Skew:      -0.324ns (0.984 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO19  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y45.A3      net (fanout=1)        0.601   ram_data_out<19>
    SLICE_X59Y45.A       Tilo                  0.043   U1/MEMWBReg/MEMWBMemoryData<22>
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X59Y43.C1      net (fanout=1)        0.447   Data_in<19>
    SLICE_X59Y43.CMUX    Tilo                  0.244   U1/IFIDReg/IFIDInstruction<19>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X57Y53.D3      net (fanout=13)       0.662   Disp_num<19>
    SLICE_X57Y53.D       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X56Y54.B2      net (fanout=2)        0.470   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X56Y54.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X56Y54.A4      net (fanout=1)        0.239   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X56Y54.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X57Y58.D1      net (fanout=1)        0.623   U6/XLXN_390<28>
    SLICE_X57Y58.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X57Y58.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X57Y58.CLK     Tas                   0.009   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (2.268ns logic, 3.192ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 7)
  Clock Path Skew:      -0.324ns (0.984 - 1.308)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO17  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y45.C4      net (fanout=1)        0.537   ram_data_out<17>
    SLICE_X61Y45.C       Tilo                  0.043   U1/MEMWBReg/MEMWBMemoryData<18>
                                                       U4/Mmux_Cpu_data4bus91
    SLICE_X62Y46.C1      net (fanout=1)        0.584   Data_in<17>
    SLICE_X62Y46.CMUX    Tilo                  0.239   U1/IFIDReg/IFIDInstruction<17>
                                                       U5/MUX1_DispData/Mmux_o_38
                                                       U5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X57Y53.D6      net (fanout=12)       0.509   Disp_num<17>
    SLICE_X57Y53.D       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X56Y54.B2      net (fanout=2)        0.470   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X56Y54.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X56Y54.A4      net (fanout=1)        0.239   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X56Y54.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X57Y58.D1      net (fanout=1)        0.623   U6/XLXN_390<28>
    SLICE_X57Y58.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X57Y58.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X57Y58.CLK     Tas                   0.009   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (2.263ns logic, 3.112ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_24 (SLICE_X54Y59.C5), 22 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_25 (FF)
  Destination:          U6/M2/buffer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 2)
  Clock Path Skew:      0.191ns (0.671 - 0.480)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_25 to U6/M2/buffer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y58.AQ      Tcko                  0.100   U6/M2/buffer<26>
                                                       U6/M2/buffer_25
    SLICE_X54Y59.D5      net (fanout=2)        0.181   U6/M2/buffer<25>
    SLICE_X54Y59.D       Tilo                  0.028   U6/M2/buffer<24>
                                                       U6/M2/mux8011
    SLICE_X54Y59.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<24>
    SLICE_X54Y59.CLK     Tah         (-Th)     0.059   U6/M2/buffer<24>
                                                       U6/M2/buffer_24_rstpot
                                                       U6/M2/buffer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.069ns logic, 0.263ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_20 (FF)
  Destination:          U6/M2/buffer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 3)
  Clock Path Skew:      0.201ns (0.671 - 0.470)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_20 to U6/M2/buffer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y77.AQ      Tcko                  0.100   U8/clkdiv<23>
                                                       U8/clkdiv_20
    SLICE_X59Y75.C6      net (fanout=5)        0.162   U8/clkdiv<20>
    SLICE_X59Y75.CMUX    Tilo                  0.126   point_out<4>
                                                       U5/MUX3_Point/Mmux_o_34
                                                       U5/MUX3_Point/Mmux_o_2_f7_3
    SLICE_X54Y59.D6      net (fanout=1)        0.388   point_out<4>
    SLICE_X54Y59.D       Tilo                  0.028   U6/M2/buffer<24>
                                                       U6/M2/mux8011
    SLICE_X54Y59.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<24>
    SLICE_X54Y59.CLK     Tah         (-Th)     0.059   U6/M2/buffer<24>
                                                       U6/M2/buffer_24_rstpot
                                                       U6/M2/buffer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.195ns logic, 0.632ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_20 (FF)
  Destination:          U6/M2/buffer_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 3)
  Clock Path Skew:      0.201ns (0.671 - 0.470)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_20 to U6/M2/buffer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y77.AQ      Tcko                  0.100   U8/clkdiv<23>
                                                       U8/clkdiv_20
    SLICE_X59Y75.D6      net (fanout=5)        0.164   U8/clkdiv<20>
    SLICE_X59Y75.CMUX    Topdc                 0.126   point_out<4>
                                                       U5/MUX3_Point/Mmux_o_44
                                                       U5/MUX3_Point/Mmux_o_2_f7_3
    SLICE_X54Y59.D6      net (fanout=1)        0.388   point_out<4>
    SLICE_X54Y59.D       Tilo                  0.028   U6/M2/buffer<24>
                                                       U6/M2/mux8011
    SLICE_X54Y59.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<24>
    SLICE_X54Y59.CLK     Tah         (-Th)     0.059   U6/M2/buffer<24>
                                                       U6/M2/buffer_24_rstpot
                                                       U6/M2/buffer_24
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.195ns logic, 0.634ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_18 (SLICE_X59Y57.C5), 63 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_19 (FF)
  Destination:          U6/M2/buffer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 2)
  Clock Path Skew:      0.191ns (0.671 - 0.480)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_19 to U6/M2/buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y58.AQ      Tcko                  0.100   U6/M2/buffer<20>
                                                       U6/M2/buffer_19
    SLICE_X59Y57.D5      net (fanout=2)        0.173   U6/M2/buffer<19>
    SLICE_X59Y57.D       Tilo                  0.028   U6/M2/buffer<18>
                                                       U6/M2/mux7311
    SLICE_X59Y57.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<18>
    SLICE_X59Y57.CLK     Tah         (-Th)     0.033   U6/M2/buffer<18>
                                                       U6/M2/buffer_18_rstpot
                                                       U6/M2/buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.095ns logic, 0.248ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.660ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 2)
  Clock Path Skew:      0.183ns (0.671 - 0.488)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X59Y57.D6      net (fanout=74)       0.673   U6/M2/state_FSM_FFd2
    SLICE_X59Y57.D       Tilo                  0.028   U6/M2/buffer<18>
                                                       U6/M2/mux7311
    SLICE_X59Y57.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<18>
    SLICE_X59Y57.CLK     Tah         (-Th)     0.033   U6/M2/buffer<18>
                                                       U6/M2/buffer_18_rstpot
                                                       U6/M2/buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.095ns logic, 0.748ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 2)
  Clock Path Skew:      0.183ns (0.671 - 0.488)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X59Y57.D1      net (fanout=73)       0.727   U6/M2/state_FSM_FFd1
    SLICE_X59Y57.D       Tilo                  0.028   U6/M2/buffer<18>
                                                       U6/M2/mux7311
    SLICE_X59Y57.C5      net (fanout=1)        0.075   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<18>
    SLICE_X59Y57.CLK     Tah         (-Th)     0.033   U6/M2/buffer<18>
                                                       U6/M2/buffer_18_rstpot
                                                       U6/M2/buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.095ns logic, 0.802ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_0 (SLICE_X36Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y65.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X36Y65.A6      net (fanout=74)       0.108   U6/M2/state_FSM_FFd2
    SLICE_X36Y65.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0_rstpot
                                                       U6/M2/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.068ns logic, 0.108ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.019|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2171 connections

Design statistics:
   Minimum period:   6.019ns{1}   (Maximum frequency: 166.141MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 29 16:33:48 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



