/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [22:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire [21:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_25z;
  reg [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [11:0] celloutsig_0_63z;
  wire [3:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [2:0] celloutsig_1_6z;
  reg [3:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_1z ? celloutsig_1_8z[2] : celloutsig_1_7z[1];
  assign celloutsig_1_13z = celloutsig_1_3z[7] ? celloutsig_1_6z[2] : celloutsig_1_11z[7];
  assign celloutsig_1_4z = ~(celloutsig_1_3z[10] & celloutsig_1_1z);
  assign celloutsig_0_68z = !(celloutsig_0_21z[14] ? celloutsig_0_7z[1] : celloutsig_0_60z);
  assign celloutsig_0_27z = !(celloutsig_0_18z ? celloutsig_0_17z[2] : celloutsig_0_19z[0]);
  assign celloutsig_0_6z = celloutsig_0_4z[2] | celloutsig_0_28z;
  assign celloutsig_0_28z = in_data[89] | celloutsig_0_0z;
  assign celloutsig_0_41z = celloutsig_0_16z[2] ^ celloutsig_0_0z;
  assign celloutsig_0_23z = celloutsig_0_14z[4] ^ celloutsig_0_4z[6];
  assign celloutsig_1_8z = celloutsig_1_3z[8:5] & { celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_8z = { in_data[62:46], celloutsig_0_1z } & { celloutsig_0_7z[2:1], celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_2z[5:3], celloutsig_0_0z, celloutsig_0_6z } & { celloutsig_0_16z[4:1], celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[171:157] / { 1'h1, in_data[173:160] };
  assign celloutsig_0_25z = { celloutsig_0_16z[0], celloutsig_0_5z } / { 1'h1, celloutsig_0_22z[3:2], celloutsig_0_22z[4:3], celloutsig_0_18z };
  assign celloutsig_1_18z = { celloutsig_1_7z[1], celloutsig_1_6z, celloutsig_1_7z } >= { in_data[153], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[37] & ~(in_data[45]);
  assign celloutsig_0_42z = in_data[33] & ~(celloutsig_0_14z[0]);
  assign celloutsig_0_1z = in_data[46] & ~(in_data[36]);
  assign celloutsig_0_29z = celloutsig_0_10z[0] & ~(celloutsig_0_13z[4]);
  assign celloutsig_1_3z = celloutsig_1_0z * { in_data[156:144], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_5z[4:1], celloutsig_0_5z } * { celloutsig_0_2z[8], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_10z[4:1], celloutsig_0_11z, celloutsig_0_10z } * { celloutsig_0_2z[8:1], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_10z[7:4], celloutsig_0_2z, celloutsig_0_10z } * { celloutsig_0_10z[4:3], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_0_4z = celloutsig_0_1z ? { celloutsig_0_2z[5:1], celloutsig_0_0z, 1'h1 } : { celloutsig_0_2z[8:5], celloutsig_0_28z, 2'h0 };
  assign celloutsig_0_5z = celloutsig_0_0z ? { celloutsig_0_2z[7:4], celloutsig_0_28z } : { in_data[47:45], 1'h0, celloutsig_0_1z };
  assign { out_data[18:6], out_data[4:0] } = celloutsig_0_55z ? { celloutsig_0_10z[6:0], celloutsig_0_38z, celloutsig_0_60z, celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_26z } : { celloutsig_0_20z[12:6], celloutsig_0_25z, celloutsig_0_67z, celloutsig_0_42z };
  assign celloutsig_1_19z = celloutsig_1_13z ? celloutsig_1_3z : { celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_13z = celloutsig_0_4z[1] ? { celloutsig_0_12z[11:1], celloutsig_0_1z } : { celloutsig_0_8z[1:0], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_14z = celloutsig_0_13z[10] ? { in_data[43:41], celloutsig_0_7z } : { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_16z = celloutsig_0_10z[5] ? { celloutsig_0_8z[8:4], celloutsig_0_1z } : celloutsig_0_15z[6:1];
  assign celloutsig_0_37z = { celloutsig_0_5z[1:0], celloutsig_0_19z } != celloutsig_0_10z[7:3];
  assign celloutsig_0_55z = celloutsig_0_13z[9:6] != celloutsig_0_14z[3:0];
  assign celloutsig_0_31z = ~ { celloutsig_0_12z[3:1], celloutsig_0_29z };
  assign celloutsig_0_63z = ~ { celloutsig_0_13z[11:6], celloutsig_0_41z, celloutsig_0_5z };
  assign celloutsig_1_10z = ~ celloutsig_1_3z[10:2];
  assign celloutsig_1_11z = ~ { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_2z = ~ in_data[85:77];
  assign celloutsig_0_44z = { celloutsig_0_37z, celloutsig_0_37z, celloutsig_0_17z } | { celloutsig_0_31z[2:1], celloutsig_0_27z, celloutsig_0_31z };
  assign celloutsig_0_38z = ^ { celloutsig_0_2z[7:1], celloutsig_0_29z };
  assign celloutsig_1_1z = ^ celloutsig_1_0z[11:3];
  assign celloutsig_0_7z = celloutsig_0_5z[4:2] >>> celloutsig_0_2z[3:1];
  assign celloutsig_0_20z = { celloutsig_0_13z[10:1], celloutsig_0_7z } >>> { celloutsig_0_2z[8:2], celloutsig_0_16z };
  assign celloutsig_0_67z = celloutsig_0_5z[4:1] ~^ { celloutsig_0_63z[2:1], celloutsig_0_60z, celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_12z[10:5], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z } ~^ { celloutsig_0_5z[4:1], celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_19z = celloutsig_0_7z ~^ celloutsig_0_13z[8:6];
  assign celloutsig_0_60z = ~((celloutsig_0_29z & celloutsig_0_44z[0]) | celloutsig_0_8z[7]);
  assign celloutsig_0_9z = ~((celloutsig_0_28z & celloutsig_0_4z[1]) | celloutsig_0_4z[4]);
  assign celloutsig_0_11z = ~((celloutsig_0_0z & celloutsig_0_7z[2]) | celloutsig_0_5z[3]);
  assign celloutsig_0_18z = ~((celloutsig_0_13z[5] & celloutsig_0_8z[16]) | celloutsig_0_16z[2]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_6z = { in_data[163:162], celloutsig_1_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_26z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_26z = { celloutsig_0_15z[18:15], celloutsig_0_23z };
  assign { celloutsig_0_22z[2], celloutsig_0_22z[4:3] } = ~ celloutsig_0_7z;
  assign celloutsig_0_22z[1:0] = celloutsig_0_22z[4:3];
  assign { out_data[128], out_data[110:96], out_data[32], out_data[5] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_42z };
endmodule
