C:\Developer\Python\Pipeline\venv\Scripts\python.exe C:\Developer\Python\Pipeline\main_2.py
Initialized Memory, Registers and Pipeline Registers
Main_Memory:  [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255]
Registers:  [256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287]

Pipeline Registers:
IF_ID PipelineRegister(write={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})
ID_EX PipelineRegister(write={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})
EX_MEM PipelineRegister(write={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})
MEM_WB PipelineRegister(write={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})


Running the pipeline...


Instruction Cache:
Instruction 1:  2701262848
Instruction 2:  2164981756
Instruction 3:  8591392
Instruction 4:  19281952
Instruction 5:  19023904
Instruction 6:  2165833728
Instruction 7:  2169569296
Instruction 8:  6438946
Instruction 9:  0
Instruction 10:  0
Instruction 11:  0
Instruction 12:  0


Clock cycle:  1
Registers:  [256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': False, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 2701262848}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})
ID_EX:  PipelineRegister(write={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})
EX_MEM:  PipelineRegister(write={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})
MEM_WB:  PipelineRegister(write={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})




Clock cycle:  2
Registers:  [256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': False, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 2164981756}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 0, 'MemWrite': 1, 'MemToReg': 0, 'RegWrite': 0}, 'instruction': 2701262848, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 258, 'SEoffset': 0, 'WriteRegNum': None})
ID_EX:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 0, 'MemWrite': 1, 'MemToReg': 0, 'RegWrite': 0}, 'instruction': 2701262848, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 258, 'SEoffset': 0, 'WriteRegNum': None}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})
EX_MEM:  PipelineRegister(write={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})
MEM_WB:  PipelineRegister(write={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})




Clock cycle:  3
Registers:  [256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': False, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 8591392}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2164981756, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 266, 'SEoffset': -4, 'WriteRegNum': 10})
ID_EX:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2164981756, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 266, 'SEoffset': -4, 'WriteRegNum': 10}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 0, 'MemWrite': 1, 'MemToReg': 0, 'RegWrite': 0}, 'instruction': 2701262848, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 258, 'SEoffset': 0, 'WriteRegNum': None, 'ALUResult': 264})
EX_MEM:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 0, 'MemWrite': 1, 'MemToReg': 0, 'RegWrite': 0}, 'instruction': 2701262848, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 258, 'SEoffset': 0, 'WriteRegNum': None, 'ALUResult': 264}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})
MEM_WB:  PipelineRegister(write={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})




Clock cycle:  4
Registers:  [256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': False, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 19281952}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 8591392, 'funct': 'add', 'read_reg_1_value': 260, 'read_reg_2_value': 259, 'SEoffset': None, 'WriteRegNum': 3})
ID_EX:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 8591392, 'funct': 'add', 'read_reg_1_value': 260, 'read_reg_2_value': 259, 'SEoffset': None, 'WriteRegNum': 3}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2164981756, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 266, 'SEoffset': -4, 'WriteRegNum': 10, 'ALUResult': 260})
EX_MEM:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2164981756, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 266, 'SEoffset': -4, 'WriteRegNum': 10, 'ALUResult': 260}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 0, 'MemWrite': 1, 'MemToReg': 0, 'RegWrite': 0}, 'instruction': 2701262848, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 258, 'SEoffset': 0, 'WriteRegNum': None, 'ALUResult': 264})
MEM_WB:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 0, 'MemWrite': 1, 'MemToReg': 0, 'RegWrite': 0}, 'instruction': 2701262848, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 258, 'SEoffset': 0, 'WriteRegNum': None, 'ALUResult': 264}, read={'nop': 'True', 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0)})




Clock cycle:  5
Registers:  [256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': False, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 19023904}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19281952, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 262, 'SEoffset': None, 'WriteRegNum': 7})
ID_EX:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19281952, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 262, 'SEoffset': None, 'WriteRegNum': 7}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 8591392, 'funct': 'add', 'read_reg_1_value': 260, 'read_reg_2_value': 259, 'SEoffset': None, 'WriteRegNum': 3, 'ALUResult': 519})
EX_MEM:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 8591392, 'funct': 'add', 'read_reg_1_value': 260, 'read_reg_2_value': 259, 'SEoffset': None, 'WriteRegNum': 3, 'ALUResult': 519}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2164981756, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 266, 'SEoffset': -4, 'WriteRegNum': 10, 'ALUResult': 260, 'LBdata': 4})
MEM_WB:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2164981756, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 266, 'SEoffset': -4, 'WriteRegNum': 10, 'ALUResult': 260, 'LBdata': 4}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 0, 'MemWrite': 1, 'MemToReg': 0, 'RegWrite': 0}, 'instruction': 2701262848, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 258, 'SEoffset': 0, 'WriteRegNum': None, 'ALUResult': 264})




Clock cycle:  6
Registers:  [256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 4, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': False, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 2165833728}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19023904, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 9})
ID_EX:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19023904, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 9}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19281952, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 262, 'SEoffset': None, 'WriteRegNum': 7, 'ALUResult': 527})
EX_MEM:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19281952, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 262, 'SEoffset': None, 'WriteRegNum': 7, 'ALUResult': 527}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 8591392, 'funct': 'add', 'read_reg_1_value': 260, 'read_reg_2_value': 259, 'SEoffset': None, 'WriteRegNum': 3, 'ALUResult': 519})
MEM_WB:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 8591392, 'funct': 'add', 'read_reg_1_value': 260, 'read_reg_2_value': 259, 'SEoffset': None, 'WriteRegNum': 3, 'ALUResult': 519}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2164981756, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 266, 'SEoffset': -4, 'WriteRegNum': 10, 'ALUResult': 260, 'LBdata': 4})




Clock cycle:  7
Registers:  [256, 257, 258, 519, 260, 261, 262, 263, 264, 265, 4, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': False, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 2169569296}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2165833728, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 280, 'SEoffset': 0, 'WriteRegNum': 24})
ID_EX:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2165833728, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 280, 'SEoffset': 0, 'WriteRegNum': 24}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19023904, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 9, 'ALUResult': 523})
EX_MEM:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19023904, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 9, 'ALUResult': 523}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19281952, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 262, 'SEoffset': None, 'WriteRegNum': 7, 'ALUResult': 527})
MEM_WB:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19281952, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 262, 'SEoffset': None, 'WriteRegNum': 7, 'ALUResult': 527}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 8591392, 'funct': 'add', 'read_reg_1_value': 260, 'read_reg_2_value': 259, 'SEoffset': None, 'WriteRegNum': 3, 'ALUResult': 519})




Clock cycle:  8
Registers:  [256, 257, 258, 519, 260, 261, 262, 527, 264, 265, 4, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': False, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 6438946}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2169569296, 'funct': None, 'read_reg_1_value': 4, 'read_reg_2_value': 273, 'SEoffset': 16, 'WriteRegNum': 17})
ID_EX:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2169569296, 'funct': None, 'read_reg_1_value': 4, 'read_reg_2_value': 273, 'SEoffset': 16, 'WriteRegNum': 17}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2165833728, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 280, 'SEoffset': 0, 'WriteRegNum': 24, 'ALUResult': 264})
EX_MEM:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2165833728, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 280, 'SEoffset': 0, 'WriteRegNum': 24, 'ALUResult': 264}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19023904, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 9, 'ALUResult': 523})
MEM_WB:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19023904, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 9, 'ALUResult': 523}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19281952, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 262, 'SEoffset': None, 'WriteRegNum': 7, 'ALUResult': 527})




Clock cycle:  9
Registers:  [256, 257, 258, 519, 260, 261, 262, 527, 264, 523, 4, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 6438946, 'funct': 'sub', 'read_reg_1_value': 519, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 8})
ID_EX:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 6438946, 'funct': 'sub', 'read_reg_1_value': 519, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 8}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2169569296, 'funct': None, 'read_reg_1_value': 4, 'read_reg_2_value': 273, 'SEoffset': 16, 'WriteRegNum': 17, 'ALUResult': 20})
EX_MEM:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2169569296, 'funct': None, 'read_reg_1_value': 4, 'read_reg_2_value': 273, 'SEoffset': 16, 'WriteRegNum': 17, 'ALUResult': 20}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2165833728, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 280, 'SEoffset': 0, 'WriteRegNum': 24, 'ALUResult': 264, 'LBdata': 258})
MEM_WB:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2165833728, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 280, 'SEoffset': 0, 'WriteRegNum': 24, 'ALUResult': 264, 'LBdata': 258}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 19023904, 'funct': 'add', 'read_reg_1_value': 265, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 9, 'ALUResult': 523})




Clock cycle:  10
Registers:  [256, 257, 258, 519, 260, 261, 262, 527, 264, 523, 4, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 258, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0}, read={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0})
ID_EX:  PipelineRegister(write={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 6438946, 'funct': 'sub', 'read_reg_1_value': 519, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 8, 'ALUResult': 261})
EX_MEM:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 6438946, 'funct': 'sub', 'read_reg_1_value': 519, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 8, 'ALUResult': 261}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2169569296, 'funct': None, 'read_reg_1_value': 4, 'read_reg_2_value': 273, 'SEoffset': 16, 'WriteRegNum': 17, 'ALUResult': 20, 'LBdata': 20})
MEM_WB:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2169569296, 'funct': None, 'read_reg_1_value': 4, 'read_reg_2_value': 273, 'SEoffset': 16, 'WriteRegNum': 17, 'ALUResult': 20, 'LBdata': 20}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2165833728, 'funct': None, 'read_reg_1_value': 264, 'read_reg_2_value': 280, 'SEoffset': 0, 'WriteRegNum': 24, 'ALUResult': 264, 'LBdata': 258})




Clock cycle:  11
Registers:  [256, 257, 258, 519, 260, 261, 262, 527, 264, 523, 4, 267, 268, 269, 270, 271, 272, 20, 274, 275, 276, 277, 278, 279, 258, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0}, read={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0})
ID_EX:  PipelineRegister(write={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0}, read={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0})
EX_MEM:  PipelineRegister(write={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 6438946, 'funct': 'sub', 'read_reg_1_value': 519, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 8, 'ALUResult': 261})
MEM_WB:  PipelineRegister(write={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 6438946, 'funct': 'sub', 'read_reg_1_value': 519, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 8, 'ALUResult': 261}, read={'nop': False, 'control_signals': {'RegDst': 0, 'ALUSrc': 1, 'ALUOp': 0, 'MemRead': 1, 'MemWrite': 0, 'MemToReg': 1, 'RegWrite': 1}, 'instruction': 2169569296, 'funct': None, 'read_reg_1_value': 4, 'read_reg_2_value': 273, 'SEoffset': 16, 'WriteRegNum': 17, 'ALUResult': 20, 'LBdata': 20})




Clock cycle:  12
Registers:  [256, 257, 258, 519, 260, 261, 262, 527, 261, 523, 4, 267, 268, 269, 270, 271, 272, 20, 274, 275, 276, 277, 278, 279, 258, 281, 282, 283, 284, 285, 286, 287]
IF_ID:  PipelineRegister(write={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0}, read={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0})
ID_EX:  PipelineRegister(write={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0}, read={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0})
EX_MEM:  PipelineRegister(write={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0}, read={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0})
MEM_WB:  PipelineRegister(write={'nop': True, 'control_signals': ControlSignals(RegDst=0, ALUSrc=0, ALUOp=0, MemRead=0, MemWrite=0, MemToReg=0, RegWrite=0), 'instruction': 0}, read={'nop': False, 'control_signals': {'RegDst': 1, 'ALUSrc': 0, 'ALUOp': 1, 'MemRead': 0, 'MemWrite': 0, 'MemToReg': 0, 'RegWrite': 1}, 'instruction': 6438946, 'funct': 'sub', 'read_reg_1_value': 519, 'read_reg_2_value': 258, 'SEoffset': None, 'WriteRegNum': 8, 'ALUResult': 261})




Pipeline execution complete.

Process finished with exit code 0
