#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May  7 18:12:17 2023
# Process ID: 9872
# Current directory: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.runs/design_2_AXI_early_reflection_0_0_synth_1
# Command line: vivado.exe -log design_2_AXI_early_reflection_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_AXI_early_reflection_0_0.tcl
# Log file: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.runs/design_2_AXI_early_reflection_0_0_synth_1/design_2_AXI_early_reflection_0_0.vds
# Journal file: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.runs/design_2_AXI_early_reflection_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_AXI_early_reflection_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.cache/ip 
Command: synth_design -top design_2_AXI_early_reflection_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_2_AXI_early_reflection_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18280
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1035.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_AXI_early_reflection_0_0' [d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.srcs/sources_1/bd/design_2/ip/design_2_AXI_early_reflection_0_0/synth/design_2_AXI_early_reflection_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'AXI_early_reflection' [D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.srcs/sources_1/new/AXI_early_reflection.v:23]
	Parameter data_width bound to: 24 - type: integer 
	Parameter D1 bound to: 100 - type: integer 
	Parameter D2 bound to: 300 - type: integer 
	Parameter D3 bound to: 400 - type: integer 
	Parameter D4 bound to: 500 - type: integer 
	Parameter STATE_TYPE_idle bound to: 5'b00000 
	Parameter STATE_TYPE_transferred_left bound to: 5'b00001 
	Parameter STATE_TYPE_calculate1_left bound to: 5'b00010 
	Parameter STATE_TYPE_calculate2_left bound to: 5'b00011 
	Parameter STATE_TYPE_calculate3_left bound to: 5'b00100 
	Parameter STATE_TYPE_calculate4_left bound to: 5'b00101 
	Parameter STATE_TYPE_calculate5_left bound to: 5'b00110 
	Parameter STATE_TYPE_calculate6_left bound to: 5'b00111 
	Parameter STATE_TYPE_transferred0 bound to: 5'b01000 
	Parameter STATE_TYPE_delay_line1_left bound to: 5'b01001 
	Parameter STATE_TYPE_delay_line2_left bound to: 5'b01010 
	Parameter STATE_TYPE_transferred_right bound to: 5'b01011 
	Parameter STATE_TYPE_calculate1_right bound to: 5'b01100 
	Parameter STATE_TYPE_calculate2_right bound to: 5'b01101 
	Parameter STATE_TYPE_calculate3_right bound to: 5'b01110 
	Parameter STATE_TYPE_calculate4_right bound to: 5'b01111 
	Parameter STATE_TYPE_calculate5_right bound to: 5'b10000 
	Parameter STATE_TYPE_calculate6_right bound to: 5'b10001 
	Parameter STATE_TYPE_delay_line1_right bound to: 5'b10010 
	Parameter STATE_TYPE_delay_line2_right bound to: 5'b10011 
INFO: [Synth 8-6155] done synthesizing module 'AXI_early_reflection' (1#1) [D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.srcs/sources_1/new/AXI_early_reflection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_2_AXI_early_reflection_0_0' (2#1) [d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.srcs/sources_1/bd/design_2/ip/design_2_AXI_early_reflection_0_0/synth/design_2_AXI_early_reflection_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1035.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1035.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1035.684 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.716 . Memory (MB): peak = 1035.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1128.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1140.469 ; gain = 11.594
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1140.469 ; gain = 104.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1140.469 ; gain = 104.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1140.469 ; gain = 104.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1140.469 ; gain = 104.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   48 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 10    
	               24 Bit    Registers := 1016  
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input    4 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP r_y3, operation Mode is: A*(B:0xe8ba).
DSP Report: operator r_y3 is absorbed into DSP r_y3.
DSP Report: operator r_y3 is absorbed into DSP r_y3.
DSP Report: Generating DSP r_y3, operation Mode is: (PCIN>>17)+A*(B:0x11).
DSP Report: operator r_y3 is absorbed into DSP r_y3.
DSP Report: operator r_y3 is absorbed into DSP r_y3.
DSP Report: Generating DSP r_y2, operation Mode is: A*(B:0x11746).
DSP Report: operator r_y2 is absorbed into DSP r_y2.
DSP Report: operator r_y2 is absorbed into DSP r_y2.
DSP Report: Generating DSP r_y1, operation Mode is: A*(B:0x1745d).
DSP Report: operator r_y1 is absorbed into DSP r_y1.
DSP Report: operator r_y1 is absorbed into DSP r_y1.
DSP Report: Generating DSP r_y3, operation Mode is: A*(B:0x8ba3).
DSP Report: operator r_y3 is absorbed into DSP r_y3.
DSP Report: operator r_y3 is absorbed into DSP r_y3.
DSP Report: Generating DSP r_y3, operation Mode is: (PCIN>>17)+A*(B:0x17).
DSP Report: operator r_y3 is absorbed into DSP r_y3.
DSP Report: operator r_y3 is absorbed into DSP r_y3.
DSP Report: Generating DSP r_s20, operation Mode is: A*(B:0x170a4).
DSP Report: operator r_s20 is absorbed into DSP r_s20.
DSP Report: operator r_s20 is absorbed into DSP r_s20.
DSP Report: Generating DSP r_s20, operation Mode is: (PCIN>>17)+A*(B:0x3e).
DSP Report: operator r_s20 is absorbed into DSP r_s20.
DSP Report: operator r_s20 is absorbed into DSP r_s20.
DSP Report: Generating DSP r_y_right3, operation Mode is: A*(B:0xe8ba).
DSP Report: operator r_y_right3 is absorbed into DSP r_y_right3.
DSP Report: operator r_y_right3 is absorbed into DSP r_y_right3.
DSP Report: Generating DSP r_y_right3, operation Mode is: (PCIN>>17)+A*(B:0x11).
DSP Report: operator r_y_right3 is absorbed into DSP r_y_right3.
DSP Report: operator r_y_right3 is absorbed into DSP r_y_right3.
DSP Report: Generating DSP r_y_right2, operation Mode is: A*(B:0x11746).
DSP Report: operator r_y_right2 is absorbed into DSP r_y_right2.
DSP Report: operator r_y_right2 is absorbed into DSP r_y_right2.
DSP Report: Generating DSP r_y_right1, operation Mode is: A*(B:0x1745d).
DSP Report: operator r_y_right1 is absorbed into DSP r_y_right1.
DSP Report: operator r_y_right1 is absorbed into DSP r_y_right1.
DSP Report: Generating DSP r_y_right3, operation Mode is: A*(B:0x8ba3).
DSP Report: operator r_y_right3 is absorbed into DSP r_y_right3.
DSP Report: operator r_y_right3 is absorbed into DSP r_y_right3.
DSP Report: Generating DSP r_y_right3, operation Mode is: (PCIN>>17)+A*(B:0x17).
DSP Report: operator r_y_right3 is absorbed into DSP r_y_right3.
DSP Report: operator r_y_right3 is absorbed into DSP r_y_right3.
DSP Report: Generating DSP r_s2_right0, operation Mode is: A*(B:0x170a4).
DSP Report: operator r_s2_right0 is absorbed into DSP r_s2_right0.
DSP Report: operator r_s2_right0 is absorbed into DSP r_s2_right0.
DSP Report: Generating DSP r_s2_right0, operation Mode is: (PCIN>>17)+A*(B:0x3e).
DSP Report: operator r_s2_right0 is absorbed into DSP r_s2_right0.
DSP Report: operator r_s2_right0 is absorbed into DSP r_s2_right0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1140.469 ; gain = 104.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------+-----------------+---------------+----------------+
|Module Name          | RTL Object      | Depth x Width | Implemented As | 
+---------------------+-----------------+---------------+----------------+
|AXI_early_reflection | r_m_axis_tvalid | 32x1          | LUT            | 
|AXI_early_reflection | r_m_axis_tvalid | 32x1          | LUT            | 
+---------------------+-----------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AXI_early_reflection | A*(B:0xe8ba)          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | (PCIN>>17)+A*(B:0x11) | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | A*(B:0x11746)         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | A*(B:0x1745d)         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | A*(B:0x8ba3)          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | (PCIN>>17)+A*(B:0x17) | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | A*(B:0x170a4)         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | (PCIN>>17)+A*(B:0x3e) | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | A*(B:0xe8ba)          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | (PCIN>>17)+A*(B:0x11) | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | A*(B:0x11746)         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | A*(B:0x1745d)         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | A*(B:0x8ba3)          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | (PCIN>>17)+A*(B:0x17) | 24     | 6      | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | A*(B:0x170a4)         | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AXI_early_reflection | (PCIN>>17)+A*(B:0x3e) | 24     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 1140.469 ; gain = 104.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 1140.469 ; gain = 104.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:00 . Memory (MB): peak = 1144.027 ; gain = 108.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1149.453 ; gain = 113.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1149.453 ; gain = 113.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1149.453 ; gain = 113.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1149.453 ; gain = 113.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1149.453 ; gain = 113.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1149.453 ; gain = 113.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                       | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_2_AXI_early_reflection_0_0 | inst/buffer_reg[399][23]       | 101    | 24    | NO           | NO                 | YES               | 0      | 96      | 
|design_2_AXI_early_reflection_0_0 | inst/buffer_reg[199][23]       | 200    | 24    | NO           | NO                 | YES               | 0      | 168     | 
|design_2_AXI_early_reflection_0_0 | inst/buffer_reg[99][23]        | 100    | 24    | NO           | NO                 | YES               | 0      | 96      | 
|design_2_AXI_early_reflection_0_0 | inst/buffer_reg[0][23]         | 99     | 24    | NO           | NO                 | NO                | 0      | 96      | 
|design_2_AXI_early_reflection_0_0 | inst/buffer_right_reg[399][23] | 101    | 24    | NO           | NO                 | YES               | 0      | 96      | 
|design_2_AXI_early_reflection_0_0 | inst/buffer_right_reg[199][23] | 200    | 24    | NO           | NO                 | YES               | 0      | 168     | 
|design_2_AXI_early_reflection_0_0 | inst/buffer_right_reg[99][23]  | 100    | 24    | NO           | NO                 | YES               | 0      | 96      | 
|design_2_AXI_early_reflection_0_0 | inst/buffer_right_reg[0][23]   | 99     | 24    | NO           | NO                 | NO                | 0      | 96      | 
+----------------------------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    80|
|2     |DSP48E1 |    16|
|4     |LUT1    |     9|
|5     |LUT2    |   254|
|6     |LUT3    |    92|
|7     |LUT4    |    17|
|8     |LUT5    |   132|
|9     |LUT6    |   101|
|10    |SRLC32E |   912|
|11    |FDCE    |   487|
|12    |FDRE    |   195|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:02:10 . Memory (MB): peak = 1149.453 ; gain = 113.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:28 ; elapsed = 00:01:54 . Memory (MB): peak = 1149.453 ; gain = 8.984
Synthesis Optimization Complete : Time (s): cpu = 00:02:07 ; elapsed = 00:02:10 . Memory (MB): peak = 1149.453 ; gain = 113.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1161.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_2_AXI_early_reflection_0_0' is not ideal for floorplanning, since the cellview 'AXI_early_reflection' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1161.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:30 . Memory (MB): peak = 1161.496 ; gain = 125.812
INFO: [Common 17-1381] The checkpoint 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.runs/design_2_AXI_early_reflection_0_0_synth_1/design_2_AXI_early_reflection_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.runs/design_2_AXI_early_reflection_0_0_synth_1/design_2_AXI_early_reflection_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_AXI_early_reflection_0_0_utilization_synth.rpt -pb design_2_AXI_early_reflection_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  7 18:14:58 2023...
