#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 20 08:36:08 2019
# Process ID: 16164
# Current directory: C:/Users/Julian/Documents/Work/CSE 100/Lab 7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19008 C:\Users\Julian\Documents\Work\CSE 100\Lab 7\Lab 7.xpr
# Log file: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/vivado.log
# Journal file: C:/Users/Julian/Documents/Work/CSE 100/Lab 7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 7/Lab 7' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 890.281 ; gain = 32.316
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 890.281 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2837FA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1969.504 ; gain = 1079.223
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 14:45:26 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 14:45:26 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 14:51:24 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 14:51:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close [ open {C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb2.v} w ]
add_files {{C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.srcs/sources_1/new/birb2.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 15:04:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 15:04:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2837FA
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 15:09:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 15:09:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/toppo.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 15:22:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 15:22:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 15:25:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 15:25:40 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 15:29:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 15:29:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 15:30:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 15:30:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 15:32:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 15:32:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 15:33:28 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 15:33:28 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 20 15:37:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/synth_1/runme.log
[Wed Nov 20 15:37:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 7/Lab 7.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2837FA
