
---------- Begin Simulation Statistics ----------
final_tick                                55885117000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290360                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717028                       # Number of bytes of host memory used
host_op_rate                                   316897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   344.40                       # Real time elapsed on the host
host_tick_rate                              162268014                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055885                       # Number of seconds simulated
sim_ticks                                 55885117000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.117702                       # CPI: cycles per instruction
system.cpu.discardedOps                        431149                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4476435                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.894693                       # IPC: instructions per cycle
system.cpu.numCycles                        111770234                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       107293799                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         80951                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       105238                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            470                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19659295                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15818911                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88865                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8076166                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062911                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.835875                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050623                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                468                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422617                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134736                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35098776                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35098776                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35101860                       # number of overall hits
system.cpu.dcache.overall_hits::total        35101860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        71650                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71650                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        71695                       # number of overall misses
system.cpu.dcache.overall_misses::total         71695                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4922392000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4922392000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4922392000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4922392000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173555                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68700.516399                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68700.516399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68657.395913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68657.395913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        48456                       # number of writebacks
system.cpu.dcache.writebacks::total             48456                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19358                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19358                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        52292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        52329                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52329                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3739112500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3739112500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3740675500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3740675500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001488                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001488                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71504.484434                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71504.484434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71483.794837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71483.794837                       # average overall mshr miss latency
system.cpu.dcache.replacements                  51305                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20886352                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20886352                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    734573500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    734573500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000821                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000821                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42824.782837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42824.782837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2824                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2824                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        14329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        14329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    670439500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    670439500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46788.994347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46788.994347                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14212424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14212424                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        54497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        54497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4187818500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4187818500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76844.936419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76844.936419                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16534                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16534                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37963                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37963                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3068673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3068673000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80833.258699                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80833.258699                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3084                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3084                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           45                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           45                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014382                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014382                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1563000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1563000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011825                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011825                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42243.243243                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42243.243243                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.303920                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35325409                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             52329                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            675.063712                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.303920                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70741879                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70741879                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49125015                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17532195                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086723                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27006843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27006843                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27006843                       # number of overall hits
system.cpu.icache.overall_hits::total        27006843                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          997                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            997                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          997                       # number of overall misses
system.cpu.icache.overall_misses::total           997                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46344000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46344000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46344000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46344000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27007840                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27007840                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27007840                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27007840                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46483.450351                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46483.450351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46483.450351                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46483.450351                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          607                       # number of writebacks
system.cpu.icache.writebacks::total               607                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          997                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          997                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          997                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          997                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45347000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45347000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45483.450351                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45483.450351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45483.450351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45483.450351                       # average overall mshr miss latency
system.cpu.icache.replacements                    607                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27006843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27006843                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          997                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           997                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46344000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46344000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27007840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27007840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46483.450351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46483.450351                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          997                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45483.450351                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45483.450351                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           389.556518                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27007840                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               997                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          27089.107322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   389.556518                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.760853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.760853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54016677                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54016677                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  55885117000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8052                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8543                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 491                       # number of overall hits
system.l2.overall_hits::.cpu.data                8052                       # number of overall hits
system.l2.overall_hits::total                    8543                       # number of overall hits
system.l2.demand_misses::.cpu.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44277                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44783                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               506                       # number of overall misses
system.l2.overall_misses::.cpu.data             44277                       # number of overall misses
system.l2.overall_misses::total                 44783                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3577626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3616313000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38687000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3577626000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3616313000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              997                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            52329                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53326                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             997                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           52329                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53326                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.507523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.846127                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839797                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.507523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.846127                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839797                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76456.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80801.002778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80751.914789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76456.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80801.002778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80751.914789                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               35969                       # number of writebacks
system.l2.writebacks::total                     35969                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44782                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44782                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3134798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3168425000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3134798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3168425000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.507523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.846108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.839778                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.507523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.846108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.839778                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66456.521739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70801.291896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70752.199544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66456.521739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70801.291896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70752.199544                       # average overall mshr miss latency
system.l2.replacements                          36610                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        48456                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            48456                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        48456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        48456                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          603                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              603                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          603                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          603                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    21                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37942                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3011506500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3011506500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79371.316747                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79371.316747                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2632086500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2632086500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69371.316747                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69371.316747                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38687000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38687000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.507523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.507523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76456.521739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76456.521739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33627000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33627000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.507523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.507523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66456.521739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66456.521739                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8031                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8031                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    566119500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    566119500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14366                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.440972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.440972                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89363.772691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89363.772691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    502711500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    502711500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.440902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.440902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79367.145564                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79367.145564                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7991.040007                       # Cycle average of tags in use
system.l2.tags.total_refs                      105191                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     44802                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.347909                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.312727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.465139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7953.262141                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975469                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3265                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    886570                       # Number of tag accesses
system.l2.tags.data_accesses                   886570                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     35969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000971910500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2017                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2017                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              139261                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              33950                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       44782                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35969                       # Number of write requests accepted
system.mem_ctrls.readBursts                     44782                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35969                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44782                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                35969                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.190382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.972966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    186.967528                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2016     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2017                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.823500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.807184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.745744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              252     12.49%     12.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.69%     13.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1589     78.78%     91.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              162      8.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2017                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2866048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2302016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   55884330000                       # Total gap between requests
system.mem_ctrls.avgGap                     692057.44                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2832384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2300800                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 579474.495866224985                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 50682259.464536868036                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41170174.162827648222                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        35969                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12913750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1313890750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1247061402250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25521.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29675.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34670449.62                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2833664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2866048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2302016                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2302016                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          44782                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        35969                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         35969                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       579474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     50705164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51284638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       579474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       579474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     41191933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        41191933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     41191933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       579474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     50705164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        92476571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                44762                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               35950                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2889                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2743                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2250                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2261                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2234                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2141                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               487517000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             223810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1326804500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10891.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29641.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28399                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              24596                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.42                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        27715                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   186.377052                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   129.011235                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   199.391833                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13028     47.01%     47.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9494     34.26%     81.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1648      5.95%     87.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1010      3.64%     90.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          871      3.14%     94.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          612      2.21%     96.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          354      1.28%     97.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          339      1.22%     98.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          359      1.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        27715                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2864768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2300800                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.261734                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.170174                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        99410220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        52833990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      160914180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      93923460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4411271280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14967464130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8855704800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   28641522060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.507150                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  22879236250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1866020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31139860750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        98489160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        52344435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      158686500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      93735540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4411271280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15013130250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8817249120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   28644906285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   512.567707                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  22778161500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1866020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31240935500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6840                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35969                       # Transaction distribution
system.membus.trans_dist::CleanEvict              200                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37942                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37942                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6840                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       125733                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 125733                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5168064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5168064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44782                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44782    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44782                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           237515500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          239328500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             15363                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        84425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          607                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37963                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37963                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           997                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14366                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2601                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       155963                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                158564                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       102656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6450240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6552896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           36610                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2302016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            89936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005482                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.074435                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  89447     99.46%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    485      0.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              89936                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  55885117000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          101682000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1495500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          78493999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
