{
    "CompileStatus": "Successful",
    "NameTable": {
        "shift_mux_array_0003": [
            "shift_mux_array_0003",
            "w253U",
            "module"
        ],
        "Mux_3x1_b_0001": [
            "Mux_3x1_b_0001",
            "uCHpa",
            "module"
        ],
        "NaN_mod_64": [
            "NaN_mod_64",
            "buq2z",
            "module"
        ],
        "shift_mux_array_0001": [
            "shift_mux_array_0001",
            "Dnpmq",
            "module"
        ],
        "shift_mux_array_0002": [
            "shift_mux_array_0002",
            "WjFVn",
            "module"
        ],
        "shift_mux_array_0004": [
            "shift_mux_array_0004",
            "G4Syt",
            "module"
        ],
        "FPU_Add_Subtract_Function_0001": [
            "FPU_Add_Subtract_Function_0001",
            "gEfYf",
            "module"
        ],
        "shift_mux_array_0005": [
            "shift_mux_array_0005",
            "hxDwR",
            "module"
        ],
        "Op_Select": [
            "Op_Select",
            "MMLH0",
            "module"
        ],
        "FPU_PIPELINED_FPADDSUB": [
            "FPU_PIPELINED_FPADDSUB",
            "IfjdF",
            "module"
        ],
        "CORDIC_Arch2": [
            "CORDIC_Arch2",
            "Qb7ID",
            "module"
        ],
        "shift_mux_array_0006": [
            "shift_mux_array_0006",
            "Lq53g",
            "module"
        ],
        "Mux_3x1_bv2": [
            "Mux_3x1_bv2",
            "BrK1N",
            "module"
        ],
        "Mux_3x1_b": [
            "Mux_3x1_b",
            "ncGYg",
            "module"
        ],
        "Multiplexer_AC_0001": [
            "Multiplexer_AC_0001",
            "UDPPh",
            "module"
        ],
        "LUT_CASE_32bits": [
            "LUT_CASE_32bits",
            "APd0b",
            "module"
        ],
        "Mux_3x1_b_0000": [
            "Mux_3x1_b_0000",
            "tIU8K",
            "module"
        ],
        "FSM_Add_Subtract": [
            "FSM_Add_Subtract",
            "tsP6I",
            "module"
        ],
        "Up_counter": [
            "Up_counter",
            "Ba8Ad",
            "module"
        ],
        "Mux_2x1_0000": [
            "Mux_2x1_0000",
            "RKILn",
            "module"
        ],
        "CORDIC_FSM_v2": [
            "CORDIC_FSM_v2",
            "Negbg",
            "module"
        ],
        "Priority_Codec_64": [
            "Priority_Codec_64",
            "dKutG",
            "module"
        ],
        "Testbench_FPU_Mark1": [
            "Testbench_FPU_Mark1",
            "NdheE",
            "module"
        ],
        "Mux_2x1_0001": [
            "Mux_2x1_0001",
            "xEaRP",
            "module"
        ],
        "Rotate_Mux_Array_0001": [
            "Rotate_Mux_Array_0001",
            "ZNHBN",
            "module"
        ],
        "DECO_CORDIC_EXT": [
            "DECO_CORDIC_EXT",
            "M5RTI",
            "module"
        ],
        "Rotate_Mux_Array_0000": [
            "Rotate_Mux_Array_0000",
            "GBFFm",
            "module"
        ],
        "sign_inverter": [
            "sign_inverter",
            "yjNM0",
            "module"
        ],
        "Simple_Subt": [
            "Simple_Subt",
            "dcfj1",
            "module"
        ],
        "deco_op": [
            "deco_op",
            "ngvTp",
            "module"
        ],
        "demux_1x3": [
            "demux_1x3",
            "B5gYR",
            "module"
        ],
        "PriorityEncoder_CORDIC": [
            "PriorityEncoder_CORDIC",
            "L4uQu",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "outputSizePerQuad": 40.0,
        "ru_childs_end": {
            "ru_maxrss_kb": 23576,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_minflt": 462,
            "ru_majflt": 0,
            "ru_nivcsw": 2,
            "ru_nvcsw": 2
        },
        "ru_self_cgstart": {
            "ru_maxrss_kb": 64500,
            "ru_utime_sec": 0.78088100000000005,
            "ru_stime_sec": 0.073987999999999998,
            "ru_minflt": 18947,
            "ru_majflt": 0,
            "ru_nivcsw": 82,
            "ru_nvcsw": 61
        },
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 23576,
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0019989999999999999,
            "ru_minflt": 462,
            "ru_majflt": 0,
            "ru_nivcsw": 2,
            "ru_nvcsw": 2
        },
        "nMops": 92038,
        "nQuads": 36213,
        "Frontend(%)": 54.768572777203829,
        "totalObjSize": 1483127,
        "ru_self_end": {
            "ru_maxrss_kb": 72600,
            "ru_utime_sec": 1.425783,
            "ru_stime_sec": 0.12198100000000001,
            "ru_minflt": 22570,
            "ru_majflt": 0,
            "ru_nivcsw": 136,
            "ru_nvcsw": 61
        },
        "mopSpeed": 142716.25766395516,
        "quadSpeed": 56152.717777274687,
        "mop/quad": 2.5415734680915691,
        "CodeGen(%)": 45.231427222796178
    },
    "CompileProcesses": [
        "cgproc.26311.json"
    ],
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "shift_mux_array_0001",
        "shift_mux_array_0002",
        "shift_mux_array_0003",
        "shift_mux_array_0004",
        "shift_mux_array_0005",
        "shift_mux_array_0006",
        "Mux_3x1_bv2",
        "FPU_Add_Subtract_Function_0001",
        "Multiplexer_AC_0001",
        "NaN_mod_64",
        "CORDIC_Arch2",
        "FSM_Add_Subtract",
        "CORDIC_FSM_v2",
        "Up_counter",
        "LUT_CASE_32bits",
        "Priority_Codec_64",
        "Mux_2x1_0000",
        "Mux_2x1_0001",
        "DECO_CORDIC_EXT",
        "sign_inverter",
        "Simple_Subt",
        "Mux_3x1_b",
        "Mux_3x1_b_0000",
        "Mux_3x1_b_0001",
        "deco_op",
        "Rotate_Mux_Array_0000",
        "Rotate_Mux_Array_0001",
        "demux_1x3",
        "PriorityEncoder_CORDIC",
        "FPU_PIPELINED_FPADDSUB",
        "Op_Select",
        "Testbench_FPU_Mark1"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 105202
    },
    "PEModules": [],
    "Misc": {
        "archive_dir": "archive.0",
        "csrc": "csrc",
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_behavioral/DOUBLE",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_behavioral/DOUBLE/csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpu/integracion_fisica/simulacion_logica_behavioral/DOUBLE/simv.daidir"
    }
}