// Seed: 2491832337
module module_0 (
    input uwire id_0,
    output wire id_1,
    output wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    output tri1 id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12,
    output supply0 id_13
);
  assign id_2 = -1 ? 1 == id_4 : -1;
  logic id_15;
  assign id_2 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wand id_2
    , id_9,
    output wor id_3,
    input wire id_4,
    output wire id_5,
    input tri id_6,
    input wand id_7
);
  wire [1 : 1] id_10;
  not primCall (id_5, id_6);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_1,
      id_4,
      id_0,
      id_6,
      id_1,
      id_5,
      id_5,
      id_1,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_10 = 0;
  tri1 id_11 = -1, id_12 = id_1;
endmodule
