Project Information                           d:\maxplus\a_project\cpu\cpu.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/28/2016 15:19:36

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

cpu       EPM9320RC208-15  3        122      0      274     159         85 %

User Pins:                 3        122      0  



Project Information                           d:\maxplus\a_project\cpu\cpu.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Flipflop ':1514' stuck at GND
Warning: Flipflop ':1582' stuck at GND
Warning: Flipflop ':1616' stuck at GND
Warning: Flipflop ':1709' stuck at GND
Warning: Flipflop ':1481' stuck at GND
Warning: Flipflop ':1515' stuck at GND
Warning: Flipflop ':1549' stuck at GND
Warning: Flipflop ':1583' stuck at GND
Warning: Flipflop ':1617' stuck at GND
Warning: Flipflop ':1516' stuck at GND
Warning: Flipflop ':1584' stuck at GND
Warning: Flipflop ':1618' stuck at GND
Warning: Flipflop ':1711' stuck at GND
Warning: Flipflop ':1483' stuck at GND
Warning: Flipflop ':1517' stuck at GND
Warning: Flipflop ':1551' stuck at GND
Warning: Flipflop ':1585' stuck at GND
Warning: Flipflop ':1619' stuck at GND
Warning: Flipflop ':1712' stuck at GND
Warning: Flipflop ':1484' stuck at GND
Warning: Flipflop ':1518' stuck at GND
Warning: Flipflop ':1552' stuck at GND
Warning: Flipflop ':1586' stuck at GND
Warning: Flipflop ':1620' stuck at GND
Warning: Flipflop ':1654' stuck at GND
Warning: Flipflop ':1713' stuck at GND
Warning: Flipflop ':1485' stuck at GND
Warning: Flipflop ':1621' stuck at GND
Warning: Flipflop ':1655' stuck at GND
Warning: Flipflop ':1486' stuck at GND
Warning: Flipflop ':1520' stuck at GND
Warning: Flipflop ':1554' stuck at GND
Warning: Flipflop ':1588' stuck at GND
Warning: Flipflop ':1656' stuck at GND
Warning: Flipflop ':1715' stuck at GND
Warning: Flipflop ':1487' stuck at GND
Warning: Flipflop ':1521' stuck at GND
Warning: Flipflop ':1555' stuck at GND
Warning: Flipflop ':1589' stuck at GND
Warning: Flipflop ':1716' stuck at GND


Project Information                           d:\maxplus\a_project\cpu\cpu.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'clk' chosen for auto global Clock


Project Information                           d:\maxplus\a_project\cpu\cpu.rpt

** FILE HIERARCHY **



|lpm_add_sub:3328|
|lpm_add_sub:3328|addcore:adder|
|lpm_add_sub:3328|altshift:result_ext_latency_ffs|
|lpm_add_sub:3328|altshift:carry_ext_latency_ffs|
|lpm_add_sub:3328|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:3329|
|lpm_add_sub:3329|addcore:adder|
|lpm_add_sub:3329|altshift:result_ext_latency_ffs|
|lpm_add_sub:3329|altshift:carry_ext_latency_ffs|
|lpm_add_sub:3329|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:3330|
|lpm_add_sub:3330|addcore:adder|
|lpm_add_sub:3330|addcore:adder|addcore:adder0|
|lpm_add_sub:3330|altshift:result_ext_latency_ffs|
|lpm_add_sub:3330|altshift:carry_ext_latency_ffs|
|lpm_add_sub:3330|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:3331|
|lpm_add_sub:3331|addcore:adder|
|lpm_add_sub:3331|altshift:result_ext_latency_ffs|
|lpm_add_sub:3331|altshift:carry_ext_latency_ffs|
|lpm_add_sub:3331|altshift:oflow_ext_latency_ffs|


Device-Specific Information:                  d:\maxplus\a_project\cpu\cpu.rpt
cpu

***** Logic for device 'cpu' compiled without errors.




Device: EPM9320RC208-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF



Device-Specific Information:                  d:\maxplus\a_project\cpu\cpu.rpt
cpu

** ERROR SUMMARY **

Info: Chip 'cpu' in device 'EPM9320RC208-15' has less than 20% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
Info: Chip 'cpu' in device 'EPM9320RC208-15' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                 i                                                      
                                                                 n                             R     R                  
                                                                 t                             E     E                  
                                                                 e                             S     S                  
                                         V                       r             V H           H E     E           V      
                     A L   A A A   A     C         L       u     r   B A O B M C I           I R L   R       M M C      
               R R G L O R L L L   L     C P L   I O G   I M I   u c U L U U A C G R R R R G G V O R V R R R A A C   P  
               1 3 N U W 0 U U U B U A B I C D B R W N B R A R B p l S U T S R I H 2 3 1 1 N H E W 2 E 1 0 2 R R I B C  
               5 2 D 2 0 2 0 4 5 6 6 5 4 O 5 R 5 5 6 D 2 1 3 0 3 t k 4 3 3 3 1 O 0 3 1 3 1 D 1 D 3 0 D 6 5 6 6 5 O 7 2  
             ----------------------------------------------------------------------------------------------------------_ 
            / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
           /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
     ALU1 |  1                                                                                                         156 | PC7 
      R30 |  2                                                                                                         155 | R06 
      R14 |  3                                                                                                         154 | R03 
      GND |  4                                                                                                         153 | reset 
    VCCIO |  5                                                                                                         152 | GND 
     N.C. |  6                                                                                                         151 | N.C. 
     N.C. |  7                                                                                                         150 | N.C. 
     N.C. |  8                                                                                                         149 | N.C. 
     N.C. |  9                                                                                                         148 | VCCINT 
   VCCINT | 10                                                                                                         147 | N.C. 
     N.C. | 11                                                                                                         146 | N.C. 
     N.C. | 12                                                                                                         145 | N.C. 
     N.C. | 13                                                                                                         144 | N.C. 
      GND | 14                                                                                                         143 | GND 
     N.C. | 15                                                                                                         142 | N.C. 
     N.C. | 16                                                                                                         141 | N.C. 
     N.C. | 17                                                                                                         140 | N.C. 
     N.C. | 18                                                                                                         139 | VCCINT 
   VCCINT | 19                                                                                                         138 | VCCIO 
      GND | 20                                                                                                         137 | PC0 
     BUS0 | 21                                                                                                         136 | PC4 
     BUS2 | 22                                                                                                         135 | LOW1 
     BUS1 | 23                                                                                                         134 | T2 
      GND | 24                                                                                                         133 | GND 
    VCCIO | 25                                                                                                         132 | GND 
       A4 | 26                                                                                                         131 | OUT4 
       A7 | 27                                             EPM9320RC208-15                                             130 | OUT0 
       B0 | 28                                                                                                         129 | OUT6 
       A3 | 29                                                                                                         128 | VCCINT 
   VCCINT | 30                                                                                                         127 | VCCIO 
      GND | 31                                                                                                         126 | LOW2 
      IR2 | 32                                                                                                         125 | LOW5 
      IR3 | 33                                                                                                         124 | R04 
     BUS7 | 34                                                                                                         123 | HIGH5 
      GND | 35                                                                                                         122 | GND 
    VCCIO | 36                                                                                                         121 | GND 
     uMA1 | 37                                                                                                         120 | OUT5 
     uMA2 | 38                                                                                                         119 | uMA5 
     uMA0 | 39                                                                                                         118 | GND 
     uMA4 | 40                                                                                                         117 | LDIR 
      GND | 41                                                                                                         116 | GND 
      GND | 42                                                                                                         115 | GND 
      GND | 43                                                                                                         114 | GND 
      GND | 44                                                                                                         113 | GND 
   VCCINT | 45                                                                                                         112 | VCCINT 
      GND | 46                                                                                                         111 | VCCIO 
      GND | 47                                                                                                         110 | GND 
     ^VPP | 48                                                                                                         109 | N.C. 
     #TMS | 49                                                                                                         108 | #TDO 
      R12 | 50                                                                                                         107 | MAR7 
      R35 | 51                                                                                                         106 | R36 
     LOW4 | 52                                                                                                         105 | HIGH7 
          |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
           \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
            \----------------------------------------------------------------------------------------------------------- 
               R R V R R R R A P I B R A G I T B L O V O A A B M # # I M M A R G R R R R R V R R R H H H O R M H G P P  
               2 2 C 2 0 3 1 L C R U E 6 N R 1 U O U C U 1 2 1 A T T R A A 0 E N 2 3 E 1 2 C 3 E 0 I I I U 0 A I N C C  
               5 2 C 4 0 4 7 U 3 7 S S   D 6   S W T C T       R C D 4 R R   S D 1 7 S 0 7 C 3 S 1 G G G T 7 R G D 6 1  
                   I         7     6 E         5 7 7 I 2       3 K I   0 4   E       E     I   E   H H H 1   2 H        
                   O                 R               O                       R       R     O   R   2 3 6       4        
                                     V                                       V       V         V                        
                                     E                                       E       E         E                        
                                     D                                       D       D         D                        
                                                                                                                        


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                  d:\maxplus\a_project\cpu\cpu.rpt
cpu

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A1      16/16(100%)   4/16( 25%)   0/16(  0%)    0/2    0/2      10/33( 30%)    9/16( 56%)  
A2      14/16( 87%)   5/16( 31%)   3/16( 18%)    0/2    0/2       9/33( 27%)    6/16( 37%)  
A3      12/16( 75%)   5/16( 31%)   5/16( 31%)    0/2    0/2      13/33( 39%)    6/16( 37%)  
A4      12/16( 75%)  11/16( 68%)   6/16( 37%)    0/2    0/2      19/33( 57%)    0/16(  0%)  
A5      15/16( 93%)   3/16( 18%)   4/16( 25%)    0/2    0/2      15/33( 45%)    5/16( 31%)  
B1      13/16( 81%)  13/16( 81%)  10/16( 62%)    0/2    0/2       9/33( 27%)    4/16( 25%)  
B2      13/16( 81%)   8/16( 50%)   5/16( 31%)    0/2    0/2      15/33( 45%)    6/16( 37%)  
B3      13/16( 81%)   9/16( 56%)   8/16( 50%)    0/2    0/2      30/33( 90%)    8/16( 50%)  
B4      15/16( 93%)   5/16( 31%)   3/16( 18%)    0/2    0/2      33/33(100%)   12/16( 75%)  
B5      14/16( 87%)  10/16( 62%)  10/16( 62%)    0/2    0/2      14/33( 42%)    8/16( 50%)  
C1      13/16( 81%)   4/16( 25%)  10/16( 62%)    0/2    0/2      19/33( 57%)    0/16(  0%)  
C2      16/16(100%)   5/16( 31%)   0/16(  0%)    0/2    0/2      10/33( 30%)   11/16( 68%)  
C3      13/16( 81%)   9/16( 56%)   8/16( 50%)    0/2    0/2      13/33( 39%)    3/16( 18%)  
C4      12/16( 75%)   7/16( 43%)   6/16( 37%)    0/2    0/2       9/33( 27%)    4/16( 25%)  
C5      16/16(100%)   5/16( 31%)   1/16(  6%)    0/2    0/2      18/33( 54%)   15/16( 93%)  
D1      11/16( 68%)   5/16( 31%)   5/16( 31%)    0/2    0/2      19/33( 57%)   16/16(100%)  
D2      16/16(100%)  10/16( 62%)  11/16( 68%)    0/2    0/2      18/33( 54%)   11/16( 68%)  
D3      11/16( 68%)   4/16( 25%)   4/16( 25%)    0/2    0/2      32/33( 96%)   10/16( 62%)  
D4      13/16( 81%)   6/16( 37%)   5/16( 31%)    0/2    0/2      31/33( 93%)   16/16(100%)  
D5      16/16(100%)  10/16( 62%)   6/16( 37%)    0/2    0/2      18/33( 54%)    9/16( 56%)  


Total dedicated input pins used:                 3/4      ( 75%)
Total I/O pins used:                           122/128    ( 95%)
Total logic cells used:                        274/320    ( 85%)
Total shareable expanders used:                 82/320    ( 25%)
Total Turbo logic cells used:                  274/320    ( 85%)
Total shareable expanders not available (n/a):  77/320    ( 24%)
Average fan-in:                                  7.02
Total fan-in:                                  1924

Total input pins required:                       3
Total input I/O cell registers required:         0
Total output pins required:                    122
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                    274
Total flipflops required:                      156
Total product terms required:                 1109
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          59
Total packed registers required:                 0

Synthesized logic cells:                        82/ 320   ( 25%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:     16  14  12  12  15     69
 B:     13  13  13  15  14     68
 C:     13  16  13  12  16     70
 D:     11  16  11  13  16     67

Total:  53  59  49  52  61    274



Device-Specific Information:                  d:\maxplus\a_project\cpu\cpu.rpt
cpu

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 182      -    -    --      INPUT  G            0      0   0    0    0    0    0  clk
 183      -    -    --      INPUT               0      0   0    0    0    0    2  interrupt
 153      -    -    --      INPUT               0      0   0    0    0    0   42  reset


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                  d:\maxplus\a_project\cpu\cpu.rpt
cpu

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 202      -    -    05     OUTPUT               0      0   0    0    1    0    0  ALU0
   1      -    -    05     OUTPUT               0      0   0    0    1    0    0  ALU1
 205      -    -    05     OUTPUT               0      0   0    0    1    0    0  ALU2
 180      -    -    03     OUTPUT               0      0   0    0    1    0    0  ALU3
 201      -    -    05     OUTPUT               0      0   0    0    1    0    0  ALU4
 200      -    -    04     OUTPUT               0      0   0    0    1    0    0  ALU5
 198      -    -    04     OUTPUT               0      0   0    0    1    0    0  ALU6
  60      -    -    05     OUTPUT               0      0   0    0    1    0    0  ALU7
  83      -    -    03     OUTPUT               0      0   0    0    1    0    0  A0
  74      -    -    03     OUTPUT               0      0   0    0    1    0    0  A1
  75      -    -    03     OUTPUT               0      0   0    0    1    0    0  A2
  29      -    C    --     OUTPUT               0      0   0    0    1    0    0  A3
  26      -    C    --     OUTPUT               0      0   0    0    1    0    0  A4
 197      -    -    04     OUTPUT               0      0   0    0    1    0    0  A5
  65      -    -    04     OUTPUT               0      0   0    0    1    0    0  A6
  27      -    C    --     OUTPUT               0      0   0    0    1    0    0  A7
  21      -    D    --     OUTPUT               0      0   0    0    1    0    0  BUS0
  23      -    D    --     OUTPUT               0      0   0    0    1    0    0  BUS1
  22      -    D    --     OUTPUT               0      0   0    0    1    0    0  BUS2
 178      -    -    03     OUTPUT               0      0   0    0    1    0    0  BUS3
 181      -    -    03     OUTPUT               0      0   0    0    1    0    0  BUS4
  69      -    -    04     OUTPUT               0      0   0    0    1    0    0  BUS5
  63      -    -    04     OUTPUT               0      0   0    0    1    0    0  BUS6
  34      -    B    --     OUTPUT               0      0   0    0    1    0    0  BUS7
  28      -    C    --     OUTPUT               0      0   0    0    1    0    0  B0
  76      -    -    03     OUTPUT               0      0   0    0    1    0    0  B1
 188      -    -    03     OUTPUT               0      0   0    0    1    0    0  B2
 184      -    -    03     OUTPUT               0      0   0    0    1    0    0  B3
 196      -    -    04     OUTPUT               0      0   0    0    1    0    0  B4
 192      -    -    04     OUTPUT               0      0   0    0    1    0    0  B5
 199      -    -    04     OUTPUT               0      0   0    0    1    0    0  B6
 158      -    -    01     OUTPUT               0      0   0    0    1    0    0  B7
 175      -    -    02     OUTPUT               0      0   0    0    1    0    0  HIGH0
 169      -    -    02     OUTPUT               0      0   0    0    1    0    0  HIGH1
  95      -    -    02     OUTPUT               0      0   0    0    1    0    0  HIGH2
  96      -    -    02     OUTPUT               0      0   0    0    1    0    0  HIGH3
 101      -    -    01     OUTPUT               0      0   0    0    1    0    0  HIGH4
 123      -    B    --     OUTPUT               0      0   0    0    1    0    0  HIGH5
  97      -    -    01     OUTPUT               0      0   0    0    1    0    0  HIGH6
 105      -    -    01     OUTPUT               0      0   0    0    1    0    0  HIGH7
 185      -    -    03     OUTPUT               0      0   0    0    1    0    0  IR0
 187      -    -    03     OUTPUT               0      0   0    0    1    0    0  IR1
  32      -    B    --     OUTPUT               0      0   0    0    1    0    0  IR2
  33      -    B    --     OUTPUT               0      0   0    0    1    0    0  IR3
  80      -    -    03     OUTPUT               0      0   0    0    1    0    0  IR4
 191      -    -    04     OUTPUT               0      0   0    0    1    0    0  IR5
  67      -    -    04     OUTPUT               0      0   0    0    1    0    0  IR6
  62      -    -    04     OUTPUT               0      0   0    0    1    0    0  IR7
 117      -    A    --     OUTPUT               0      0   0    0    1    0    0  LDIR
 193      -    -    04     OUTPUT               0      0   0    0    1    0    0  LDR
 204      -    -    05     OUTPUT               0      0   0    0    1    0    0  LOW0
 135      -    D    --     OUTPUT               0      0   0    0    1    0    0  LOW1
 126      -    B    --     OUTPUT               0      0   0    0    1    0    0  LOW2
 167      -    -    02     OUTPUT               0      0   0    0    1    0    0  LOW3
  52      -    -    05     OUTPUT               0      0   0    0    1    0    0  LOW4
 125      -    B    --     OUTPUT               0      0   0    0    1    0    0  LOW5
 190      -    -    04     OUTPUT               0      0   0    0    1    0    0  LOW6
  70      -    -    04     OUTPUT               0      0   0    0    1    0    0  LOW7
  81      -    -    03     OUTPUT               0      0   0    0    1    0    0  MAR0
 177      -    -    03     OUTPUT               0      0   0    0    1    0    0  MAR1
 100      -    -    01     OUTPUT               0      0   0    0    1    0    0  MAR2
  77      -    -    03     OUTPUT               0      0   0    0    1    0    0  MAR3
  82      -    -    03     OUTPUT               0      0   0    0    1    0    0  MAR4
 160      -    -    01     OUTPUT               0      0   0    0    1    0    0  MAR5
 161      -    -    01     OUTPUT               0      0   0    0    1    0    0  MAR6
 107      -    -    01     OUTPUT               0      0   0    0    1    0    0  MAR7
 130      -    C    --     OUTPUT               0      0   0    0    1    0    0  OUT0
  98      -    -    01     OUTPUT               0      0   0    0    1    0    0  OUT1
  73      -    -    03     OUTPUT               0      0   0    0    1    0    0  OUT2
 179      -    -    03     OUTPUT               0      0   0    0    1    0    0  OUT3
 131      -    C    --     OUTPUT               0      0   0    0    1    0    0  OUT4
 120      -    A    --     OUTPUT               0      0   0    0    1    0    0  OUT5
 129      -    C    --     OUTPUT               0      0   0    0    1    0    0  OUT6
  71      -    -    04     OUTPUT               0      0   0    0    1    0    0  OUT7
 137      -    D    --     OUTPUT               0      0   0    0    1    0    0  PC0
 104      -    -    01     OUTPUT               0      0   0    0    1    0    0  PC1
 157      -    -    01     OUTPUT               0      0   0    0    1    0    0  PC2
  61      -    -    04     OUTPUT               0      0   0    0    1    0    0  PC3
 136      -    D    --     OUTPUT               0      0   0    0    1    0    0  PC4
 194      -    -    04     OUTPUT               0      0   0    0    1    0    0  PC5
 103      -    -    01     OUTPUT               0      0   0    0    1    0    0  PC6
 156      -    -    01     OUTPUT               0      0   0    0    1    0    0  PC7
  57      -    -    05     OUTPUT               0      0   0    0    1    0    0  R00
  94      -    -    02     OUTPUT               0      0   0    0    1    0    0  R01
 203      -    -    05     OUTPUT               0      0   0    0    1    0    0  R02
 154      -    -    01     OUTPUT               0      0   0    0    1    0    0  R03
 124      -    B    --     OUTPUT               0      0   0    0    1    0    0  R04
 163      -    -    01     OUTPUT               0      0   0    0    1    0    0  R05
 155      -    -    01     OUTPUT               0      0   0    0    1    0    0  R06
  99      -    -    01     OUTPUT               0      0   0    0    1    0    0  R07
  89      -    -    02     OUTPUT               0      0   0    0    1    0    0  R10
 171      -    -    02     OUTPUT               0      0   0    0    1    0    0  R11
  50      -    -    05     OUTPUT               0      0   0    0    1    0    0  R12
 172      -    -    02     OUTPUT               0      0   0    0    1    0    0  R13
   3      -    -    05     OUTPUT               0      0   0    0    1    0    0  R14
 208      -    -    05     OUTPUT               0      0   0    0    1    0    0  R15
 164      -    -    01     OUTPUT               0      0   0    0    1    0    0  R16
  59      -    -    05     OUTPUT               0      0   0    0    1    0    0  R17
 166      -    -    02     OUTPUT               0      0   0    0    1    0    0  R20
  86      -    -    02     OUTPUT               0      0   0    0    1    0    0  R21
  54      -    -    05     OUTPUT               0      0   0    0    1    0    0  R22
 174      -    -    02     OUTPUT               0      0   0    0    1    0    0  R23
  56      -    -    05     OUTPUT               0      0   0    0    1    0    0  R24
  53      -    -    05     OUTPUT               0      0   0    0    1    0    0  R25
 162      -    -    01     OUTPUT               0      0   0    0    1    0    0  R26
  90      -    -    02     OUTPUT               0      0   0    0    1    0    0  R27
   2      -    -    05     OUTPUT               0      0   0    0    1    0    0  R30
 173      -    -    02     OUTPUT               0      0   0    0    1    0    0  R31
 207      -    -    05     OUTPUT               0      0   0    0    1    0    0  R32
  92      -    -    02     OUTPUT               0      0   0    0    1    0    0  R33
  58      -    -    05     OUTPUT               0      0   0    0    1    0    0  R34
  51      -    -    05     OUTPUT               0      0   0    0    1    0    0  R35
 106      -    -    01     OUTPUT               0      0   0    0    1    0    0  R36
  87      -    -    02     OUTPUT               0      0   0    0    1    0    0  R37
  68      -    -    04     OUTPUT               0      0   0    0    1    0    0  T1
 134      -    D    --     OUTPUT        !      0      0   0    0    1    0    0  T2
  39      -    A    --     OUTPUT               0      0   0    0    1    0    0  uMA0
  37      -    A    --     OUTPUT               0      0   0    0    1    0    0  uMA1
  38      -    A    --     OUTPUT               0      0   0    0    1    0    0  uMA2
 186      -    -    03     OUTPUT               0      0   0    0    1    0    0  uMA3
  40      -    A    --     OUTPUT               0      0   0    0    1    0    0  uMA4
 119      -    A    --     OUTPUT               0      0   0    0    1    0    0  uMA5


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                  d:\maxplus\a_project\cpu\cpu.rpt
cpu

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -      9    C    05      LCELL      t !      2      0   1    0    9    0    6  |lpm_add_sub:3328|addcore:adder|g4
   -     12    C    05      LCELL      t !      0      0   0    0    5    0    1  |lpm_add_sub:3328|addcore:adder|result_node2
   -      9    C    03      LCELL      t !      2      0   1    0    7    0    1  |lpm_add_sub:3328|addcore:adder|result_node3
   -      1    C    04      LCELL      t !      0      0   0    0    3    0    1  |lpm_add_sub:3328|addcore:adder|result_node5
   -      8    C    04      LCELL      t !      2      1   0    0    6    0    1  |lpm_add_sub:3328|addcore:adder|result_node6
   -     13    C    05      LCELL      t !      1      0   0    0    8    0    1  |lpm_add_sub:3328|addcore:adder|result_node7
   -     14    C    05        OR2    s t        1      0   1    0    7    0    1  |lpm_add_sub:3328|addcore:adder|~216~1
   -     15    C    05        OR2    s t        1      0   1    0    6    0    1  |lpm_add_sub:3328|addcore:adder|~216~2
   -     16    C    05       SOFT    s t        0      0   0    0    2    0    1  |lpm_add_sub:3328|addcore:adder|~245~1
   -     10    C    03       SOFT    s t        0      0   0    0    2    0    1  |lpm_add_sub:3328|addcore:adder|~246~1
   -      9    C    04       SOFT    s t        1      1   0    0    3    0    1  |lpm_add_sub:3328|addcore:adder|~252~1
   -     10    C    04       SOFT    s t        0      0   0    0    2    0    1  |lpm_add_sub:3328|addcore:adder|~255~1
   -     11    C    05        OR2    s t        2      1   1    0    7    0    1  |lpm_add_sub:3328|addcore:adder|~258~1
   -     10    C    05        OR2    s t        2      1   1    0    7    0    1  |lpm_add_sub:3328|addcore:adder|~258~2
   -      7    C    02      LCELL      t !      2      0   1    0    9    0    5  |lpm_add_sub:3329|addcore:adder|g4
   -     12    C    02      LCELL      t        0      0   0    0    4    0    1  |lpm_add_sub:3329|addcore:adder|result_node1
   -     13    C    02      LCELL      t !      2      0   0    0    6    0    1  |lpm_add_sub:3329|addcore:adder|result_node2
   -     14    C    02      LCELL      t !      4      0   1    0    8    0    1  |lpm_add_sub:3329|addcore:adder|result_node3
   -     11    A    01      LCELL      t !      3      1   0    0    5    0    1  |lpm_add_sub:3329|addcore:adder|result_node5
   -     15    A    01      LCELL      t !      2      1   0    0    6    0    1  |lpm_add_sub:3329|addcore:adder|result_node6
   -     16    A    01      LCELL      t !      1      0   0    0    8    0    1  |lpm_add_sub:3329|addcore:adder|result_node7
   -     15    C    02        OR2    s t        1      0   1    0    7    0    1  |lpm_add_sub:3329|addcore:adder|~216~1
   -     16    C    02        OR2    s t        1      0   1    0    6    0    1  |lpm_add_sub:3329|addcore:adder|~216~2
   -     14    A    01       SOFT    s t        0      0   0    0    2    0    1  |lpm_add_sub:3329|addcore:adder|~255~1
   -     13    A    01        OR2    s t        2      1   1    0    7    0    1  |lpm_add_sub:3329|addcore:adder|~258~1
   -     12    A    01        OR2    s t        2      1   1    0    7    0    1  |lpm_add_sub:3329|addcore:adder|~258~2
   -      7    A    04       DFFE   +s t        0      0   0    1    1    1    0  ~131~1
   -      4    D    01       DFFE   +  t !      0      0   0    1    0    1  154  :131
   -     10    A    02        OR2    s t        1      0   1    1    8    0    1  ~605~1
   -     11    A    02       SOFT    s t        0      0   0    1    6    0    1  ~605~2
   -      9    D    04        OR2    s t        1      0   1    1    8    0    1  ~606~1
   -     10    D    04        OR2    s t        1      0   1    1    8    0    1  ~607~1
   -     13    A    02       DFFE      t        0      0   0    0    3    0   29  XXX_B2 (:608)
   -      3    D    04       DFFE      t        0      0   0    1    8    0   29  XXX_B1 (:609)
   -      2    D    04       DFFE      t        0      0   0    1    8    0   29  XXX_B0 (:610)
   -      5    C    01       DFFE      t        0      0   0    0    2    0   11  S1 (:754)
   -      6    A    04       DFFE      t        0      0   0    1    8    0   11  S0 (:755)
   -     12    A    02        OR2    s t        1      0   1    1    8    0    1  ~939~1
   -     14    A    02        OR2    s t        1      0   1    1    8    0    1  ~940~1
   -      9    A    02       SOFT    s t        0      0   0    1    6    0    1  ~940~2
   -      3    A    02        OR2    s t        1      0   1    1    8    0    1  ~941~1
   -      1    A    02       SOFT    s t        0      0   0    1    6    0    1  ~941~2
   -      4    A    02       DFFE      t        0      0   0    1    7    0    8  LDXXX2 (:942)
   -      5    A    02       DFFE      t        0      0   0    0    3    0    8  LDXXX1 (:943)
   -      7    A    02       DFFE      t        0      0   0    0    3    0    8  LDXXX0 (:944)
   -     12    C    03        OR2      t        0      0   0    0    3    0    8  :1050
   -     14    C    01       DFFE      t        0      0   0    0    3    1    2  :1052
   -      4    C    04       DFFE      t        0      0   0    0    3    1    5  :1053
   -      7    C    04       DFFE      t        0      0   0    0    3    1    6  :1054
   -     15    C    04       DFFE      t        0      0   0    0    3    1    8  :1055
   -      8    C    01       DFFE      t        0      0   0    0    3    1    4  :1056
   -      8    C    03       DFFE      t        0      0   0    0    3    1    5  :1057
   -      3    C    03       DFFE      t        0      0   0    0    3    1    8  :1058
   -     16    C    03       DFFE      t        0      0   0    0    3    1    9  :1059
   -      7    C    01        OR2      t        0      0   0    0    3    0    8  :1085
   -      2    C    01       DFFE      t        0      0   0    0    3    1    3  :1087
   -      3    C    04       DFFE      t        0      0   0    0    3    1    5  :1088
   -      6    C    04       DFFE      t        0      0   0    0    3    1    6  :1089
   -      5    C    04       DFFE      t        0      0   0    0    3    1    9  :1090
   -      5    C    03       DFFE      t        0      0   0    0    3    1    5  :1091
   -      2    C    03       DFFE      t        0      0   0    0    3    1    7  :1092
   -      7    C    03       DFFE      t        0      0   0    0    3    1    8  :1093
   -     13    C    03       DFFE      t        0      0   0    0    3    1    9  :1094
   -      6    C    05        OR2      t        1      0   1    0    3    1    1  :1129
   -      2    C    04        OR2      t        1      0   1    0    3    1    1  :1130
   -     11    C    04        OR2      t        1      0   1    0    3    1    1  :1131
   -      4    C    05       SOFT    s t        0      0   0    0    5    0    1  ~1132~1
   -      5    C    05        XOR      t        2      0   1    0    6    1    1  :1132
   -      1    C    03        OR2      t        1      0   1    0    3    1    1  :1133
   -      1    C    05        OR2      t        1      0   1    0    3    1    1  :1134
   -      7    C    05        OR2    s t        1      0   1    0    7    0    1  ~1135~1
   -      2    C    05        XOR      t        0      0   0    0    7    1    2  :1135
   -      8    C    05        OR2    s t        1      0   1    0   12    0    1  ~1136~1
   -      3    C    05        XOR      t        1      0   1    0   19    1    2  :1136
   -      1    A    04        OR2      t        0      0   0    0    3    1   32  :1197
   -      1    B    01       DFFE      t        1      1   0    0    5    1    3  :1199
   -      4    B    01       DFFE      t        1      1   0    0    5    1    3  :1200
   -      8    B    01       DFFE      t        1      1   0    0    5    1    3  :1201
   -      9    B    05       DFFE      t        1      1   0    0    5    1    3  :1202
   -      2    B    01       DFFE      t        1      1   0    0    5    1    3  :1203
   -      6    D    05       DFFE      t        1      1   0    0    5    1    3  :1204
   -      5    D    02       DFFE      t        1      1   0    0    5    1    3  :1205
   -     10    D    05       DFFE      t        1      1   0    0    5    1    3  :1206
   -      1    B    05       DFFE      t        1      1   0    0    5    1    3  :1255
   -     12    B    01       DFFE      t        1      1   0    0    5    1    3  :1256
   -      8    B    05       DFFE      t        1      1   0    0    5    1    3  :1257
   -     13    B    05       DFFE      t        1      1   0    0    5    1    3  :1258
   -     14    B    02       DFFE      t        1      1   0    0    5    1    3  :1259
   -     12    D    05       DFFE      t        1      1   0    0    5    1    3  :1260
   -      7    D    02       DFFE      t        1      1   0    0    5    1    3  :1261
   -     10    D    02       DFFE      t        1      1   0    0    5    1    3  :1262
   -     11    B    02       DFFE      t        1      1   0    0    5    1    3  :1311
   -      3    B    01       DFFE      t        1      1   0    0    5    1    3  :1312
   -      6    B    05       DFFE      t        1      1   0    0    5    1    3  :1313
   -      5    B    05       DFFE      t        1      1   0    0    5    1    3  :1314
   -      4    B    02       DFFE      t        1      1   0    0    5    1    3  :1315
   -      4    D    05       DFFE      t        1      1   0    0    5    1    3  :1316
   -     12    D    02       DFFE      t        1      1   0    0    5    1    3  :1317
   -      4    D    02       DFFE      t        1      1   0    0    5    1    3  :1318
   -      3    B    02       DFFE      t        1      1   0    0    5    1    3  :1367
   -      5    B    01       DFFE      t        1      1   0    0    5    1    3  :1368
   -      3    B    05       DFFE      t        1      1   0    0    5    1    3  :1369
   -      4    B    05       DFFE      t        1      1   0    0    5    1    3  :1370
   -     12    B    02       DFFE      t        1      1   0    0    5    1    3  :1371
   -      5    D    05       DFFE      t        1      1   0    0    5    1    3  :1372
   -      9    D    02       DFFE      t        1      1   0    0    5    1    3  :1373
   -     15    D    05       DFFE      t        1      1   0    0    5    1    3  :1374
   -      9    C    01        OR2      t        0      0   0    0    3    0    8  :1452
   -     15    B    01       DFFE      t        0      0   0    0    3    1   15  :1454
   -     14    B    01       DFFE      t        0      0   0    0    3    1   17  :1455
   -      6    B    01       DFFE      t        0      0   0    0    3    1   17  :1456
   -      3    B    03       DFFE      t        0      0   0    0    3    1   17  :1457
   -      5    B    03       DFFE      t        0      0   0    0    3    1   18  :1458
   -      7    B    01       DFFE      t        0      0   0    0    3    1   18  :1459
   -     12    B    03       DFFE      t        0      0   0    0    3    1   15  :1460
   -      2    B    03       DFFE      t        0      0   0    0    3    1    8  :1461
   -     15    D    03       DFFE   +  t        0      0   0    1    0    0   11  MEM50 (:1657)
   -     15    B    04        OR2    s t        1      0   1    0   14    0    1  ~1747~1
   -     13    B    04        OR2    s t        1      0   1    0   12    0    1  ~1747~2
   -     12    B    04       SOFT    s t        1      0   1    0   12    0    1  ~1747~3
   -      9    B    04        XOR      t        1      0   1    0    7    1   13  :1747
   -     11    B    04        OR2    s t        1      0   1    0   14    0    1  ~1748~1
   -     10    B    04        OR2    s t        1      0   1    0   11    0    1  ~1748~2
   -      7    B    04       SOFT    s t        1      0   1    0   12    0    1  ~1748~3
   -      8    B    04        XOR      t        1      0   1    0    7    1   13  :1748
   -     12    D    04        OR2    s t        1      0   1    0   14    0    1  ~1749~1
   -     11    D    04        OR2    s t        1      0   1    0   12    0    1  ~1749~2
   -     16    B    03       SOFT    s t        1      0   1    0   12    0    1  ~1749~3
   -      1    D    04        XOR      t        1      0   1    0    7    1   13  :1749
   -      9    B    03        OR2    s t        1      0   1    0   14    0    1  ~1750~1
   -      7    B    03        OR2    s t        1      0   1    0   11    0    1  ~1750~2
   -      6    B    03       SOFT    s t        0      0   0    0   11    0    1  ~1750~3
   -     10    B    03        XOR      t        1      0   1    0    7    1   13  :1750
   -      1    B    03       SOFT    s t        1      0   1    0   10    0    1  ~1751~1
   -      4    B    03        XOR      t        3      0   1    0   12    1   10  :1751
   -      5    D    03        OR2    s t        1      0   1    0   13    0    1  ~1752~1
   -      4    D    03        OR2    s t        1      0   1    0   12    0    1  ~1752~2
   -      3    D    03        OR2    s t        1      0   1    0   12    0    1  ~1752~3
   -     14    D    03        XOR      t        1      0   1    0   10    1   13  :1752
   -      2    D    03        OR2    s t        1      0   1    0   11    0    1  ~1753~1
   -      1    D    03        OR2    s t        1      0   1    0   15    0    1  ~1753~2
   -      9    D    03        XOR      t        1      0   0    0   17    1   11  :1753
   -      6    D    03        OR2    s t        1      0   1    0   11    0    1  ~1754~1
   -      7    D    03        OR2    s t        1      0   1    0   15    0    1  ~1754~2
   -     11    D    03        XOR      t        1      0   0    0   16    1   11  :1754
   -     13    A    04        OR2      t        0      0   0    0    3    1    8  :1772
   -     16    A    04       DFFE      t        0      0   0    0    3    1   12  :1774
   -      3    A    04       DFFE      t        0      0   0    0    3    1   13  :1775
   -      2    A    04       DFFE      t        0      0   0    0    3    1   11  :1776
   -      2    A    03       DFFE      t        0      0   0    0    3    1   13  :1777
   -     10    B    01       DFFE      t        0      0   0    0    3    1   40  :1778
   -     11    B    01       DFFE      t        0      0   0    0    3    1   40  :1779
   -     15    B    03       DFFE      t        0      0   0    0    3    1   21  :1780
   -      8    B    03       DFFE      t        0      0   0    0    3    1   21  :1781
   -     10    A    03       SOFT    s t        0      0   0    1    8    0    1  ~2255~1
   -      6    D    02       DFFE      t        0      0   0    1    8    0   62  ASSVAL2 (:2256)
   -      1    D    02       DFFE      t        0      0   0    1    8    0   62  ASSVAL1 (:2257)
   -      1    A    03       DFFE      t        0      0   0    0    2    0   63  ASSVAL0 (:2258)
   -     10    A    01       TFFE      t        0      0   0    0    5    0    1  TEMPA7 (:2400)
   -      9    A    01       TFFE      t        0      0   0    0    5    0    3  TEMPA6 (:2401)
   -      7    A    01       TFFE      t        0      0   0    0    5    0    4  TEMPA5 (:2402)
   -      6    A    01       TFFE      t        0      0   0    0    5    0    6  TEMPA4 (:2403)
   -     11    C    02       TFFE      t        0      0   0    0    5    0    3  TEMPA3 (:2404)
   -     10    C    02       TFFE      t        0      0   0    0    5    0    5  TEMPA2 (:2405)
   -      9    C    02       TFFE      t        0      0   0    0    5    0    5  TEMPA1 (:2406)
   -      8    C    02       TFFE      t        0      0   0    0    5    0    7  TEMPA0 (:2407)
   -      8    B    02       SOFT    s t        0      0   0    0    9    0    1  ~2502~1
   -      3    B    04       SOFT    s t        0      0   0    0    9    0    1  ~2503~1
   -      7    B    05       SOFT    s t        0      0   0    0    9    0    1  ~2504~1
   -     12    B    05       SOFT    s t        0      0   0    0    9    0    1  ~2505~1
   -      7    B    02       SOFT    s t        0      0   0    0    9    0    1  ~2506~1
   -     14    D    05       SOFT    s t        0      0   0    0    9    0    1  ~2507~1
   -      8    D    02       SOFT    s t        0      0   0    0    9    0    1  ~2508~1
   -     16    D    05       SOFT    s t        0      0   0    0    9    0    1  ~2509~1
   -     10    B    02       DFFE      t        0      0   0    0    5    0    1  TEMP7 (:2510)
   -      5    B    04       DFFE      t        0      0   0    0    5    0    1  TEMP6 (:2511)
   -      2    A    05       DFFE      t        0      0   0    0    5    0    1  TEMP5 (:2512)
   -      4    A    04       DFFE      t        0      0   0    0    5    0    1  TEMP4 (:2513)
   -      9    B    02       DFFE      t        0      0   0    0    5    0    1  TEMP3 (:2514)
   -      7    D    05       DFFE      t        0      0   0    0    5    0    1  TEMP2 (:2515)
   -      2    D    02       DFFE      t        0      0   0    0    5    0    1  TEMP1 (:2516)
   -      1    D    05       DFFE      t        0      0   0    0    5    0    1  TEMP0 (:2517)
   -      2    B    02       TFFE      t        0      0   0    0    5    0    1  TEMPB7 (:2556)
   -     14    B    04       TFFE      t        0      0   0    0    5    0    4  TEMPB6 (:2557)
   -      1    A    05       TFFE      t        0      0   0    0    5    0    5  TEMPB5 (:2558)
   -      3    A    01       TFFE      t        0      0   0    0    5    0    6  TEMPB4 (:2559)
   -      1    B    02       TFFE      t        0      0   0    0    5    0    3  TEMPB3 (:2560)
   -      4    C    02       TFFE      t        0      0   0    0    5    0    4  TEMPB2 (:2561)
   -      6    C    01       TFFE      t        0      0   0    0    5    0    6  TEMPB1 (:2562)
   -      1    C    01       TFFE      t        0      0   0    0    5    0    7  TEMPB0 (:2563)
   -      5    A    04       SOFT    s t        0      0   0    0    3    0    6  ~2592~1
   -      2    A    01        OR2    s t        1      0   1    0    7    0    1  ~2594~1
   -      2    C    02       SOFT    s t        1      0   1    0    7    0    1  ~2598~1
   -      5    A    01       DFFE      t        1      1   0    0    5    1    2  :2599
   -      4    A    01       DFFE      t        0      0   0    0    7    1    2  :2600
   -      8    A    01       DFFE      t        0      0   0    0    7    1    2  :2601
   -      1    A    01       DFFE      t        0      0   0    0    3    1    2  :2602
   -      1    C    02       DFFE      t        0      0   0    0    7    1    2  :2603
   -      6    C    02       DFFE      t        0      0   0    0    7    1    2  :2604
   -      3    C    02       DFFE      t        0      0   0    0    7    1    2  :2605
   -      5    C    02       DFFE      t        0      0   0    0    5    1    3  :2606
   -      1    B    04       SOFT    s t        1      0   1    0   10    0    1  ~2626~1
   -      2    B    04       SOFT    s t        1      0   1    0   10    0    1  ~2627~1
   -     14    B    05       SOFT    s t        1      0   1    0   10    0    1  ~2628~1
   -     11    B    05       SOFT    s t        1      0   1    0   10    0    1  ~2629~1
   -      5    B    02       SOFT    s t        1      0   1    0   10    0    1  ~2630~1
   -     13    D    05       SOFT    s t        1      0   1    0   10    0    1  ~2631~1
   -      8    D    05       SOFT    s t        1      0   1    0   10    0    1  ~2632~1
   -      3    D    05       SOFT    s t        1      0   1    0   10    0    1  ~2633~1
   -      6    B    04       DFFE      t        2      2   0    0    5    1    1  :2634
   -      4    B    04       DFFE      t        2      2   0    0    5    1    1  :2635
   -     10    B    05       DFFE      t        2      2   0    0    5    1    1  :2636
   -      2    B    05       DFFE      t        2      2   0    0    5    1    1  :2637
   -      6    B    02       DFFE      t        2      2   0    0    5    1    1  :2638
   -     11    D    05       DFFE      t        2      2   0    0    5    1    1  :2639
   -      9    D    05       DFFE      t        2      2   0    0    5    1    1  :2640
   -      2    D    05       DFFE      t        2      2   0    0    5    1    3  :2641
   -      9    A    05       TFFE      t        0      0   0    0    7    0    2  CR3 (:2714)
   -      8    A    05       TFFE      t        0      0   0    0    6    0    3  CR2 (:2715)
   -      7    A    05       TFFE      t        0      0   0    0    5    0    4  CR1 (:2716)
   -      6    A    05       TFFE      t        0      0   0    0    4    0    5  CR0 (:2717)
   -      5    A    05        OR2    s t        0      0   0    2   10    0    1  ~2837~1
   -      4    A    05        OR2    s t        1      0   1    1   10    0    1  ~2838~1
   -      3    A    05       SOFT    s t        1      0   1    1   10    0    1  ~2838~2
   -      8    A    03        OR2    s t        1      0   1    1   10    0    1  ~2839~1
   -      7    A    03        OR2    s t        1      0   1    1    7    0    1  ~2840~1
   -      6    A    03        OR2    s t        1      0   1    1   10    0    1  ~2840~2
   -      5    A    03        OR2    s t        1      0   1    1   10    0    1  ~2841~1
   -      3    A    03        OR2    s t        1      0   1    1   10    0    1  ~2841~2
   -      9    A    03       SOFT    s t        1      0   1    2   10    0    1  ~2841~3
   -     12    A    05        OR2    s t        1      0   1    1    9    0    1  ~2842~1
   -     14    A    05        OR2    s t        1      0   1    1   10    0    1  ~2842~2
   -     15    A    05        OR2    s t        1      0   1    1   11    0    1  ~2842~3
   -     11    A    05       TFFE      t        0      0   0    1   15    1   39  :2849
   -     13    A    05       TFFE      t        0      0   0    0    3    1   40  :2850
   -      4    A    03       TFFE      t        0      0   0    1   11    1   38  :2851
   -     11    A    03       TFFE      t        0      0   0    0    9    1   39  :2852
   -     12    A    03       TFFE      t        0      0   0    0    4    1   39  :2853
   -     10    A    05       DFFE      t        0      0   0    1    8    1   37  :2854
   -      3    D    02        XOR    s t !      3      1   1    1    6    0   13  ~2981~1
   -      9    D    01       DFFE      t        0      0   0    1    8    0    8  SET_PC1 (:2982)
   -      5    D    01       DFFE      t        0      0   0    1    8    0    8  SET_PC0 (:2983)
   -     12    D    01       DFFE      t        4      0   0    0   14    1    2  :2984
   -      3    D    01       DFFE      t        4      0   0    0   13    1    3  :2985
   -      4    D    04       DFFE      t        3      0   0    0   12    1    4  :2986
   -     14    D    04       DFFE      t        4      0   0    0   11    1    5  :2987
   -      5    D    04       DFFE      t        4      0   0    0   10    1    6  :2988
   -      2    D    01       DFFE      t        4      0   0    0    9    1    7  :2989
   -      1    D    01       DFFE      t        4      0   0    0    8    1    8  :2990
   -     15    D    02       DFFE      t        3      0   0    0    7    1    9  :2991
   -     14    D    02       SOFT    s t        0      0   0    1    7    0    1  ~3073~1
   -     13    D    02        XOR      t !      2      1   1    1    8    0    1  :3073
   -     11    D    02       DFFE      t        0      0   0    0    2    0   10  STOR_PC (:3074)
   -      7    D    01       DFFE      t        0      0   0    0    3    0    1  OLDPC7 (:3076)
   -      6    D    01       DFFE      t        0      0   0    0    3    0    1  OLDPC6 (:3077)
   -      8    D    04       DFFE      t        0      0   0    0    3    0    1  OLDPC5 (:3078)
   -      7    D    04       DFFE      t        0      0   0    0    3    0    1  OLDPC4 (:3079)
   -      6    D    04       DFFE      t        0      0   0    0    3    0    1  OLDPC3 (:3080)
   -      8    D    01       DFFE      t        0      0   0    0    3    0    1  OLDPC2 (:3081)
   -     10    D    01       DFFE      t        0      0   0    0    3    0    1  OLDPC1 (:3082)
   -     16    D    02       DFFE      t        0      0   0    0    3    0    1  OLDPC0 (:3083)
   -      8    A    04        OR2      t        0      0   0    0    3    0    8  :3143
   -      8    A    02        OR2    s t        1      0   1    1    7    0    1  ~3234~1
   -      6    A    02        OR2    s t        1      0   1    1    7    0    1  ~3234~2
   -      2    A    02       DFFE      t        0      0   0    1    9    0   10  INC_PC (:3235)
   -     11    A    04        OR2      t        0      0   0    0    3    0    8  :3310
   -      9    A    04       DFFE      t        0      0   0    0    3    1    0  :3312
   -     13    C    01       DFFE      t        0      0   0    0    3    1    0  :3313
   -     12    C    01       DFFE      t        0      0   0    0    3    1    0  :3314
   -     11    C    01       DFFE      t        0      0   0    0    3    1    0  :3315
   -      6    C    03       DFFE      t        0      0   0    0    3    1    0  :3316
   -      4    C    03       DFFE      t        0      0   0    0    3    1    0  :3317
   -      3    C    01       DFFE      t        0      0   0    0    3    1    0  :3318
   -     10    C    01       DFFE      t        0      0   0    0    3    1    0  :3319


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                  d:\maxplus\a_project\cpu\cpu.rpt
cpu

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      35/ 96( 36%)    0/16(  0%)      7/16( 43%)     0/16(  0%)
B:      65/ 96( 67%)    0/16(  0%)      7/16( 43%)     0/16(  0%)
C:      49/ 96( 51%)    0/16(  0%)      7/16( 43%)     0/16(  0%)
D:      66/ 96( 68%)    0/16(  0%)      7/16( 43%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     26/48( 54%)     0/20(  0%)      20/20(100%)       0/20(  0%)
02:     28/48( 58%)     0/20(  0%)      16/20( 80%)       0/20(  0%)
03:     27/48( 56%)     0/20(  0%)      19/20( 95%)       0/20(  0%)
04:     29/48( 60%)     0/20(  0%)      19/20( 95%)       0/20(  0%)
05:     28/48( 58%)     0/20(  0%)      20/20(100%)       0/20(  0%)


Device-Specific Information:                  d:\maxplus\a_project\cpu\cpu.rpt
cpu

** EQUATIONS **

clk      : INPUT;
interrupt : INPUT;
reset    : INPUT;

-- Node name is 'ALU0' 
-- Equation name is 'ALU0', type is output 
ALU0     =  _LC3_C5;

-- Node name is 'ALU1' 
-- Equation name is 'ALU1', type is output 
ALU1     =  _LC2_C5;

-- Node name is 'ALU2' 
-- Equation name is 'ALU2', type is output 
ALU2     =  _LC1_C5;

-- Node name is 'ALU3' 
-- Equation name is 'ALU3', type is output 
ALU3     =  _LC1_C3;

-- Node name is 'ALU4' 
-- Equation name is 'ALU4', type is output 
ALU4     =  _LC5_C5;

-- Node name is 'ALU5' 
-- Equation name is 'ALU5', type is output 
ALU5     =  _LC11_C4;

-- Node name is 'ALU6' 
-- Equation name is 'ALU6', type is output 
ALU6     =  _LC2_C4;

-- Node name is 'ALU7' 
-- Equation name is 'ALU7', type is output 
ALU7     =  _LC6_C5;

-- Node name is ':2258' = 'ASSVAL0' 
-- Equation name is 'ASSVAL0', location is LC1_A3, type is buried.
ASSVAL0  = DFFE(!_LC10_A3 $  VCC,  _LC4_D1,  VCC,  VCC,  VCC);

-- Node name is ':2257' = 'ASSVAL1' 
-- Equation name is 'ASSVAL1', location is LC1_D2, type is buried.
ASSVAL1  = DFFE( _EQ001 $  GND,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ001 = !_LC4_A3 &  _LC10_A5 & !_LC11_A3 &  _LC11_A5 &  _LC13_A5 & !reset
         # !_LC4_A3 & !_LC10_A5 &  _LC11_A3 &  _LC11_A5 &  _LC12_A3 & 
              _LC13_A5 & !reset
         #  ASSVAL1 &  _LC3_D2;

-- Node name is ':2256' = 'ASSVAL2' 
-- Equation name is 'ASSVAL2', location is LC6_D2, type is buried.
ASSVAL2  = DFFE( _EQ002 $  GND,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ002 = !_LC4_A3 &  _LC11_A3 &  _LC11_A5 & !_LC12_A3 &  _LC13_A5 & !reset
         # !_LC4_A3 & !_LC10_A5 &  _LC11_A3 &  _LC11_A5 &  _LC13_A5 & !reset
         #  ASSVAL2 &  _LC3_D2;

-- Node name is 'A0' 
-- Equation name is 'A0', type is output 
A0       =  _LC16_C3;

-- Node name is 'A1' 
-- Equation name is 'A1', type is output 
A1       =  _LC3_C3;

-- Node name is 'A2' 
-- Equation name is 'A2', type is output 
A2       =  _LC8_C3;

-- Node name is 'A3' 
-- Equation name is 'A3', type is output 
A3       =  _LC8_C1;

-- Node name is 'A4' 
-- Equation name is 'A4', type is output 
A4       =  _LC15_C4;

-- Node name is 'A5' 
-- Equation name is 'A5', type is output 
A5       =  _LC7_C4;

-- Node name is 'A6' 
-- Equation name is 'A6', type is output 
A6       =  _LC4_C4;

-- Node name is 'A7' 
-- Equation name is 'A7', type is output 
A7       =  _LC14_C1;

-- Node name is 'BUS0' 
-- Equation name is 'BUS0', type is output 
BUS0     =  _LC11_D3;

-- Node name is 'BUS1' 
-- Equation name is 'BUS1', type is output 
BUS1     =  _LC9_D3;

-- Node name is 'BUS2' 
-- Equation name is 'BUS2', type is output 
BUS2     =  _LC14_D3;

-- Node name is 'BUS3' 
-- Equation name is 'BUS3', type is output 
BUS3     =  _LC4_B3;

-- Node name is 'BUS4' 
-- Equation name is 'BUS4', type is output 
BUS4     =  _LC10_B3;

-- Node name is 'BUS5' 
-- Equation name is 'BUS5', type is output 
BUS5     =  _LC1_D4;

-- Node name is 'BUS6' 
-- Equation name is 'BUS6', type is output 
BUS6     =  _LC8_B4;

-- Node name is 'BUS7' 
-- Equation name is 'BUS7', type is output 
BUS7     =  _LC9_B4;

-- Node name is 'B0' 
-- Equation name is 'B0', type is output 
B0       =  _LC13_C3;

-- Node name is 'B1' 
-- Equation name is 'B1', type is output 
B1       =  _LC7_C3;

-- Node name is 'B2' 
-- Equation name is 'B2', type is output 
B2       =  _LC2_C3;

-- Node name is 'B3' 
-- Equation name is 'B3', type is output 
B3       =  _LC5_C3;

-- Node name is 'B4' 
-- Equation name is 'B4', type is output 
B4       =  _LC5_C4;

-- Node name is 'B5' 
-- Equation name is 'B5', type is output 
B5       =  _LC6_C4;

-- Node name is 'B6' 
-- Equation name is 'B6', type is output 
B6       =  _LC3_C4;

-- Node name is 'B7' 
-- Equation name is 'B7', type is output 
B7       =  _LC2_C1;

-- Node name is ':2717' = 'CR0' 
-- Equation name is 'CR0', location is LC6_A5, type is buried.
CR0      = TFFE( _EQ003, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ003 = !ASSVAL0 &  ASSVAL1 &  ASSVAL2
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  CR0;

-- Node name is ':2716' = 'CR1' 
-- Equation name is 'CR1', location is LC7_A5, type is buried.
CR1      = TFFE( _EQ004, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ004 = !ASSVAL0 &  ASSVAL1 &  ASSVAL2 &  CR0
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  CR1;

-- Node name is ':2715' = 'CR2' 
-- Equation name is 'CR2', location is LC8_A5, type is buried.
CR2      = TFFE( _EQ005, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ005 = !ASSVAL0 &  ASSVAL1 &  ASSVAL2 &  CR0 &  CR1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  CR2;

-- Node name is ':2714' = 'CR3' 
-- Equation name is 'CR3', location is LC9_A5, type is buried.
CR3      = TFFE( _EQ006, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ006 = !ASSVAL0 &  ASSVAL1 &  ASSVAL2 &  CR0 &  CR1 &  CR2
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  CR3;

-- Node name is 'HIGH0' 
-- Equation name is 'HIGH0', type is output 
HIGH0    =  _LC5_C2;

-- Node name is 'HIGH1' 
-- Equation name is 'HIGH1', type is output 
HIGH1    =  _LC3_C2;

-- Node name is 'HIGH2' 
-- Equation name is 'HIGH2', type is output 
HIGH2    =  _LC6_C2;

-- Node name is 'HIGH3' 
-- Equation name is 'HIGH3', type is output 
HIGH3    =  _LC1_C2;

-- Node name is 'HIGH4' 
-- Equation name is 'HIGH4', type is output 
HIGH4    =  _LC1_A1;

-- Node name is 'HIGH5' 
-- Equation name is 'HIGH5', type is output 
HIGH5    =  _LC8_A1;

-- Node name is 'HIGH6' 
-- Equation name is 'HIGH6', type is output 
HIGH6    =  _LC4_A1;

-- Node name is 'HIGH7' 
-- Equation name is 'HIGH7', type is output 
HIGH7    =  _LC5_A1;

-- Node name is ':3235' = 'INC_PC' 
-- Equation name is 'INC_PC', location is LC2_A2, type is buried.
INC_PC   = DFFE( _EQ007 $  GND,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ007 = !_LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & 
             !_LC13_A5 & !reset
         #  _LC8_A2
         #  _LC6_A2;

-- Node name is 'IR0' 
-- Equation name is 'IR0', type is output 
IR0      =  _LC8_B3;

-- Node name is 'IR1' 
-- Equation name is 'IR1', type is output 
IR1      =  _LC15_B3;

-- Node name is 'IR2' 
-- Equation name is 'IR2', type is output 
IR2      =  _LC11_B1;

-- Node name is 'IR3' 
-- Equation name is 'IR3', type is output 
IR3      =  _LC10_B1;

-- Node name is 'IR4' 
-- Equation name is 'IR4', type is output 
IR4      =  _LC2_A3;

-- Node name is 'IR5' 
-- Equation name is 'IR5', type is output 
IR5      =  _LC2_A4;

-- Node name is 'IR6' 
-- Equation name is 'IR6', type is output 
IR6      =  _LC3_A4;

-- Node name is 'IR7' 
-- Equation name is 'IR7', type is output 
IR7      =  _LC16_A4;

-- Node name is 'LDIR' 
-- Equation name is 'LDIR', type is output 
LDIR     =  _LC13_A4;

-- Node name is 'LDR' 
-- Equation name is 'LDR', type is output 
LDR      =  _LC1_A4;

-- Node name is ':944' = 'LDXXX0' 
-- Equation name is 'LDXXX0', location is LC7_A2, type is buried.
LDXXX0   = DFFE( _EQ008 $  VCC,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ008 = !_LC1_A2 & !_LC3_A2;

-- Node name is ':943' = 'LDXXX1' 
-- Equation name is 'LDXXX1', location is LC5_A2, type is buried.
LDXXX1   = DFFE( _EQ009 $  VCC,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ009 = !_LC9_A2 & !_LC14_A2;

-- Node name is ':942' = 'LDXXX2' 
-- Equation name is 'LDXXX2', location is LC4_A2, type is buried.
LDXXX2   = DFFE( _EQ010 $  GND,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ010 =  _LC4_A3 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 &  _LC13_A5 & !reset
         #  _LC12_A2;

-- Node name is 'LOW0' 
-- Equation name is 'LOW0', type is output 
LOW0     =  _LC2_D5;

-- Node name is 'LOW1' 
-- Equation name is 'LOW1', type is output 
LOW1     =  _LC9_D5;

-- Node name is 'LOW2' 
-- Equation name is 'LOW2', type is output 
LOW2     =  _LC11_D5;

-- Node name is 'LOW3' 
-- Equation name is 'LOW3', type is output 
LOW3     =  _LC6_B2;

-- Node name is 'LOW4' 
-- Equation name is 'LOW4', type is output 
LOW4     =  _LC2_B5;

-- Node name is 'LOW5' 
-- Equation name is 'LOW5', type is output 
LOW5     =  _LC10_B5;

-- Node name is 'LOW6' 
-- Equation name is 'LOW6', type is output 
LOW6     =  _LC4_B4;

-- Node name is 'LOW7' 
-- Equation name is 'LOW7', type is output 
LOW7     =  _LC6_B4;

-- Node name is 'MAR0' 
-- Equation name is 'MAR0', type is output 
MAR0     =  _LC2_B3;

-- Node name is 'MAR1' 
-- Equation name is 'MAR1', type is output 
MAR1     =  _LC12_B3;

-- Node name is 'MAR2' 
-- Equation name is 'MAR2', type is output 
MAR2     =  _LC7_B1;

-- Node name is 'MAR3' 
-- Equation name is 'MAR3', type is output 
MAR3     =  _LC5_B3;

-- Node name is 'MAR4' 
-- Equation name is 'MAR4', type is output 
MAR4     =  _LC3_B3;

-- Node name is 'MAR5' 
-- Equation name is 'MAR5', type is output 
MAR5     =  _LC6_B1;

-- Node name is 'MAR6' 
-- Equation name is 'MAR6', type is output 
MAR6     =  _LC14_B1;

-- Node name is 'MAR7' 
-- Equation name is 'MAR7', type is output 
MAR7     =  _LC15_B1;

-- Node name is ':1657' = 'MEM50' 
-- Equation name is 'MEM50', location is LC15_D3, type is buried.
MEM50    = DFFE( VCC $  GND, GLOBAL( clk),  VCC,  VCC,  reset);

-- Node name is ':3083' = 'OLDPC0' 
-- Equation name is 'OLDPC0', location is LC16_D2, type is buried.
OLDPC0   = DFFE( _EQ011 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ011 =  _LC15_D2 &  OLDPC0
         #  _LC15_D2 &  STOR_PC
         #  OLDPC0 & !STOR_PC;

-- Node name is ':3082' = 'OLDPC1' 
-- Equation name is 'OLDPC1', location is LC10_D1, type is buried.
OLDPC1   = DFFE( _EQ012 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ012 =  _LC1_D1 &  OLDPC1
         #  _LC1_D1 &  STOR_PC
         #  OLDPC1 & !STOR_PC;

-- Node name is ':3081' = 'OLDPC2' 
-- Equation name is 'OLDPC2', location is LC8_D1, type is buried.
OLDPC2   = DFFE( _EQ013 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ013 =  _LC2_D1 &  OLDPC2
         #  _LC2_D1 &  STOR_PC
         #  OLDPC2 & !STOR_PC;

-- Node name is ':3080' = 'OLDPC3' 
-- Equation name is 'OLDPC3', location is LC6_D4, type is buried.
OLDPC3   = DFFE( _EQ014 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ014 =  _LC5_D4 &  OLDPC3
         #  _LC5_D4 &  STOR_PC
         #  OLDPC3 & !STOR_PC;

-- Node name is ':3079' = 'OLDPC4' 
-- Equation name is 'OLDPC4', location is LC7_D4, type is buried.
OLDPC4   = DFFE( _EQ015 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ015 =  _LC14_D4 &  OLDPC4
         #  _LC14_D4 &  STOR_PC
         #  OLDPC4 & !STOR_PC;

-- Node name is ':3078' = 'OLDPC5' 
-- Equation name is 'OLDPC5', location is LC8_D4, type is buried.
OLDPC5   = DFFE( _EQ016 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ016 =  _LC4_D4 &  OLDPC5
         #  _LC4_D4 &  STOR_PC
         #  OLDPC5 & !STOR_PC;

-- Node name is ':3077' = 'OLDPC6' 
-- Equation name is 'OLDPC6', location is LC6_D1, type is buried.
OLDPC6   = DFFE( _EQ017 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ017 =  _LC3_D1 &  OLDPC6
         #  _LC3_D1 &  STOR_PC
         #  OLDPC6 & !STOR_PC;

-- Node name is ':3076' = 'OLDPC7' 
-- Equation name is 'OLDPC7', location is LC7_D1, type is buried.
OLDPC7   = DFFE( _EQ018 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ018 =  _LC12_D1 &  OLDPC7
         #  _LC12_D1 &  STOR_PC
         #  OLDPC7 & !STOR_PC;

-- Node name is 'OUT0' 
-- Equation name is 'OUT0', type is output 
OUT0     =  _LC10_C1;

-- Node name is 'OUT1' 
-- Equation name is 'OUT1', type is output 
OUT1     =  _LC3_C1;

-- Node name is 'OUT2' 
-- Equation name is 'OUT2', type is output 
OUT2     =  _LC4_C3;

-- Node name is 'OUT3' 
-- Equation name is 'OUT3', type is output 
OUT3     =  _LC6_C3;

-- Node name is 'OUT4' 
-- Equation name is 'OUT4', type is output 
OUT4     =  _LC11_C1;

-- Node name is 'OUT5' 
-- Equation name is 'OUT5', type is output 
OUT5     =  _LC12_C1;

-- Node name is 'OUT6' 
-- Equation name is 'OUT6', type is output 
OUT6     =  _LC13_C1;

-- Node name is 'OUT7' 
-- Equation name is 'OUT7', type is output 
OUT7     =  _LC9_A4;

-- Node name is 'PC0' 
-- Equation name is 'PC0', type is output 
PC0      =  _LC15_D2;

-- Node name is 'PC1' 
-- Equation name is 'PC1', type is output 
PC1      =  _LC1_D1;

-- Node name is 'PC2' 
-- Equation name is 'PC2', type is output 
PC2      =  _LC2_D1;

-- Node name is 'PC3' 
-- Equation name is 'PC3', type is output 
PC3      =  _LC5_D4;

-- Node name is 'PC4' 
-- Equation name is 'PC4', type is output 
PC4      =  _LC14_D4;

-- Node name is 'PC5' 
-- Equation name is 'PC5', type is output 
PC5      =  _LC4_D4;

-- Node name is 'PC6' 
-- Equation name is 'PC6', type is output 
PC6      =  _LC3_D1;

-- Node name is 'PC7' 
-- Equation name is 'PC7', type is output 
PC7      =  _LC12_D1;

-- Node name is 'R00' 
-- Equation name is 'R00', type is output 
R00      =  _LC10_D5;

-- Node name is 'R01' 
-- Equation name is 'R01', type is output 
R01      =  _LC5_D2;

-- Node name is 'R02' 
-- Equation name is 'R02', type is output 
R02      =  _LC6_D5;

-- Node name is 'R03' 
-- Equation name is 'R03', type is output 
R03      =  _LC2_B1;

-- Node name is 'R04' 
-- Equation name is 'R04', type is output 
R04      =  _LC9_B5;

-- Node name is 'R05' 
-- Equation name is 'R05', type is output 
R05      =  _LC8_B1;

-- Node name is 'R06' 
-- Equation name is 'R06', type is output 
R06      =  _LC4_B1;

-- Node name is 'R07' 
-- Equation name is 'R07', type is output 
R07      =  _LC1_B1;

-- Node name is 'R10' 
-- Equation name is 'R10', type is output 
R10      =  _LC10_D2;

-- Node name is 'R11' 
-- Equation name is 'R11', type is output 
R11      =  _LC7_D2;

-- Node name is 'R12' 
-- Equation name is 'R12', type is output 
R12      =  _LC12_D5;

-- Node name is 'R13' 
-- Equation name is 'R13', type is output 
R13      =  _LC14_B2;

-- Node name is 'R14' 
-- Equation name is 'R14', type is output 
R14      =  _LC13_B5;

-- Node name is 'R15' 
-- Equation name is 'R15', type is output 
R15      =  _LC8_B5;

-- Node name is 'R16' 
-- Equation name is 'R16', type is output 
R16      =  _LC12_B1;

-- Node name is 'R17' 
-- Equation name is 'R17', type is output 
R17      =  _LC1_B5;

-- Node name is 'R20' 
-- Equation name is 'R20', type is output 
R20      =  _LC4_D2;

-- Node name is 'R21' 
-- Equation name is 'R21', type is output 
R21      =  _LC12_D2;

-- Node name is 'R22' 
-- Equation name is 'R22', type is output 
R22      =  _LC4_D5;

-- Node name is 'R23' 
-- Equation name is 'R23', type is output 
R23      =  _LC4_B2;

-- Node name is 'R24' 
-- Equation name is 'R24', type is output 
R24      =  _LC5_B5;

-- Node name is 'R25' 
-- Equation name is 'R25', type is output 
R25      =  _LC6_B5;

-- Node name is 'R26' 
-- Equation name is 'R26', type is output 
R26      =  _LC3_B1;

-- Node name is 'R27' 
-- Equation name is 'R27', type is output 
R27      =  _LC11_B2;

-- Node name is 'R30' 
-- Equation name is 'R30', type is output 
R30      =  _LC15_D5;

-- Node name is 'R31' 
-- Equation name is 'R31', type is output 
R31      =  _LC9_D2;

-- Node name is 'R32' 
-- Equation name is 'R32', type is output 
R32      =  _LC5_D5;

-- Node name is 'R33' 
-- Equation name is 'R33', type is output 
R33      =  _LC12_B2;

-- Node name is 'R34' 
-- Equation name is 'R34', type is output 
R34      =  _LC4_B5;

-- Node name is 'R35' 
-- Equation name is 'R35', type is output 
R35      =  _LC3_B5;

-- Node name is 'R36' 
-- Equation name is 'R36', type is output 
R36      =  _LC5_B1;

-- Node name is 'R37' 
-- Equation name is 'R37', type is output 
R37      =  _LC3_B2;

-- Node name is ':2983' = 'SET_PC0' 
-- Equation name is 'SET_PC0', location is LC5_D1, type is buried.
SET_PC0  = DFFE( _EQ019 $  GND,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ019 = !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
              _LC13_A5 & !reset
         #  _LC3_D2 &  SET_PC0;

-- Node name is ':2982' = 'SET_PC1' 
-- Equation name is 'SET_PC1', location is LC9_D1, type is buried.
SET_PC1  = DFFE( _EQ020 $  GND,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ020 = !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
              _LC13_A5 & !reset
         # !_LC4_A3 &  _LC10_A5 & !_LC11_A3 &  _LC11_A5 & !_LC12_A3 & 
             !_LC13_A5 & !reset
         #  _LC3_D2 &  SET_PC1;

-- Node name is ':3074' = 'STOR_PC' 
-- Equation name is 'STOR_PC', location is LC11_D2, type is buried.
STOR_PC  = DFFE(!_LC13_D2 $  VCC,  _LC4_D1,  VCC,  VCC,  VCC);

-- Node name is ':755' = 'S0' 
-- Equation name is 'S0', location is LC6_A4, type is buried.
S0       = DFFE( _EQ021 $  GND,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ021 =  _LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & 
             !_LC13_A5 & !reset
         # !_LC4_A3 &  _LC10_A5 &  _LC11_A3 &  _LC11_A5 & !_LC12_A3 & 
             !_LC13_A5 & !reset
         #  _LC3_D2 &  S0;

-- Node name is ':754' = 'S1' 
-- Equation name is 'S1', location is LC5_C1, type is buried.
S1       = DFFE( _EQ022 $  GND,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ022 =  _LC3_D2 &  S1;

-- Node name is ':2407' = 'TEMPA0' 
-- Equation name is 'TEMPA0', location is LC8_C2, type is buried.
TEMPA0   = TFFE( _EQ023, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ023 = !ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  _LC5_C2 & !TEMPA0
         # !ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !_LC5_C2 &  TEMPA0;

-- Node name is ':2406' = 'TEMPA1' 
-- Equation name is 'TEMPA1', location is LC9_C2, type is buried.
TEMPA1   = TFFE( _EQ024, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ024 = !ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  _LC3_C2 & !TEMPA1
         # !ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !_LC3_C2 &  TEMPA1;

-- Node name is ':2405' = 'TEMPA2' 
-- Equation name is 'TEMPA2', location is LC10_C2, type is buried.
TEMPA2   = TFFE( _EQ025, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ025 = !ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  _LC6_C2 & !TEMPA2
         # !ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !_LC6_C2 &  TEMPA2;

-- Node name is ':2404' = 'TEMPA3' 
-- Equation name is 'TEMPA3', location is LC11_C2, type is buried.
TEMPA3   = TFFE( _EQ026, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ026 = !ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  _LC1_C2 & !TEMPA3
         # !ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !_LC1_C2 &  TEMPA3;

-- Node name is ':2403' = 'TEMPA4' 
-- Equation name is 'TEMPA4', location is LC6_A1, type is buried.
TEMPA4   = TFFE( _EQ027, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ027 = !ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  _LC1_A1 & !TEMPA4
         # !ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !_LC1_A1 &  TEMPA4;

-- Node name is ':2402' = 'TEMPA5' 
-- Equation name is 'TEMPA5', location is LC7_A1, type is buried.
TEMPA5   = TFFE( _EQ028, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ028 = !ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  _LC8_A1 & !TEMPA5
         # !ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !_LC8_A1 &  TEMPA5;

-- Node name is ':2401' = 'TEMPA6' 
-- Equation name is 'TEMPA6', location is LC9_A1, type is buried.
TEMPA6   = TFFE( _EQ029, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ029 = !ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  _LC4_A1 & !TEMPA6
         # !ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !_LC4_A1 &  TEMPA6;

-- Node name is ':2400' = 'TEMPA7' 
-- Equation name is 'TEMPA7', location is LC10_A1, type is buried.
TEMPA7   = TFFE( _EQ030, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ030 = !ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  _LC5_A1 & !TEMPA7
         # !ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !_LC5_A1 &  TEMPA7;

-- Node name is ':2563' = 'TEMPB0' 
-- Equation name is 'TEMPB0', location is LC1_C1, type is buried.
TEMPB0   = TFFE( _EQ031, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ031 =  ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !TEMPB0 &  TEMP0
         # !ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  TEMPB0
         #  ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  TEMPB0 & !TEMP0;

-- Node name is ':2562' = 'TEMPB1' 
-- Equation name is 'TEMPB1', location is LC6_C1, type is buried.
TEMPB1   = TFFE( _EQ032, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ032 =  ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !TEMPB1 &  TEMP1
         # !ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  TEMPB1
         #  ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  TEMPB1 & !TEMP1;

-- Node name is ':2561' = 'TEMPB2' 
-- Equation name is 'TEMPB2', location is LC4_C2, type is buried.
TEMPB2   = TFFE( _EQ033, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ033 =  ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !TEMPB2 &  TEMP2
         # !ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  TEMPB2
         #  ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  TEMPB2 & !TEMP2;

-- Node name is ':2560' = 'TEMPB3' 
-- Equation name is 'TEMPB3', location is LC1_B2, type is buried.
TEMPB3   = TFFE( _EQ034, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ034 =  ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !TEMPB3 &  TEMP3
         # !ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  TEMPB3
         #  ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  TEMPB3 & !TEMP3;

-- Node name is ':2559' = 'TEMPB4' 
-- Equation name is 'TEMPB4', location is LC3_A1, type is buried.
TEMPB4   = TFFE( _EQ035, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ035 =  ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !TEMPB4 &  TEMP4
         # !ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  TEMPB4
         #  ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  TEMPB4 & !TEMP4;

-- Node name is ':2558' = 'TEMPB5' 
-- Equation name is 'TEMPB5', location is LC1_A5, type is buried.
TEMPB5   = TFFE( _EQ036, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ036 =  ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !TEMPB5 &  TEMP5
         # !ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  TEMPB5
         #  ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  TEMPB5 & !TEMP5;

-- Node name is ':2557' = 'TEMPB6' 
-- Equation name is 'TEMPB6', location is LC14_B4, type is buried.
TEMPB6   = TFFE( _EQ037, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ037 =  ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !TEMPB6 &  TEMP6
         # !ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  TEMPB6
         #  ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  TEMPB6 & !TEMP6;

-- Node name is ':2556' = 'TEMPB7' 
-- Equation name is 'TEMPB7', location is LC2_B2, type is buried.
TEMPB7   = TFFE( _EQ038, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ038 =  ASSVAL0 &  ASSVAL1 & !ASSVAL2 & !TEMPB7 &  TEMP7
         # !ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  TEMPB7
         #  ASSVAL0 &  ASSVAL1 & !ASSVAL2 &  TEMPB7 & !TEMP7;

-- Node name is ':2517' = 'TEMP0' 
-- Equation name is 'TEMP0', location is LC1_D5, type is buried.
TEMP0    = DFFE( _EQ039 $ !_LC16_D5, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ039 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2
         # !TEMP0;

-- Node name is ':2516' = 'TEMP1' 
-- Equation name is 'TEMP1', location is LC2_D2, type is buried.
TEMP1    = DFFE( _EQ040 $ !_LC8_D2, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ040 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2
         # !TEMP1;

-- Node name is ':2515' = 'TEMP2' 
-- Equation name is 'TEMP2', location is LC7_D5, type is buried.
TEMP2    = DFFE( _EQ041 $ !_LC14_D5, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ041 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2
         # !TEMP2;

-- Node name is ':2514' = 'TEMP3' 
-- Equation name is 'TEMP3', location is LC9_B2, type is buried.
TEMP3    = DFFE( _EQ042 $ !_LC7_B2, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ042 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2
         # !TEMP3;

-- Node name is ':2513' = 'TEMP4' 
-- Equation name is 'TEMP4', location is LC4_A4, type is buried.
TEMP4    = DFFE( _EQ043 $ !_LC12_B5, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ043 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2
         # !TEMP4;

-- Node name is ':2512' = 'TEMP5' 
-- Equation name is 'TEMP5', location is LC2_A5, type is buried.
TEMP5    = DFFE( _EQ044 $ !_LC7_B5, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ044 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2
         # !TEMP5;

-- Node name is ':2511' = 'TEMP6' 
-- Equation name is 'TEMP6', location is LC5_B4, type is buried.
TEMP6    = DFFE( _EQ045 $ !_LC3_B4, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ045 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2
         # !TEMP6;

-- Node name is ':2510' = 'TEMP7' 
-- Equation name is 'TEMP7', location is LC10_B2, type is buried.
TEMP7    = DFFE( _EQ046 $ !_LC8_B2, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ046 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2
         # !TEMP7;

-- Node name is 'T1' 
-- Equation name is 'T1', type is output 
T1       =  _LC7_A4;

-- Node name is 'T2' 
-- Equation name is 'T2', type is output 
T2       = !_LC4_D1;

-- Node name is 'uMA0' 
-- Equation name is 'uMA0', type is output 
uMA0     =  _LC10_A5;

-- Node name is 'uMA1' 
-- Equation name is 'uMA1', type is output 
uMA1     =  _LC12_A3;

-- Node name is 'uMA2' 
-- Equation name is 'uMA2', type is output 
uMA2     =  _LC11_A3;

-- Node name is 'uMA3' 
-- Equation name is 'uMA3', type is output 
uMA3     =  _LC4_A3;

-- Node name is 'uMA4' 
-- Equation name is 'uMA4', type is output 
uMA4     =  _LC13_A5;

-- Node name is 'uMA5' 
-- Equation name is 'uMA5', type is output 
uMA5     =  _LC11_A5;

-- Node name is ':610' = 'XXX_B0' 
-- Equation name is 'XXX_B0', location is LC2_D4, type is buried.
XXX_B0   = DFFE( _EQ047 $  GND,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ047 = !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 &  _LC12_A3 & 
              _LC13_A5 & !reset
         #  _LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
              _LC13_A5 & !reset
         #  _LC10_D4;

-- Node name is ':609' = 'XXX_B1' 
-- Equation name is 'XXX_B1', location is LC3_D4, type is buried.
XXX_B1   = DFFE( _EQ048 $  GND,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ048 = !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC13_A5 & !reset
         #  _LC4_A3 & !_LC10_A5 & !_LC11_A5 & !_LC12_A3 &  _LC13_A5 & !reset
         #  _LC9_D4;

-- Node name is ':608' = 'XXX_B2' 
-- Equation name is 'XXX_B2', location is LC13_A2, type is buried.
XXX_B2   = DFFE( _EQ049 $  VCC,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ049 = !_LC10_A2 & !_LC11_A2;

-- Node name is '|lpm_add_sub:3328|addcore:adder|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC9_C5', type is buried 
!_LC9_C5 = _LC9_C5~NOT;
_LC9_C5~NOT = LCELL( _EQ050 $  _EQ051);
  _EQ050 = !_LC2_C3 & !_LC7_C3 & !_LC13_C3
         # !_LC2_C3 & !_LC7_C3 & !_LC16_C3
         # !_LC2_C3 & !_LC3_C3 & !_LC7_C3
         #  _X001;
  _X001  = EXP(!_LC14_C5 & !_LC15_C5);
  _EQ051 =  _LC5_C3 &  _LC8_C1;

-- Node name is '|lpm_add_sub:3328|addcore:adder|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC12_C5', type is buried 
!_LC12_C5 = _LC12_C5~NOT;
_LC12_C5~NOT = LCELL( _EQ052 $ !_LC16_C5);
  _EQ052 =  _LC7_C3 &  _LC13_C3 &  _LC16_C3
         #  _LC3_C3 &  _LC13_C3 &  _LC16_C3
         #  _LC3_C3 &  _LC7_C3;

-- Node name is '|lpm_add_sub:3328|addcore:adder|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC9_C3', type is buried 
!_LC9_C3 = _LC9_C3~NOT;
_LC9_C3~NOT = LCELL( _EQ053 $ !_LC10_C3);
  _EQ053 =  _LC2_C3 &  _LC8_C3
         #  _LC3_C3 &  _LC13_C3 &  _LC16_C3 &  _X002
         #  _LC7_C3 &  _LC13_C3 &  _LC16_C3 &  _X002
         #  _LC3_C3 &  _LC7_C3 &  _X002;
  _X002  = EXP(!_LC2_C3 & !_LC8_C3);

-- Node name is '|lpm_add_sub:3328|addcore:adder|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC1_C4', type is buried 
!_LC1_C4 = _LC1_C4~NOT;
_LC1_C4~NOT = LCELL( _EQ054 $ !_LC9_C4);
  _EQ054 =  _LC6_C4 & !_LC7_C4
         # !_LC6_C4 &  _LC7_C4;

-- Node name is '|lpm_add_sub:3328|addcore:adder|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC8_C4', type is buried 
!_LC8_C4 = _LC8_C4~NOT;
_LC8_C4~NOT = LCELL( _EQ055 $ !_LC10_C4);
  _EQ055 =  _LC6_C4 &  _LC7_C4
         #  _LC9_C5 &  _X003 &  _X004
         #  _LC5_C4 &  _LC15_C4 &  _X004;
  _X003  = EXP(!_LC5_C4 & !_LC15_C4);
  _X004  = EXP(!_LC6_C4 & !_LC7_C4);

-- Node name is '|lpm_add_sub:3328|addcore:adder|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC13_C5', type is buried 
!_LC13_C5 = _LC13_C5~NOT;
_LC13_C5~NOT = LCELL( _EQ056 $  _EQ057);
  _EQ056 =  _LC2_C1 & !_LC14_C1
         # !_LC2_C1 &  _LC14_C1;
  _EQ057 = !_LC10_C5 & !_LC11_C5 &  _X005;
  _X005  = EXP( _LC4_C4 &  _LC5_C4 &  _LC7_C4 &  _LC15_C4);

-- Node name is '|lpm_add_sub:3328|addcore:adder|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC14_C5', type is buried 
-- synthesized logic cell 
_LC14_C5 = LCELL( _EQ058 $  GND);
  _EQ058 = !_LC2_C3 & !_LC8_C3
         # !_LC3_C3 & !_LC8_C3 & !_LC13_C3
         # !_LC3_C3 & !_LC8_C3 & !_LC16_C3
         # !_LC5_C3 & !_LC8_C1
         #  _LC5_C3 &  _LC8_C1;

-- Node name is '|lpm_add_sub:3328|addcore:adder|~216~2' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC15_C5', type is buried 
-- synthesized logic cell 
_LC15_C5 = LCELL( _EQ059 $  GND);
  _EQ059 = !_LC2_C3 & !_LC3_C3 & !_LC13_C3
         # !_LC2_C3 & !_LC3_C3 & !_LC16_C3
         # !_LC7_C3 & !_LC8_C3 & !_LC13_C3
         # !_LC7_C3 & !_LC8_C3 & !_LC16_C3
         # !_LC3_C3 & !_LC7_C3 & !_LC8_C3;

-- Node name is '|lpm_add_sub:3328|addcore:adder|~245~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC16_C5', type is buried 
-- synthesized logic cell 
_LC16_C5 = LCELL( _EQ060 $  GND);
  _EQ060 =  _LC2_C3 & !_LC8_C3
         # !_LC2_C3 &  _LC8_C3;

-- Node name is '|lpm_add_sub:3328|addcore:adder|~246~1' from file "addcore.tdf" line 390, column 27
-- Equation name is '_LC10_C3', type is buried 
-- synthesized logic cell 
_LC10_C3 = LCELL( _EQ061 $  GND);
  _EQ061 =  _LC5_C3 & !_LC8_C1
         # !_LC5_C3 &  _LC8_C1;

-- Node name is '|lpm_add_sub:3328|addcore:adder|~252~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC9_C4', type is buried 
-- synthesized logic cell 
_LC9_C4  = LCELL( _EQ062 $  GND);
  _EQ062 =  _LC5_C4 &  _LC15_C4
         #  _LC9_C5 &  _X003;
  _X003  = EXP(!_LC5_C4 & !_LC15_C4);

-- Node name is '|lpm_add_sub:3328|addcore:adder|~255~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC10_C4', type is buried 
-- synthesized logic cell 
_LC10_C4 = LCELL( _EQ063 $  GND);
  _EQ063 =  _LC3_C4 & !_LC4_C4
         # !_LC3_C4 &  _LC4_C4;

-- Node name is '|lpm_add_sub:3328|addcore:adder|~258~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC11_C5', type is buried 
-- synthesized logic cell 
_LC11_C5 = LCELL( _EQ064 $  GND);
  _EQ064 =  _LC3_C4 &  _LC6_C4 &  _LC7_C4
         #  _LC4_C4 &  _LC6_C4 &  _LC7_C4
         #  _LC3_C4 &  _LC4_C4
         #  _LC3_C4 &  _LC6_C4 &  _LC9_C5 &  _X003
         #  _LC3_C4 &  _LC7_C4 &  _LC9_C5 &  _X003;
  _X003  = EXP(!_LC5_C4 & !_LC15_C4);

-- Node name is '|lpm_add_sub:3328|addcore:adder|~258~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC10_C5', type is buried 
-- synthesized logic cell 
_LC10_C5 = LCELL( _EQ065 $  GND);
  _EQ065 =  _LC3_C4 &  _LC5_C4 &  _LC6_C4 &  _LC15_C4
         #  _LC3_C4 &  _LC5_C4 &  _LC7_C4 &  _LC15_C4
         #  _LC4_C4 &  _LC5_C4 &  _LC6_C4 &  _LC15_C4
         #  _LC4_C4 &  _LC6_C4 &  _LC9_C5 &  _X003
         #  _LC4_C4 &  _LC7_C4 &  _LC9_C5 &  _X003;
  _X003  = EXP(!_LC5_C4 & !_LC15_C4);

-- Node name is '|lpm_add_sub:3329|addcore:adder|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC7_C2', type is buried 
!_LC7_C2 = _LC7_C2~NOT;
_LC7_C2~NOT = LCELL( _EQ066 $  _EQ067);
  _EQ066 = !TEMPA0 & !TEMPA1 & !TEMPA2
         # !TEMPA1 & !TEMPA2 & !TEMPB0
         # !TEMPA1 & !TEMPA2 & !TEMPB1
         #  _X006;
  _X006  = EXP(!_LC15_C2 & !_LC16_C2);
  _EQ067 =  TEMPA3 &  TEMPB3;

-- Node name is '|lpm_add_sub:3329|addcore:adder|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC12_C2', type is buried 
_LC12_C2 = LCELL( _EQ068 $  _EQ069);
  _EQ068 =  TEMPA1 & !TEMPB1
         # !TEMPA1 &  TEMPB1;
  _EQ069 =  TEMPA0 &  TEMPB0;

-- Node name is '|lpm_add_sub:3329|addcore:adder|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC13_C2', type is buried 
!_LC13_C2 = _LC13_C2~NOT;
_LC13_C2~NOT = LCELL( _EQ070 $  _EQ071);
  _EQ070 =  TEMPA0 &  TEMPA1 &  TEMPB0
         #  TEMPA0 &  TEMPB0 &  TEMPB1
         #  TEMPA1 &  TEMPB1;
  _EQ071 =  _X007 &  _X008;
  _X007  = EXP(!TEMPA2 &  TEMPB2);
  _X008  = EXP( TEMPA2 & !TEMPB2);

-- Node name is '|lpm_add_sub:3329|addcore:adder|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC14_C2', type is buried 
!_LC14_C2 = _LC14_C2~NOT;
_LC14_C2~NOT = LCELL( _EQ072 $  _EQ073);
  _EQ072 =  TEMPA2 &  TEMPB2
         #  TEMPA0 &  TEMPB0 &  TEMPB1 &  _X009
         #  TEMPA0 &  TEMPA1 &  TEMPB0 &  _X009
         #  TEMPA1 &  TEMPB1 &  _X009;
  _X009  = EXP(!TEMPA2 & !TEMPB2);
  _EQ073 =  _X010 &  _X011;
  _X010  = EXP(!TEMPA3 &  TEMPB3);
  _X011  = EXP( TEMPA3 & !TEMPB3);

-- Node name is '|lpm_add_sub:3329|addcore:adder|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC11_A1', type is buried 
!_LC11_A1 = _LC11_A1~NOT;
_LC11_A1~NOT = LCELL( _EQ074 $  _EQ075);
  _EQ074 =  TEMPA5 & !TEMPB5
         # !TEMPA5 &  TEMPB5;
  _EQ075 =  _X012 &  _X013;
  _X012  = EXP( _LC7_C2 &  _X014);
  _X013  = EXP( TEMPA4 &  TEMPB4);
  _X014  = EXP(!TEMPA4 & !TEMPB4);

-- Node name is '|lpm_add_sub:3329|addcore:adder|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC15_A1', type is buried 
!_LC15_A1 = _LC15_A1~NOT;
_LC15_A1~NOT = LCELL( _EQ076 $ !_LC14_A1);
  _EQ076 =  TEMPA5 &  TEMPB5
         #  _LC7_C2 &  _X014 &  _X015
         #  TEMPA4 &  TEMPB4 &  _X015;
  _X014  = EXP(!TEMPA4 & !TEMPB4);
  _X015  = EXP(!TEMPA5 & !TEMPB5);

-- Node name is '|lpm_add_sub:3329|addcore:adder|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC16_A1', type is buried 
!_LC16_A1 = _LC16_A1~NOT;
_LC16_A1~NOT = LCELL( _EQ077 $  _EQ078);
  _EQ077 =  TEMPA7 & !TEMPB7
         # !TEMPA7 &  TEMPB7;
  _EQ078 = !_LC12_A1 & !_LC13_A1 &  _X016;
  _X016  = EXP( TEMPA4 &  TEMPB4 &  TEMPB5 &  TEMPB6);

-- Node name is '|lpm_add_sub:3329|addcore:adder|~216~1' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC15_C2', type is buried 
-- synthesized logic cell 
_LC15_C2 = LCELL( _EQ079 $  GND);
  _EQ079 = !TEMPA2 & !TEMPB2
         # !TEMPA0 & !TEMPB1 & !TEMPB2
         # !TEMPB0 & !TEMPB1 & !TEMPB2
         # !TEMPA3 & !TEMPB3
         #  TEMPA3 &  TEMPB3;

-- Node name is '|lpm_add_sub:3329|addcore:adder|~216~2' from file "addcore.tdf" line 350, column 16
-- Equation name is '_LC16_C2', type is buried 
-- synthesized logic cell 
_LC16_C2 = LCELL( _EQ080 $  GND);
  _EQ080 = !TEMPA0 & !TEMPA2 & !TEMPB1
         # !TEMPA2 & !TEMPB0 & !TEMPB1
         # !TEMPA0 & !TEMPA1 & !TEMPB2
         # !TEMPA1 & !TEMPB0 & !TEMPB2
         # !TEMPA1 & !TEMPB1 & !TEMPB2;

-- Node name is '|lpm_add_sub:3329|addcore:adder|~255~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC14_A1', type is buried 
-- synthesized logic cell 
_LC14_A1 = LCELL( _EQ081 $  GND);
  _EQ081 =  TEMPA6 & !TEMPB6
         # !TEMPA6 &  TEMPB6;

-- Node name is '|lpm_add_sub:3329|addcore:adder|~258~1' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC13_A1', type is buried 
-- synthesized logic cell 
_LC13_A1 = LCELL( _EQ082 $  GND);
  _EQ082 =  TEMPA5 &  TEMPA6 &  TEMPB5
         #  TEMPA5 &  TEMPB5 &  TEMPB6
         #  TEMPA6 &  TEMPB6
         #  _LC7_C2 &  TEMPA5 &  TEMPA6 &  _X014
         #  _LC7_C2 &  TEMPA6 &  TEMPB5 &  _X014;
  _X014  = EXP(!TEMPA4 & !TEMPB4);

-- Node name is '|lpm_add_sub:3329|addcore:adder|~258~2' from file "addcore.tdf" line 392, column 42
-- Equation name is '_LC12_A1', type is buried 
-- synthesized logic cell 
_LC12_A1 = LCELL( _EQ083 $  GND);
  _EQ083 =  TEMPA4 &  TEMPA5 &  TEMPA6 &  TEMPB4
         #  TEMPA4 &  TEMPA6 &  TEMPB4 &  TEMPB5
         #  TEMPA4 &  TEMPA5 &  TEMPB4 &  TEMPB6
         #  _LC7_C2 &  TEMPA5 &  TEMPB6 &  _X014
         #  _LC7_C2 &  TEMPB5 &  TEMPB6 &  _X014;
  _X014  = EXP(!TEMPA4 & !TEMPB4);

-- Node name is '~131~1' 
-- Equation name is '~131~1', location is LC7_A4, type is buried.
-- synthesized logic cell 
_LC7_A4  = DFFE( _EQ084 $  VCC, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ084 =  reset
         #  _LC4_D1;

-- Node name is ':131' 
-- Equation name is '_LC4_D1', type is buried 
!_LC4_D1 = _LC4_D1~NOT;
_LC4_D1~NOT = DFFE( _EQ085 $  GND, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ085 =  reset
         #  _LC4_D1;

-- Node name is '~605~1' 
-- Equation name is '~605~1', location is LC10_A2, type is buried.
-- synthesized logic cell 
_LC10_A2 = LCELL( _EQ086 $  GND);
  _EQ086 = !_LC4_A3 & !_LC10_A5 &  _LC11_A3 &  _LC11_A5 & !_LC12_A3 & 
             !_LC13_A5 & !reset
         # !_LC4_A3 &  _LC10_A5 & !_LC11_A5 &  _LC12_A3 &  _LC13_A5 & !reset
         # !_LC4_A3 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 &  _LC13_A5 & !reset
         # !_LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & !reset
         #  _LC3_D2 &  XXX_B2;

-- Node name is '~605~2' 
-- Equation name is '~605~2', location is LC11_A2, type is buried.
-- synthesized logic cell 
_LC11_A2 = LCELL( _EQ087 $  GND);
  _EQ087 = !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
             !_LC13_A5 & !reset
         #  _LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
              _LC13_A5 & !reset
         # !_LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
             !_LC13_A5 & !reset
         #  _LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
              _LC13_A5 & !reset;

-- Node name is '~606~1' 
-- Equation name is '~606~1', location is LC9_D4, type is buried.
-- synthesized logic cell 
_LC9_D4  = LCELL( _EQ088 $  GND);
  _EQ088 =  _LC3_D2 &  XXX_B1
         # !_LC4_A3 & !_LC11_A3 &  _LC12_A3 & !_LC13_A5 & !reset
         # !_LC4_A3 & !_LC10_A5 &  _LC11_A3 &  _LC11_A5 & !_LC12_A3 & 
             !_LC13_A5 & !reset
         # !_LC4_A3 &  _LC11_A3 & !_LC11_A5 &  _LC12_A3 & !reset
         #  _LC4_A3 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 & !reset;

-- Node name is '~607~1' 
-- Equation name is '~607~1', location is LC10_D4, type is buried.
-- synthesized logic cell 
_LC10_D4 = LCELL( _EQ089 $  GND);
  _EQ089 = !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & !_LC12_A3 & !_LC13_A5 & !reset
         # !_LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 & !_LC13_A5 & !reset
         # !_LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & 
              _LC13_A5 & !reset
         # !_LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & !_LC13_A5 & !reset
         #  _LC3_D2 &  XXX_B0;

-- Node name is '~939~1' 
-- Equation name is '~939~1', location is LC12_A2, type is buried.
-- synthesized logic cell 
_LC12_A2 = LCELL( _EQ090 $  GND);
  _EQ090 =  _LC3_D2 &  LDXXX2
         # !_LC4_A3 &  _LC10_A5 & !_LC11_A3 &  _LC12_A3 & !_LC13_A5 & !reset
         # !_LC4_A3 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & !_LC13_A5 & !reset
         # !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 &  _LC12_A3 & !reset
         #  _LC4_A3 & !_LC10_A5 & !_LC11_A5 & !_LC12_A3 &  _LC13_A5 & !reset;

-- Node name is '~940~1' 
-- Equation name is '~940~1', location is LC14_A2, type is buried.
-- synthesized logic cell 
_LC14_A2 = LCELL( _EQ091 $  GND);
  _EQ091 = !_LC4_A3 &  _LC10_A5 & !_LC11_A5 &  _LC12_A3 & !_LC13_A5 & !reset
         # !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC13_A5 & !reset
         # !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & !_LC11_A5 &  _LC12_A3 & !reset
         #  _LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
              _LC13_A5 & !reset
         #  _LC3_D2 &  LDXXX1;

-- Node name is '~940~2' 
-- Equation name is '~940~2', location is LC9_A2, type is buried.
-- synthesized logic cell 
_LC9_A2  = LCELL( _EQ092 $  GND);
  _EQ092 =  _LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
             !_LC13_A5 & !reset
         #  _LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & 
             !_LC13_A5 & !reset
         # !_LC4_A3 &  _LC11_A3 &  _LC11_A5 & !_LC12_A3 & !_LC13_A5 & !reset;

-- Node name is '~941~1' 
-- Equation name is '~941~1', location is LC3_A2, type is buried.
-- synthesized logic cell 
_LC3_A2  = LCELL( _EQ093 $  GND);
  _EQ093 =  _LC3_D2 &  LDXXX0
         # !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & !_LC12_A3 & !_LC13_A5 & !reset
         #  _LC4_A3 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 &  _LC13_A5 & !reset
         # !_LC4_A3 & !_LC11_A3 &  _LC11_A5 &  _LC12_A3 & !_LC13_A5 & !reset
         # !_LC4_A3 &  _LC11_A3 & !_LC11_A5 &  _LC12_A3 &  _LC13_A5 & !reset;

-- Node name is '~941~2' 
-- Equation name is '~941~2', location is LC1_A2, type is buried.
-- synthesized logic cell 
_LC1_A2  = LCELL( _EQ094 $  GND);
  _EQ094 = !_LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & !_LC13_A5 & !reset
         # !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC13_A5 & !reset
         #  _LC4_A3 & !_LC10_A5 & !_LC11_A5 & !_LC12_A3 &  _LC13_A5 & !reset
         #  _LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 & !_LC13_A5 & !reset;

-- Node name is ':1050' 
-- Equation name is '_LC12_C3', type is buried 
_LC12_C3 = LCELL( _EQ095 $  GND);
  _EQ095 =  LDXXX0 & !LDXXX1 & !LDXXX2;

-- Node name is ':1052' 
-- Equation name is '_LC14_C1', type is buried 
_LC14_C1 = DFFE( _EQ096 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ096 = !_LC12_C3 &  _LC14_C1
         #  _LC9_B4 &  _LC12_C3;

-- Node name is ':1053' 
-- Equation name is '_LC4_C4', type is buried 
_LC4_C4  = DFFE( _EQ097 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ097 =  _LC4_C4 & !_LC12_C3
         #  _LC8_B4 &  _LC12_C3;

-- Node name is ':1054' 
-- Equation name is '_LC7_C4', type is buried 
_LC7_C4  = DFFE( _EQ098 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ098 =  _LC7_C4 & !_LC12_C3
         #  _LC1_D4 &  _LC12_C3;

-- Node name is ':1055' 
-- Equation name is '_LC15_C4', type is buried 
_LC15_C4 = DFFE( _EQ099 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ099 = !_LC12_C3 &  _LC15_C4
         #  _LC10_B3 &  _LC12_C3;

-- Node name is ':1056' 
-- Equation name is '_LC8_C1', type is buried 
_LC8_C1  = DFFE( _EQ100 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ100 =  _LC8_C1 & !_LC12_C3
         #  _LC4_B3 &  _LC12_C3;

-- Node name is ':1057' 
-- Equation name is '_LC8_C3', type is buried 
_LC8_C3  = DFFE( _EQ101 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ101 =  _LC8_C3 & !_LC12_C3
         #  _LC12_C3 &  _LC14_D3;

-- Node name is ':1058' 
-- Equation name is '_LC3_C3', type is buried 
_LC3_C3  = DFFE( _EQ102 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ102 =  _LC3_C3 & !_LC12_C3
         #  _LC9_D3 &  _LC12_C3;

-- Node name is ':1059' 
-- Equation name is '_LC16_C3', type is buried 
_LC16_C3 = DFFE( _EQ103 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ103 = !_LC12_C3 &  _LC16_C3
         #  _LC11_D3 &  _LC12_C3;

-- Node name is ':1085' 
-- Equation name is '_LC7_C1', type is buried 
_LC7_C1  = LCELL( _EQ104 $  GND);
  _EQ104 = !LDXXX0 &  LDXXX1 & !LDXXX2;

-- Node name is ':1087' 
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = DFFE( _EQ105 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ105 =  _LC2_C1 & !_LC7_C1
         #  _LC7_C1 &  _LC9_B4;

-- Node name is ':1088' 
-- Equation name is '_LC3_C4', type is buried 
_LC3_C4  = DFFE( _EQ106 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ106 =  _LC3_C4 & !_LC7_C1
         #  _LC7_C1 &  _LC8_B4;

-- Node name is ':1089' 
-- Equation name is '_LC6_C4', type is buried 
_LC6_C4  = DFFE( _EQ107 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ107 =  _LC6_C4 & !_LC7_C1
         #  _LC1_D4 &  _LC7_C1;

-- Node name is ':1090' 
-- Equation name is '_LC5_C4', type is buried 
_LC5_C4  = DFFE( _EQ108 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ108 =  _LC5_C4 & !_LC7_C1
         #  _LC7_C1 &  _LC10_B3;

-- Node name is ':1091' 
-- Equation name is '_LC5_C3', type is buried 
_LC5_C3  = DFFE( _EQ109 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ109 =  _LC5_C3 & !_LC7_C1
         #  _LC4_B3 &  _LC7_C1;

-- Node name is ':1092' 
-- Equation name is '_LC2_C3', type is buried 
_LC2_C3  = DFFE( _EQ110 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ110 =  _LC2_C3 & !_LC7_C1
         #  _LC7_C1 &  _LC14_D3;

-- Node name is ':1093' 
-- Equation name is '_LC7_C3', type is buried 
_LC7_C3  = DFFE( _EQ111 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ111 = !_LC7_C1 &  _LC7_C3
         #  _LC7_C1 &  _LC9_D3;

-- Node name is ':1094' 
-- Equation name is '_LC13_C3', type is buried 
_LC13_C3 = DFFE( _EQ112 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ112 = !_LC7_C1 &  _LC13_C3
         #  _LC7_C1 &  _LC11_D3;

-- Node name is ':1129' 
-- Equation name is '_LC6_C5', type is buried 
_LC6_C5  = LCELL( _EQ113 $  GND);
  _EQ113 =  _LC6_C5 & !S0 & !S1
         #  _LC6_C5 &  S0 &  S1
         #  _LC13_C5 &  S0 & !S1
         #  _LC6_C5 &  _LC13_C5 & !S1
         #  _LC6_C5 &  _LC13_C5 &  S0;

-- Node name is ':1130' 
-- Equation name is '_LC2_C4', type is buried 
_LC2_C4  = LCELL( _EQ114 $  GND);
  _EQ114 =  _LC2_C4 & !S0 & !S1
         #  _LC2_C4 &  S0 &  S1
         #  _LC8_C4 &  S0 & !S1
         #  _LC2_C4 &  _LC8_C4 & !S1
         #  _LC2_C4 &  _LC8_C4 &  S0;

-- Node name is ':1131' 
-- Equation name is '_LC11_C4', type is buried 
_LC11_C4 = LCELL( _EQ115 $  GND);
  _EQ115 =  _LC11_C4 & !S0 & !S1
         #  _LC11_C4 &  S0 &  S1
         #  _LC1_C4 &  S0 & !S1
         #  _LC1_C4 &  _LC11_C4 & !S1
         #  _LC1_C4 &  _LC11_C4 &  S0;

-- Node name is '~1132~1' 
-- Equation name is '~1132~1', location is LC4_C5, type is buried.
-- synthesized logic cell 
_LC4_C5  = LCELL( _EQ116 $  GND);
  _EQ116 =  _LC5_C4 &  _LC9_C5 & !_LC15_C4 &  S0 & !S1
         # !_LC5_C4 &  _LC9_C5 &  _LC15_C4 &  S0 & !S1
         # !S0 &  S1
         # !_LC5_C4 & !_LC9_C5 & !_LC15_C4 &  S0 & !S1;

-- Node name is ':1132' 
-- Equation name is '_LC5_C5', type is buried 
_LC5_C5  = LCELL( _EQ117 $ !_LC4_C5);
  _EQ117 = !_LC4_C5 &  _LC5_C4 & !_LC9_C5 &  _LC15_C4 &  S0 & !S1
         # !_LC4_C5 & !_LC5_C4 & !_LC5_C5 & !_LC9_C5 & !_LC15_C4
         # !_LC4_C5 &  _LC5_C4 & !_LC5_C5 & !_LC9_C5 &  _LC15_C4
         # !_LC4_C5 & !_LC5_C5 &  _X017;
  _X017  = EXP( S0 & !S1);

-- Node name is ':1133' 
-- Equation name is '_LC1_C3', type is buried 
_LC1_C3  = LCELL( _EQ118 $  GND);
  _EQ118 =  _LC1_C3 & !S0 & !S1
         #  _LC1_C3 &  S0 &  S1
         #  _LC9_C3 &  S0 & !S1
         #  _LC1_C3 &  _LC9_C3 & !S1
         #  _LC1_C3 &  _LC9_C3 &  S0;

-- Node name is ':1134' 
-- Equation name is '_LC1_C5', type is buried 
_LC1_C5  = LCELL( _EQ119 $  GND);
  _EQ119 =  _LC1_C5 & !S0 & !S1
         #  _LC1_C5 &  S0 &  S1
         #  _LC12_C5 &  S0 & !S1
         #  _LC1_C5 &  _LC12_C5 & !S1
         #  _LC1_C5 &  _LC12_C5 &  S0;

-- Node name is '~1135~1' 
-- Equation name is '~1135~1', location is LC7_C5, type is buried.
-- synthesized logic cell 
_LC7_C5  = LCELL( _EQ120 $  GND);
  _EQ120 =  _LC2_C5 & !S0 & !S1
         #  _LC3_C3 & !_LC7_C3 & !_LC13_C3 &  S0 & !S1
         # !_LC3_C3 &  _LC7_C3 & !_LC16_C3 &  S0 & !S1
         #  _LC3_C3 & !_LC7_C3 & !_LC16_C3 &  S0 & !S1
         # !_LC3_C3 & !_LC7_C3 &  _LC13_C3 &  _LC16_C3 &  S0 & !S1;

-- Node name is ':1135' 
-- Equation name is '_LC2_C5', type is buried 
_LC2_C5  = LCELL( _EQ121 $  _EQ122);
  _EQ121 = !_LC3_C3 &  _LC7_C3 & !_LC13_C3 &  S0 & !S1
         #  _LC3_C3 &  _LC7_C3 &  _LC13_C3 &  _LC16_C3 &  S0 & !S1
         #  _LC7_C5;
  _EQ122 =  _LC2_C5 &  S0 &  S1;

-- Node name is '~1136~1' 
-- Equation name is '~1136~1', location is LC8_C5, type is buried.
-- synthesized logic cell 
_LC8_C5  = LCELL( _EQ123 $  GND);
  _EQ123 =  _LC3_C5 & !S0 & !S1
         #  _LC13_C3 & !_LC16_C3 &  S0 & !S1
         # !_LC13_C3 &  _LC16_C3 &  S0 & !S1
         # !_LC2_C1 & !_LC2_C3 & !_LC3_C4 & !_LC5_C3 & !_LC5_C4 & !_LC6_C4 & 
             !_LC7_C3 & !_LC13_C3 & !S0 &  S1
         # !_LC3_C5 &  S0 &  S1;

-- Node name is ':1136' 
-- Equation name is '_LC3_C5', type is buried 
_LC3_C5  = LCELL( _EQ124 $  S1);
  _EQ124 = !_LC3_C3 & !_LC3_C5 & !_LC4_C4 & !_LC7_C4 & !_LC8_C1 & !_LC8_C3 & 
             !_LC14_C1 & !_LC15_C4 & !_LC16_C3 &  S1
         # !_LC3_C3 & !_LC4_C4 & !_LC7_C4 & !_LC8_C1 & !_LC8_C3 & !_LC14_C1 & 
             !_LC15_C4 & !_LC16_C3 & !S0 &  S1
         # !_LC2_C1 & !_LC2_C3 & !_LC3_C4 & !_LC3_C5 & !_LC5_C3 & !_LC5_C4 & 
             !_LC6_C4 & !_LC7_C3 & !_LC13_C3 &  S1
         #  _LC8_C5;

-- Node name is ':1197' 
-- Equation name is '_LC1_A4', type is buried 
_LC1_A4  = LCELL( _EQ125 $  GND);
  _EQ125 =  LDXXX0 &  LDXXX1 & !LDXXX2;

-- Node name is ':1199' 
-- Equation name is '_LC1_B1', type is buried 
_LC1_B1  = DFFE( _EQ126 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ126 =  _LC1_A4 &  _LC9_B4 & !_LC10_B1 & !_LC11_B1
         #  _LC1_B1 &  _X018;
  _X018  = EXP( _LC1_A4 & !_LC10_B1 & !_LC11_B1);

-- Node name is ':1200' 
-- Equation name is '_LC4_B1', type is buried 
_LC4_B1  = DFFE( _EQ127 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ127 =  _LC1_A4 &  _LC8_B4 & !_LC10_B1 & !_LC11_B1
         #  _LC4_B1 &  _X018;
  _X018  = EXP( _LC1_A4 & !_LC10_B1 & !_LC11_B1);

-- Node name is ':1201' 
-- Equation name is '_LC8_B1', type is buried 
_LC8_B1  = DFFE( _EQ128 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ128 =  _LC1_A4 &  _LC1_D4 & !_LC10_B1 & !_LC11_B1
         #  _LC8_B1 &  _X018;
  _X018  = EXP( _LC1_A4 & !_LC10_B1 & !_LC11_B1);

-- Node name is ':1202' 
-- Equation name is '_LC9_B5', type is buried 
_LC9_B5  = DFFE( _EQ129 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ129 =  _LC1_A4 & !_LC10_B1 &  _LC10_B3 & !_LC11_B1
         #  _LC9_B5 &  _X018;
  _X018  = EXP( _LC1_A4 & !_LC10_B1 & !_LC11_B1);

-- Node name is ':1203' 
-- Equation name is '_LC2_B1', type is buried 
_LC2_B1  = DFFE( _EQ130 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ130 =  _LC1_A4 &  _LC4_B3 & !_LC10_B1 & !_LC11_B1
         #  _LC2_B1 &  _X018;
  _X018  = EXP( _LC1_A4 & !_LC10_B1 & !_LC11_B1);

-- Node name is ':1204' 
-- Equation name is '_LC6_D5', type is buried 
_LC6_D5  = DFFE( _EQ131 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ131 =  _LC1_A4 & !_LC10_B1 & !_LC11_B1 &  _LC14_D3
         #  _LC6_D5 &  _X018;
  _X018  = EXP( _LC1_A4 & !_LC10_B1 & !_LC11_B1);

-- Node name is ':1205' 
-- Equation name is '_LC5_D2', type is buried 
_LC5_D2  = DFFE( _EQ132 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ132 =  _LC1_A4 &  _LC9_D3 & !_LC10_B1 & !_LC11_B1
         #  _LC5_D2 &  _X018;
  _X018  = EXP( _LC1_A4 & !_LC10_B1 & !_LC11_B1);

-- Node name is ':1206' 
-- Equation name is '_LC10_D5', type is buried 
_LC10_D5 = DFFE( _EQ133 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ133 =  _LC1_A4 & !_LC10_B1 & !_LC11_B1 &  _LC11_D3
         #  _LC10_D5 &  _X018;
  _X018  = EXP( _LC1_A4 & !_LC10_B1 & !_LC11_B1);

-- Node name is ':1255' 
-- Equation name is '_LC1_B5', type is buried 
_LC1_B5  = DFFE( _EQ134 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ134 =  _LC1_A4 &  _LC9_B4 & !_LC10_B1 &  _LC11_B1
         #  _LC1_B5 &  _X019;
  _X019  = EXP( _LC1_A4 & !_LC10_B1 &  _LC11_B1);

-- Node name is ':1256' 
-- Equation name is '_LC12_B1', type is buried 
_LC12_B1 = DFFE( _EQ135 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ135 =  _LC1_A4 &  _LC8_B4 & !_LC10_B1 &  _LC11_B1
         #  _LC12_B1 &  _X019;
  _X019  = EXP( _LC1_A4 & !_LC10_B1 &  _LC11_B1);

-- Node name is ':1257' 
-- Equation name is '_LC8_B5', type is buried 
_LC8_B5  = DFFE( _EQ136 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ136 =  _LC1_A4 &  _LC1_D4 & !_LC10_B1 &  _LC11_B1
         #  _LC8_B5 &  _X019;
  _X019  = EXP( _LC1_A4 & !_LC10_B1 &  _LC11_B1);

-- Node name is ':1258' 
-- Equation name is '_LC13_B5', type is buried 
_LC13_B5 = DFFE( _EQ137 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ137 =  _LC1_A4 & !_LC10_B1 &  _LC10_B3 &  _LC11_B1
         #  _LC13_B5 &  _X019;
  _X019  = EXP( _LC1_A4 & !_LC10_B1 &  _LC11_B1);

-- Node name is ':1259' 
-- Equation name is '_LC14_B2', type is buried 
_LC14_B2 = DFFE( _EQ138 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ138 =  _LC1_A4 &  _LC4_B3 & !_LC10_B1 &  _LC11_B1
         #  _LC14_B2 &  _X019;
  _X019  = EXP( _LC1_A4 & !_LC10_B1 &  _LC11_B1);

-- Node name is ':1260' 
-- Equation name is '_LC12_D5', type is buried 
_LC12_D5 = DFFE( _EQ139 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ139 =  _LC1_A4 & !_LC10_B1 &  _LC11_B1 &  _LC14_D3
         #  _LC12_D5 &  _X019;
  _X019  = EXP( _LC1_A4 & !_LC10_B1 &  _LC11_B1);

-- Node name is ':1261' 
-- Equation name is '_LC7_D2', type is buried 
_LC7_D2  = DFFE( _EQ140 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ140 =  _LC1_A4 &  _LC9_D3 & !_LC10_B1 &  _LC11_B1
         #  _LC7_D2 &  _X019;
  _X019  = EXP( _LC1_A4 & !_LC10_B1 &  _LC11_B1);

-- Node name is ':1262' 
-- Equation name is '_LC10_D2', type is buried 
_LC10_D2 = DFFE( _EQ141 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ141 =  _LC1_A4 & !_LC10_B1 &  _LC11_B1 &  _LC11_D3
         #  _LC10_D2 &  _X019;
  _X019  = EXP( _LC1_A4 & !_LC10_B1 &  _LC11_B1);

-- Node name is ':1311' 
-- Equation name is '_LC11_B2', type is buried 
_LC11_B2 = DFFE( _EQ142 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ142 =  _LC1_A4 &  _LC9_B4 &  _LC10_B1 & !_LC11_B1
         #  _LC11_B2 &  _X020;
  _X020  = EXP( _LC1_A4 &  _LC10_B1 & !_LC11_B1);

-- Node name is ':1312' 
-- Equation name is '_LC3_B1', type is buried 
_LC3_B1  = DFFE( _EQ143 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ143 =  _LC1_A4 &  _LC8_B4 &  _LC10_B1 & !_LC11_B1
         #  _LC3_B1 &  _X020;
  _X020  = EXP( _LC1_A4 &  _LC10_B1 & !_LC11_B1);

-- Node name is ':1313' 
-- Equation name is '_LC6_B5', type is buried 
_LC6_B5  = DFFE( _EQ144 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ144 =  _LC1_A4 &  _LC1_D4 &  _LC10_B1 & !_LC11_B1
         #  _LC6_B5 &  _X020;
  _X020  = EXP( _LC1_A4 &  _LC10_B1 & !_LC11_B1);

-- Node name is ':1314' 
-- Equation name is '_LC5_B5', type is buried 
_LC5_B5  = DFFE( _EQ145 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ145 =  _LC1_A4 &  _LC10_B1 &  _LC10_B3 & !_LC11_B1
         #  _LC5_B5 &  _X020;
  _X020  = EXP( _LC1_A4 &  _LC10_B1 & !_LC11_B1);

-- Node name is ':1315' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = DFFE( _EQ146 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ146 =  _LC1_A4 &  _LC4_B3 &  _LC10_B1 & !_LC11_B1
         #  _LC4_B2 &  _X020;
  _X020  = EXP( _LC1_A4 &  _LC10_B1 & !_LC11_B1);

-- Node name is ':1316' 
-- Equation name is '_LC4_D5', type is buried 
_LC4_D5  = DFFE( _EQ147 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ147 =  _LC1_A4 &  _LC10_B1 & !_LC11_B1 &  _LC14_D3
         #  _LC4_D5 &  _X020;
  _X020  = EXP( _LC1_A4 &  _LC10_B1 & !_LC11_B1);

-- Node name is ':1317' 
-- Equation name is '_LC12_D2', type is buried 
_LC12_D2 = DFFE( _EQ148 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ148 =  _LC1_A4 &  _LC9_D3 &  _LC10_B1 & !_LC11_B1
         #  _LC12_D2 &  _X020;
  _X020  = EXP( _LC1_A4 &  _LC10_B1 & !_LC11_B1);

-- Node name is ':1318' 
-- Equation name is '_LC4_D2', type is buried 
_LC4_D2  = DFFE( _EQ149 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ149 =  _LC1_A4 &  _LC10_B1 & !_LC11_B1 &  _LC11_D3
         #  _LC4_D2 &  _X020;
  _X020  = EXP( _LC1_A4 &  _LC10_B1 & !_LC11_B1);

-- Node name is ':1367' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = DFFE( _EQ150 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ150 =  _LC1_A4 &  _LC9_B4 &  _LC10_B1 &  _LC11_B1
         #  _LC3_B2 &  _X021;
  _X021  = EXP( _LC1_A4 &  _LC10_B1 &  _LC11_B1);

-- Node name is ':1368' 
-- Equation name is '_LC5_B1', type is buried 
_LC5_B1  = DFFE( _EQ151 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ151 =  _LC1_A4 &  _LC8_B4 &  _LC10_B1 &  _LC11_B1
         #  _LC5_B1 &  _X021;
  _X021  = EXP( _LC1_A4 &  _LC10_B1 &  _LC11_B1);

-- Node name is ':1369' 
-- Equation name is '_LC3_B5', type is buried 
_LC3_B5  = DFFE( _EQ152 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ152 =  _LC1_A4 &  _LC1_D4 &  _LC10_B1 &  _LC11_B1
         #  _LC3_B5 &  _X021;
  _X021  = EXP( _LC1_A4 &  _LC10_B1 &  _LC11_B1);

-- Node name is ':1370' 
-- Equation name is '_LC4_B5', type is buried 
_LC4_B5  = DFFE( _EQ153 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ153 =  _LC1_A4 &  _LC10_B1 &  _LC10_B3 &  _LC11_B1
         #  _LC4_B5 &  _X021;
  _X021  = EXP( _LC1_A4 &  _LC10_B1 &  _LC11_B1);

-- Node name is ':1371' 
-- Equation name is '_LC12_B2', type is buried 
_LC12_B2 = DFFE( _EQ154 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ154 =  _LC1_A4 &  _LC4_B3 &  _LC10_B1 &  _LC11_B1
         #  _LC12_B2 &  _X021;
  _X021  = EXP( _LC1_A4 &  _LC10_B1 &  _LC11_B1);

-- Node name is ':1372' 
-- Equation name is '_LC5_D5', type is buried 
_LC5_D5  = DFFE( _EQ155 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ155 =  _LC1_A4 &  _LC10_B1 &  _LC11_B1 &  _LC14_D3
         #  _LC5_D5 &  _X021;
  _X021  = EXP( _LC1_A4 &  _LC10_B1 &  _LC11_B1);

-- Node name is ':1373' 
-- Equation name is '_LC9_D2', type is buried 
_LC9_D2  = DFFE( _EQ156 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ156 =  _LC1_A4 &  _LC9_D3 &  _LC10_B1 &  _LC11_B1
         #  _LC9_D2 &  _X021;
  _X021  = EXP( _LC1_A4 &  _LC10_B1 &  _LC11_B1);

-- Node name is ':1374' 
-- Equation name is '_LC15_D5', type is buried 
_LC15_D5 = DFFE( _EQ157 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ157 =  _LC1_A4 &  _LC10_B1 &  _LC11_B1 &  _LC11_D3
         #  _LC15_D5 &  _X021;
  _X021  = EXP( _LC1_A4 &  _LC10_B1 &  _LC11_B1);

-- Node name is ':1452' 
-- Equation name is '_LC9_C1', type is buried 
_LC9_C1  = LCELL( _EQ158 $  GND);
  _EQ158 =  LDXXX0 & !LDXXX1 &  LDXXX2;

-- Node name is ':1454' 
-- Equation name is '_LC15_B1', type is buried 
_LC15_B1 = DFFE( _EQ159 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ159 = !_LC9_C1 &  _LC15_B1
         #  _LC9_B4 &  _LC9_C1;

-- Node name is ':1455' 
-- Equation name is '_LC14_B1', type is buried 
_LC14_B1 = DFFE( _EQ160 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ160 = !_LC9_C1 &  _LC14_B1
         #  _LC8_B4 &  _LC9_C1;

-- Node name is ':1456' 
-- Equation name is '_LC6_B1', type is buried 
_LC6_B1  = DFFE( _EQ161 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ161 =  _LC6_B1 & !_LC9_C1
         #  _LC1_D4 &  _LC9_C1;

-- Node name is ':1457' 
-- Equation name is '_LC3_B3', type is buried 
_LC3_B3  = DFFE( _EQ162 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ162 =  _LC3_B3 & !_LC9_C1
         #  _LC9_C1 &  _LC10_B3;

-- Node name is ':1458' 
-- Equation name is '_LC5_B3', type is buried 
_LC5_B3  = DFFE( _EQ163 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ163 =  _LC5_B3 & !_LC9_C1
         #  _LC4_B3 &  _LC9_C1;

-- Node name is ':1459' 
-- Equation name is '_LC7_B1', type is buried 
_LC7_B1  = DFFE( _EQ164 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ164 =  _LC7_B1 & !_LC9_C1
         #  _LC9_C1 &  _LC14_D3;

-- Node name is ':1460' 
-- Equation name is '_LC12_B3', type is buried 
_LC12_B3 = DFFE( _EQ165 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ165 = !_LC9_C1 &  _LC12_B3
         #  _LC9_C1 &  _LC9_D3;

-- Node name is ':1461' 
-- Equation name is '_LC2_B3', type is buried 
_LC2_B3  = DFFE( _EQ166 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ166 =  _LC2_B3 & !_LC9_C1
         #  _LC9_C1 &  _LC11_D3;

-- Node name is '~1747~1' 
-- Equation name is '~1747~1', location is LC15_B4, type is buried.
-- synthesized logic cell 
_LC15_B4 = LCELL( _EQ167 $  GND);
  _EQ167 =  _LC9_B4 & !XXX_B1 &  XXX_B2
         #  _LC9_B4 & !XXX_B0 & !XXX_B1
         #  _LC12_D1 &  XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC2_B3 & !_LC3_B3 & !_LC5_B3 & !_LC6_B1 &  _LC7_B1 & !_LC12_B3 & 
             !_LC14_B1 & !_LC15_B1 &  MEM50 & !XXX_B0 &  XXX_B1 &  XXX_B2
         #  _LC9_B4 &  _LC15_B1 & !XXX_B0 &  XXX_B2;

-- Node name is '~1747~2' 
-- Equation name is '~1747~2', location is LC13_B4, type is buried.
-- synthesized logic cell 
_LC13_B4 = LCELL( _EQ168 $  GND);
  _EQ168 = !_LC2_B3 & !_LC3_B3 & !_LC5_B3 & !_LC6_B1 & !_LC7_B1 & !_LC14_B1 & 
             !_LC15_B1 &  MEM50 & !XXX_B0 &  XXX_B1 &  XXX_B2
         #  _LC5_B3 &  _LC9_B4 & !XXX_B0 &  XXX_B2
         #  _LC3_B3 &  _LC9_B4 & !XXX_B0 &  XXX_B2
         #  _LC6_B1 &  _LC9_B4 & !XXX_B0 &  XXX_B2
         #  _LC9_B4 &  _LC14_B1 & !XXX_B0 &  XXX_B2;

-- Node name is '~1747~3' 
-- Equation name is '~1747~3', location is LC12_B4, type is buried.
-- synthesized logic cell 
_LC12_B4 = LCELL( _EQ169 $  GND);
  _EQ169 =  _LC3_B2 &  _LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         # !_LC8_B3 &  _LC11_B2 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC1_B5 &  _LC8_B3 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC1_B1 & !_LC8_B3 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC7_B1 &  _LC9_B4 &  _LC12_B3 & !XXX_B0 &  XXX_B2;

-- Node name is ':1747' 
-- Equation name is '_LC9_B4', type is buried 
_LC9_B4  = LCELL( _EQ170 $  _EQ171);
  _EQ170 =  XXX_B2
         #  XXX_B1
         # !XXX_B0
         # !_LC6_C5;
  _EQ171 = !_LC12_B4 & !_LC13_B4 & !_LC15_B4;

-- Node name is '~1748~1' 
-- Equation name is '~1748~1', location is LC11_B4, type is buried.
-- synthesized logic cell 
_LC11_B4 = LCELL( _EQ172 $  GND);
  _EQ172 =  _LC8_B4 & !XXX_B1 &  XXX_B2
         #  _LC8_B4 & !XXX_B0 & !XXX_B1
         #  _LC3_D1 &  XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC8_B4 &  _LC15_B1 & !XXX_B0 &  XXX_B2
         #  _LC2_B3 & !_LC3_B3 & !_LC5_B3 & !_LC6_B1 &  _LC7_B1 & !_LC12_B3 & 
             !_LC14_B1 & !_LC15_B1 &  MEM50 &  XXX_B1 &  XXX_B2;

-- Node name is '~1748~2' 
-- Equation name is '~1748~2', location is LC10_B4, type is buried.
-- synthesized logic cell 
_LC10_B4 = LCELL( _EQ173 $  GND);
  _EQ173 =  _LC4_B1 & !_LC8_B3 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC5_B3 &  _LC8_B4 & !XXX_B0 &  XXX_B2
         #  _LC3_B3 &  _LC8_B4 & !XXX_B0 &  XXX_B2
         #  _LC6_B1 &  _LC8_B4 & !XXX_B0 &  XXX_B2
         #  _LC8_B4 &  _LC14_B1 & !XXX_B0 &  XXX_B2;

-- Node name is '~1748~3' 
-- Equation name is '~1748~3', location is LC7_B4, type is buried.
-- synthesized logic cell 
_LC7_B4  = LCELL( _EQ174 $  GND);
  _EQ174 =  _LC5_B1 &  _LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC3_B1 & !_LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC8_B3 &  _LC12_B1 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC7_B1 &  _LC8_B4 &  _LC12_B3 & !XXX_B0 &  XXX_B2
         #  MEM50 &  XXX_B0 &  XXX_B1 &  XXX_B2;

-- Node name is ':1748' 
-- Equation name is '_LC8_B4', type is buried 
_LC8_B4  = LCELL( _EQ175 $  _EQ176);
  _EQ175 =  XXX_B2
         #  XXX_B1
         # !XXX_B0
         # !_LC2_C4;
  _EQ176 = !_LC7_B4 & !_LC10_B4 & !_LC11_B4;

-- Node name is '~1749~1' 
-- Equation name is '~1749~1', location is LC12_D4, type is buried.
-- synthesized logic cell 
_LC12_D4 = LCELL( _EQ177 $  GND);
  _EQ177 =  _LC1_D4 & !XXX_B1 &  XXX_B2
         #  _LC1_D4 & !XXX_B0 & !XXX_B1
         #  _LC4_D4 &  XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC1_D4 &  _LC15_B1 & !XXX_B0 &  XXX_B2
         #  _LC2_B3 & !_LC3_B3 & !_LC5_B3 & !_LC6_B1 &  _LC7_B1 & !_LC12_B3 & 
             !_LC14_B1 & !_LC15_B1 &  MEM50 & !XXX_B0 &  XXX_B1 &  XXX_B2;

-- Node name is '~1749~2' 
-- Equation name is '~1749~2', location is LC11_D4, type is buried.
-- synthesized logic cell 
_LC11_D4 = LCELL( _EQ178 $  GND);
  _EQ178 =  _LC1_D4 &  _LC5_B3 & !XXX_B0 &  XXX_B2
         #  _LC1_D4 &  _LC3_B3 & !XXX_B0 &  XXX_B2
         #  _LC1_D4 &  _LC6_B1 & !XXX_B0 &  XXX_B2
         #  _LC1_D4 &  _LC14_B1 & !XXX_B0 &  XXX_B2
         # !_LC2_B3 & !_LC3_B3 & !_LC5_B3 & !_LC6_B1 & !_LC7_B1 & !_LC14_B1 & 
             !_LC15_B1 &  MEM50 & !XXX_B0 &  XXX_B1 &  XXX_B2;

-- Node name is '~1749~3' 
-- Equation name is '~1749~3', location is LC16_B3, type is buried.
-- synthesized logic cell 
_LC16_B3 = LCELL( _EQ179 $  GND);
  _EQ179 =  _LC3_B5 &  _LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC6_B5 & !_LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC8_B3 &  _LC8_B5 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC8_B1 & !_LC8_B3 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC1_D4 &  _LC7_B1 &  _LC12_B3 & !XXX_B0 &  XXX_B2;

-- Node name is ':1749' 
-- Equation name is '_LC1_D4', type is buried 
_LC1_D4  = LCELL( _EQ180 $  _EQ181);
  _EQ180 =  XXX_B2
         #  XXX_B1
         # !XXX_B0
         # !_LC11_C4;
  _EQ181 = !_LC11_D4 & !_LC12_D4 & !_LC16_B3;

-- Node name is '~1750~1' 
-- Equation name is '~1750~1', location is LC9_B3, type is buried.
-- synthesized logic cell 
_LC9_B3  = LCELL( _EQ182 $  GND);
  _EQ182 =  _LC10_B3 & !XXX_B1 &  XXX_B2
         #  _LC10_B3 & !XXX_B0 & !XXX_B1
         #  _LC14_D4 &  XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC10_B3 &  _LC15_B1 & !XXX_B0 &  XXX_B2
         #  _LC2_B3 & !_LC3_B3 & !_LC5_B3 & !_LC6_B1 &  _LC7_B1 & !_LC12_B3 & 
             !_LC14_B1 & !_LC15_B1 &  MEM50 & !XXX_B0 &  XXX_B1 &  XXX_B2;

-- Node name is '~1750~2' 
-- Equation name is '~1750~2', location is LC7_B3, type is buried.
-- synthesized logic cell 
_LC7_B3  = LCELL( _EQ183 $  GND);
  _EQ183 = !_LC8_B3 &  _LC9_B5 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC5_B3 &  _LC10_B3 & !XXX_B0 &  XXX_B2
         #  _LC3_B3 &  _LC10_B3 & !XXX_B0 &  XXX_B2
         #  _LC6_B1 &  _LC10_B3 & !XXX_B0 &  XXX_B2
         #  _LC10_B3 &  _LC14_B1 & !XXX_B0 &  XXX_B2;

-- Node name is '~1750~3' 
-- Equation name is '~1750~3', location is LC6_B3, type is buried.
-- synthesized logic cell 
_LC6_B3  = LCELL( _EQ184 $  GND);
  _EQ184 =  _LC4_B5 &  _LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC5_B5 & !_LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC8_B3 &  _LC13_B5 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC7_B1 &  _LC10_B3 &  _LC12_B3 & !XXX_B0 &  XXX_B2;

-- Node name is ':1750' 
-- Equation name is '_LC10_B3', type is buried 
_LC10_B3 = LCELL( _EQ185 $  _EQ186);
  _EQ185 =  XXX_B2
         #  XXX_B1
         # !XXX_B0
         # !_LC5_C5;
  _EQ186 = !_LC6_B3 & !_LC7_B3 & !_LC9_B3;

-- Node name is '~1751~1' 
-- Equation name is '~1751~1', location is LC1_B3, type is buried.
-- synthesized logic cell 
_LC1_B3  = LCELL( _EQ187 $  GND);
  _EQ187 = !_LC1_C3 &  XXX_B0 & !XXX_B1 & !XXX_B2
         # !_LC2_B1 & !_LC8_B3 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC8_B3 & !_LC14_B2 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         # !_LC4_B2 & !_LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC8_B3 & !_LC12_B2 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2;

-- Node name is ':1751' 
-- Equation name is '_LC4_B3', type is buried 
_LC4_B3  = LCELL( _EQ188 $ !_LC1_B3);
  _EQ188 = !_LC1_B3 & !_LC4_B3 & !XXX_B0 & !XXX_B1
         # !_LC1_B3 & !_LC4_B3 &  XXX_B2
         # !_LC1_B3 & !_LC3_B3 & !_LC5_B3 & !_LC6_B1 & !_LC14_B1 & !_LC15_B1 & 
              XXX_B1 &  XXX_B2 &  _X022
         # !_LC1_B3 &  XXX_B0 &  XXX_B1 &  _X023;
  _X022  = EXP( _LC7_B1 &  _LC12_B3);
  _X023  = EXP( _LC5_D4 & !XXX_B2);

-- Node name is '~1752~1' 
-- Equation name is '~1752~1', location is LC5_D3, type is buried.
-- synthesized logic cell 
_LC5_D3  = LCELL( _EQ189 $  GND);
  _EQ189 =  MEM50 &  XXX_B0 &  XXX_B1 &  XXX_B2
         #  _LC14_D3 & !XXX_B1 &  XXX_B2
         #  _LC14_D3 & !XXX_B0 & !XXX_B1
         #  _LC2_D1 &  XXX_B0 &  XXX_B1 & !XXX_B2
         # !_LC3_B3 & !_LC5_B3 & !_LC6_B1 & !_LC7_B1 &  _LC12_B3 & !_LC14_B1 & 
             !_LC15_B1 &  MEM50 &  XXX_B1 &  XXX_B2;

-- Node name is '~1752~2' 
-- Equation name is '~1752~2', location is LC4_D3, type is buried.
-- synthesized logic cell 
_LC4_D3  = LCELL( _EQ190 $  GND);
  _EQ190 =  _LC3_B3 &  _LC14_D3 & !XXX_B0 &  XXX_B2
         #  _LC6_B1 &  _LC14_D3 & !XXX_B0 &  XXX_B2
         #  _LC14_B1 &  _LC14_D3 & !XXX_B0 &  XXX_B2
         #  _LC14_D3 &  _LC15_B1 & !XXX_B0 &  XXX_B2
         #  _LC2_B3 & !_LC3_B3 & !_LC5_B3 & !_LC6_B1 & !_LC7_B1 & !_LC14_B1 & 
             !_LC15_B1 &  MEM50 &  XXX_B1 &  XXX_B2;

-- Node name is '~1752~3' 
-- Equation name is '~1752~3', location is LC3_D3, type is buried.
-- synthesized logic cell 
_LC3_D3  = LCELL( _EQ191 $  GND);
  _EQ191 =  _LC4_D5 & !_LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC8_B3 &  _LC12_D5 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC6_D5 & !_LC8_B3 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC5_B3 &  _LC14_D3 & !XXX_B0 &  XXX_B2
         #  _LC7_B1 &  _LC12_B3 &  _LC14_D3 & !XXX_B0 &  XXX_B2;

-- Node name is ':1752' 
-- Equation name is '_LC14_D3', type is buried 
_LC14_D3 = LCELL( _EQ192 $  _EQ193);
  _EQ192 =  _LC5_D5 &  _LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC5_D3
         #  _LC4_D3
         #  _LC3_D3;
  _EQ193 =  _LC1_C5 &  XXX_B0 & !XXX_B1 & !XXX_B2;

-- Node name is '~1753~1' 
-- Equation name is '~1753~1', location is LC2_D3, type is buried.
-- synthesized logic cell 
_LC2_D3  = LCELL( _EQ194 $  GND);
  _EQ194 = !_LC1_D1 &  XXX_B0 &  XXX_B1
         # !_LC9_D3 &  XXX_B2
         # !_LC9_D3 & !XXX_B0 & !XXX_B1
         #  XXX_B0 &  XXX_B1 &  XXX_B2
         # !_LC3_B3 & !_LC5_B3 & !_LC6_B1 & !_LC7_B1 & !_LC14_B1 & !_LC15_B1 & 
              XXX_B1 &  XXX_B2;

-- Node name is '~1753~2' 
-- Equation name is '~1753~2', location is LC1_D3, type is buried.
-- synthesized logic cell 
_LC1_D3  = LCELL( _EQ195 $  GND);
  _EQ195 = !_LC2_C5 &  XXX_B0 & !XXX_B1 & !XXX_B2
         # !_LC7_D2 &  _LC8_B3 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         # !_LC8_B3 & !_LC12_D2 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC8_B3 & !_LC9_D2 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         # !_LC3_B3 & !_LC5_B3 & !_LC6_B1 & !_LC12_B3 & !_LC14_B1 & !_LC15_B1 & 
              XXX_B1 &  XXX_B2;

-- Node name is ':1753' 
-- Equation name is '_LC9_D3', type is buried 
_LC9_D3  = LCELL( _EQ196 $  _EQ197);
  _EQ196 = !_LC2_B3 & !_LC3_B3 & !_LC5_B3 & !_LC6_B1 &  _LC7_B1 & !_LC12_B3 & 
             !_LC14_B1 & !_LC15_B1 &  MEM50 & !XXX_B0 &  XXX_B1 &  XXX_B2;
  _EQ197 = !_LC1_D3 & !_LC2_D3 &  _X024;
  _X024  = EXP(!_LC5_D2 & !_LC8_B3 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2);

-- Node name is '~1754~1' 
-- Equation name is '~1754~1', location is LC6_D3, type is buried.
-- synthesized logic cell 
_LC6_D3  = LCELL( _EQ198 $  GND);
  _EQ198 = !_LC15_D2 &  XXX_B0 &  XXX_B1
         # !_LC11_D3 &  XXX_B2
         # !_LC11_D3 & !XXX_B0 & !XXX_B1
         #  XXX_B0 &  XXX_B1 &  XXX_B2
         # !_LC3_B3 & !_LC5_B3 & !_LC6_B1 & !_LC7_B1 & !_LC14_B1 & !_LC15_B1 & 
              XXX_B1 &  XXX_B2;

-- Node name is '~1754~2' 
-- Equation name is '~1754~2', location is LC7_D3, type is buried.
-- synthesized logic cell 
_LC7_D3  = LCELL( _EQ199 $  GND);
  _EQ199 = !_LC3_C5 &  XXX_B0 & !XXX_B1 & !XXX_B2
         #  _LC8_B3 & !_LC10_D2 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         # !_LC4_D2 & !_LC8_B3 &  _LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2
         #  _LC8_B3 &  _LC15_B3 & !_LC15_D5 & !XXX_B0 &  XXX_B1 & !XXX_B2
         # !_LC3_B3 & !_LC5_B3 & !_LC6_B1 & !_LC12_B3 & !_LC14_B1 & !_LC15_B1 & 
              XXX_B1 &  XXX_B2;

-- Node name is ':1754' 
-- Equation name is '_LC11_D3', type is buried 
_LC11_D3 = LCELL( _EQ200 $  _EQ201);
  _EQ200 = !_LC3_B3 & !_LC5_B3 & !_LC6_B1 &  _LC7_B1 & !_LC12_B3 & !_LC14_B1 & 
             !_LC15_B1 &  MEM50 & !XXX_B0 &  XXX_B1 &  XXX_B2;
  _EQ201 = !_LC6_D3 & !_LC7_D3 &  _X025;
  _X025  = EXP(!_LC8_B3 & !_LC10_D5 & !_LC15_B3 & !XXX_B0 &  XXX_B1 & !XXX_B2);

-- Node name is ':1772' 
-- Equation name is '_LC13_A4', type is buried 
_LC13_A4 = LCELL( _EQ202 $  GND);
  _EQ202 = !LDXXX0 &  LDXXX1 &  LDXXX2;

-- Node name is ':1774' 
-- Equation name is '_LC16_A4', type is buried 
_LC16_A4 = DFFE( _EQ203 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ203 = !_LC13_A4 &  _LC16_A4
         #  _LC9_B4 &  _LC13_A4;

-- Node name is ':1775' 
-- Equation name is '_LC3_A4', type is buried 
_LC3_A4  = DFFE( _EQ204 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ204 =  _LC3_A4 & !_LC13_A4
         #  _LC8_B4 &  _LC13_A4;

-- Node name is ':1776' 
-- Equation name is '_LC2_A4', type is buried 
_LC2_A4  = DFFE( _EQ205 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ205 =  _LC2_A4 & !_LC13_A4
         #  _LC1_D4 &  _LC13_A4;

-- Node name is ':1777' 
-- Equation name is '_LC2_A3', type is buried 
_LC2_A3  = DFFE( _EQ206 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ206 =  _LC2_A3 & !_LC13_A4
         #  _LC10_B3 &  _LC13_A4;

-- Node name is ':1778' 
-- Equation name is '_LC10_B1', type is buried 
_LC10_B1 = DFFE( _EQ207 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ207 =  _LC10_B1 & !_LC13_A4
         #  _LC4_B3 &  _LC13_A4;

-- Node name is ':1779' 
-- Equation name is '_LC11_B1', type is buried 
_LC11_B1 = DFFE( _EQ208 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ208 =  _LC11_B1 & !_LC13_A4
         #  _LC13_A4 &  _LC14_D3;

-- Node name is ':1780' 
-- Equation name is '_LC15_B3', type is buried 
_LC15_B3 = DFFE( _EQ209 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ209 = !_LC13_A4 &  _LC15_B3
         #  _LC9_D3 &  _LC13_A4;

-- Node name is ':1781' 
-- Equation name is '_LC8_B3', type is buried 
_LC8_B3  = DFFE( _EQ210 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ210 =  _LC8_B3 & !_LC13_A4
         #  _LC11_D3 &  _LC13_A4;

-- Node name is '~2255~1' 
-- Equation name is '~2255~1', location is LC10_A3, type is buried.
-- synthesized logic cell 
_LC10_A3 = LCELL( _EQ211 $  GND);
  _EQ211 = !_LC4_A3 &  _LC10_A5 &  _LC11_A3 &  _LC11_A5 & !_LC12_A3 & 
              _LC13_A5 & !reset
         # !_LC4_A3 &  _LC10_A5 & !_LC11_A3 &  _LC11_A5 &  _LC12_A3 & 
              _LC13_A5 & !reset
         # !_LC4_A3 & !_LC10_A5 & !_LC11_A3 &  _LC11_A5 & !_LC12_A3 & 
              _LC13_A5 & !reset
         #  ASSVAL0 &  _LC3_D2;

-- Node name is '~2502~1' 
-- Equation name is '~2502~1', location is LC8_B2, type is buried.
-- synthesized logic cell 
_LC8_B2  = LCELL( _EQ212 $  GND);
  _EQ212 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC3_B2 &  _LC10_B1 &  _LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC10_B1 & !_LC11_B1 &  _LC11_B2
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC1_B5 & !_LC10_B1 &  _LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC1_B1 & !_LC10_B1 & !_LC11_B1;

-- Node name is '~2503~1' 
-- Equation name is '~2503~1', location is LC3_B4, type is buried.
-- synthesized logic cell 
_LC3_B4  = LCELL( _EQ213 $  GND);
  _EQ213 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC5_B1 &  _LC10_B1 &  _LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC3_B1 &  _LC10_B1 & !_LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC10_B1 &  _LC11_B1 &  _LC12_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC4_B1 & !_LC10_B1 & !_LC11_B1;

-- Node name is '~2504~1' 
-- Equation name is '~2504~1', location is LC7_B5, type is buried.
-- synthesized logic cell 
_LC7_B5  = LCELL( _EQ214 $  GND);
  _EQ214 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC3_B5 &  _LC10_B1 &  _LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC6_B5 &  _LC10_B1 & !_LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B5 & !_LC10_B1 &  _LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B1 & !_LC10_B1 & !_LC11_B1;

-- Node name is '~2505~1' 
-- Equation name is '~2505~1', location is LC12_B5, type is buried.
-- synthesized logic cell 
_LC12_B5 = LCELL( _EQ215 $  GND);
  _EQ215 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC4_B5 &  _LC10_B1 &  _LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC5_B5 &  _LC10_B1 & !_LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC10_B1 &  _LC11_B1 &  _LC13_B5
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC9_B5 & !_LC10_B1 & !_LC11_B1;

-- Node name is '~2506~1' 
-- Equation name is '~2506~1', location is LC7_B2, type is buried.
-- synthesized logic cell 
_LC7_B2  = LCELL( _EQ216 $  GND);
  _EQ216 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC10_B1 &  _LC11_B1 &  _LC12_B2
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC4_B2 &  _LC10_B1 & !_LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC10_B1 &  _LC11_B1 &  _LC14_B2
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC2_B1 & !_LC10_B1 & !_LC11_B1;

-- Node name is '~2507~1' 
-- Equation name is '~2507~1', location is LC14_D5, type is buried.
-- synthesized logic cell 
_LC14_D5 = LCELL( _EQ217 $  GND);
  _EQ217 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC5_D5 &  _LC10_B1 &  _LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC4_D5 &  _LC10_B1 & !_LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC10_B1 &  _LC11_B1 &  _LC12_D5
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC6_D5 & !_LC10_B1 & !_LC11_B1;

-- Node name is '~2508~1' 
-- Equation name is '~2508~1', location is LC8_D2, type is buried.
-- synthesized logic cell 
_LC8_D2  = LCELL( _EQ218 $  GND);
  _EQ218 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC9_D2 &  _LC10_B1 &  _LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC10_B1 & !_LC11_B1 &  _LC12_D2
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC7_D2 & !_LC10_B1 &  _LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC5_D2 & !_LC10_B1 & !_LC11_B1;

-- Node name is '~2509~1' 
-- Equation name is '~2509~1', location is LC16_D5, type is buried.
-- synthesized logic cell 
_LC16_D5 = LCELL( _EQ219 $  GND);
  _EQ219 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC10_B1 &  _LC11_B1 &  _LC15_D5
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC4_D2 &  _LC10_B1 & !_LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC10_B1 &  _LC10_D2 &  _LC11_B1
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC10_B1 &  _LC10_D5 & !_LC11_B1;

-- Node name is '~2592~1' 
-- Equation name is '~2592~1', location is LC5_A4, type is buried.
-- synthesized logic cell 
_LC5_A4  = LCELL( _EQ220 $  GND);
  _EQ220 =  ASSVAL0 & !ASSVAL1
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2;

-- Node name is '~2594~1' 
-- Equation name is '~2594~1', location is LC2_A1, type is buried.
-- synthesized logic cell 
_LC2_A1  = LCELL( _EQ221 $  GND);
  _EQ221 =  ASSVAL0 & !ASSVAL1 &  ASSVAL2 & !_LC7_C2 &  TEMPA4 & !TEMPB4
         #  ASSVAL0 & !ASSVAL1 &  ASSVAL2 & !_LC7_C2 & !TEMPA4 &  TEMPB4
         #  ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  _LC7_C2 &  TEMPA4 &  TEMPB4
         #  ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  _LC7_C2 & !TEMPA4 & !TEMPB4
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 &  _LC8_A1;

-- Node name is '~2598~1' 
-- Equation name is '~2598~1', location is LC2_C2, type is buried.
-- synthesized logic cell 
_LC2_C2  = LCELL( _EQ222 $  GND);
  _EQ222 = !ASSVAL0 &  ASSVAL1 &  ASSVAL2 & !_LC3_C2
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2
         #  ASSVAL0 & !ASSVAL1 &  TEMPA0 &  TEMPB0
         #  ASSVAL0 & !ASSVAL1 & !TEMPA0 & !TEMPB0
         # !ASSVAL0 & !ASSVAL1 & !_LC5_C2;

-- Node name is ':2599' 
-- Equation name is '_LC5_A1', type is buried 
_LC5_A1  = DFFE( _EQ223 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ223 =  ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  _LC16_A1
         # !ASSVAL0 & !ASSVAL1 &  _LC5_A1
         #  ASSVAL1 &  _LC5_A1 &  _X026;
  _X026  = EXP(!ASSVAL0 &  ASSVAL2);

-- Node name is ':2600' 
-- Equation name is '_LC4_A1', type is buried 
_LC4_A1  = DFFE( _EQ224 $  _EQ225, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ224 =  ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  _LC15_A1
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 &  _LC5_A1;
  _EQ225 =  _LC4_A1 & !_LC5_A4;

-- Node name is ':2601' 
-- Equation name is '_LC8_A1', type is buried 
_LC8_A1  = DFFE( _EQ226 $  _EQ227, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ226 =  ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  _LC11_A1
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 &  _LC4_A1;
  _EQ227 = !_LC5_A4 &  _LC8_A1;

-- Node name is ':2602' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = DFFE( _EQ228 $  _LC2_A1, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ228 =  _LC1_A1 & !_LC5_A4;

-- Node name is ':2603' 
-- Equation name is '_LC1_C2', type is buried 
_LC1_C2  = DFFE( _EQ229 $  _EQ230, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ229 =  ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  _LC14_C2
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 &  _LC1_A1;
  _EQ230 =  _LC1_C2 & !_LC5_A4;

-- Node name is ':2604' 
-- Equation name is '_LC6_C2', type is buried 
_LC6_C2  = DFFE( _EQ231 $  _EQ232, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ231 =  ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  _LC13_C2
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 &  _LC1_C2;
  _EQ232 = !_LC5_A4 &  _LC6_C2;

-- Node name is ':2605' 
-- Equation name is '_LC3_C2', type is buried 
_LC3_C2  = DFFE( _EQ233 $  _EQ234, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ233 =  ASSVAL0 & !ASSVAL1 &  ASSVAL2 &  _LC12_C2
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 &  _LC6_C2;
  _EQ234 =  _LC3_C2 & !_LC5_A4;

-- Node name is ':2606' 
-- Equation name is '_LC5_C2', type is buried 
_LC5_C2  = DFFE( _EQ235 $ !_LC2_C2, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ235 =  ASSVAL0 &  ASSVAL1 & !_LC2_C2 & !_LC5_C2
         # !ASSVAL2 & !_LC2_C2 & !_LC5_C2;

-- Node name is '~2626~1' 
-- Equation name is '~2626~1', location is LC1_B4, type is buried.
-- synthesized logic cell 
_LC1_B4  = LCELL( _EQ236 $  GND);
  _EQ236 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC3_B2 &  _LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC8_B3 & !_LC11_B2 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC1_B5 &  _LC8_B3 & !_LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC1_B1 & !_LC8_B3 & !_LC15_B3
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 & !_LC5_C2;

-- Node name is '~2627~1' 
-- Equation name is '~2627~1', location is LC2_B4, type is buried.
-- synthesized logic cell 
_LC2_B4  = LCELL( _EQ237 $  GND);
  _EQ237 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC5_B1 &  _LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC3_B1 & !_LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B3 & !_LC12_B1 & !_LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC4_B1 & !_LC8_B3 & !_LC15_B3
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 & !_LC6_B4;

-- Node name is '~2628~1' 
-- Equation name is '~2628~1', location is LC14_B5, type is buried.
-- synthesized logic cell 
_LC14_B5 = LCELL( _EQ238 $  GND);
  _EQ238 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC3_B5 &  _LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC6_B5 & !_LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B3 & !_LC8_B5 & !_LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC8_B1 & !_LC8_B3 & !_LC15_B3
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 & !_LC4_B4;

-- Node name is '~2629~1' 
-- Equation name is '~2629~1', location is LC11_B5, type is buried.
-- synthesized logic cell 
_LC11_B5 = LCELL( _EQ239 $  GND);
  _EQ239 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC4_B5 &  _LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC5_B5 & !_LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B3 & !_LC13_B5 & !_LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC8_B3 & !_LC9_B5 & !_LC15_B3
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 & !_LC10_B5;

-- Node name is '~2630~1' 
-- Equation name is '~2630~1', location is LC5_B2, type is buried.
-- synthesized logic cell 
_LC5_B2  = LCELL( _EQ240 $  GND);
  _EQ240 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B3 & !_LC12_B2 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC4_B2 & !_LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B3 & !_LC14_B2 & !_LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC2_B1 & !_LC8_B3 & !_LC15_B3
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 & !_LC2_B5;

-- Node name is '~2631~1' 
-- Equation name is '~2631~1', location is LC13_D5, type is buried.
-- synthesized logic cell 
_LC13_D5 = LCELL( _EQ241 $  GND);
  _EQ241 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC5_D5 &  _LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC4_D5 & !_LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B3 & !_LC12_D5 & !_LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC6_D5 & !_LC8_B3 & !_LC15_B3
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 & !_LC6_B2;

-- Node name is '~2632~1' 
-- Equation name is '~2632~1', location is LC8_D5, type is buried.
-- synthesized logic cell 
_LC8_D5  = LCELL( _EQ242 $  GND);
  _EQ242 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B3 & !_LC9_D2 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC8_B3 & !_LC12_D2 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC7_D2 &  _LC8_B3 & !_LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC5_D2 & !_LC8_B3 & !_LC15_B3
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 & !_LC11_D5;

-- Node name is '~2633~1' 
-- Equation name is '~2633~1', location is LC3_D5, type is buried.
-- synthesized logic cell 
_LC3_D5  = LCELL( _EQ243 $  GND);
  _EQ243 =  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B3 &  _LC15_B3 & !_LC15_D5
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC4_D2 & !_LC8_B3 &  _LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 &  _LC8_B3 & !_LC10_D2 & !_LC15_B3
         #  ASSVAL0 & !ASSVAL1 & !ASSVAL2 & !_LC8_B3 & !_LC10_D5 & !_LC15_B3
         # !ASSVAL0 &  ASSVAL1 &  ASSVAL2 & !_LC9_D5;

-- Node name is ':2634' 
-- Equation name is '_LC6_B4', type is buried 
_LC6_B4  = DFFE( _EQ244 $ !_LC1_B4, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ244 = !ASSVAL1 & !_LC1_B4 & !_LC6_B4 &  _X027
         #  ASSVAL1 & !_LC1_B4 & !_LC6_B4 &  _X026;
  _X027  = EXP( ASSVAL0 & !ASSVAL2);
  _X026  = EXP(!ASSVAL0 &  ASSVAL2);

-- Node name is ':2635' 
-- Equation name is '_LC4_B4', type is buried 
_LC4_B4  = DFFE( _EQ245 $ !_LC2_B4, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ245 = !ASSVAL1 & !_LC2_B4 & !_LC4_B4 &  _X027
         #  ASSVAL1 & !_LC2_B4 & !_LC4_B4 &  _X026;
  _X027  = EXP( ASSVAL0 & !ASSVAL2);
  _X026  = EXP(!ASSVAL0 &  ASSVAL2);

-- Node name is ':2636' 
-- Equation name is '_LC10_B5', type is buried 
_LC10_B5 = DFFE( _EQ246 $ !_LC14_B5, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ246 = !ASSVAL1 & !_LC10_B5 & !_LC14_B5 &  _X027
         #  ASSVAL1 & !_LC10_B5 & !_LC14_B5 &  _X026;
  _X027  = EXP( ASSVAL0 & !ASSVAL2);
  _X026  = EXP(!ASSVAL0 &  ASSVAL2);

-- Node name is ':2637' 
-- Equation name is '_LC2_B5', type is buried 
_LC2_B5  = DFFE( _EQ247 $ !_LC11_B5, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ247 = !ASSVAL1 & !_LC2_B5 & !_LC11_B5 &  _X027
         #  ASSVAL1 & !_LC2_B5 & !_LC11_B5 &  _X026;
  _X027  = EXP( ASSVAL0 & !ASSVAL2);
  _X026  = EXP(!ASSVAL0 &  ASSVAL2);

-- Node name is ':2638' 
-- Equation name is '_LC6_B2', type is buried 
_LC6_B2  = DFFE( _EQ248 $ !_LC5_B2, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ248 = !ASSVAL1 & !_LC5_B2 & !_LC6_B2 &  _X027
         #  ASSVAL1 & !_LC5_B2 & !_LC6_B2 &  _X026;
  _X027  = EXP( ASSVAL0 & !ASSVAL2);
  _X026  = EXP(!ASSVAL0 &  ASSVAL2);

-- Node name is ':2639' 
-- Equation name is '_LC11_D5', type is buried 
_LC11_D5 = DFFE( _EQ249 $ !_LC13_D5, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ249 = !ASSVAL1 & !_LC11_D5 & !_LC13_D5 &  _X027
         #  ASSVAL1 & !_LC11_D5 & !_LC13_D5 &  _X026;
  _X027  = EXP( ASSVAL0 & !ASSVAL2);
  _X026  = EXP(!ASSVAL0 &  ASSVAL2);

-- Node name is ':2640' 
-- Equation name is '_LC9_D5', type is buried 
_LC9_D5  = DFFE( _EQ250 $ !_LC8_D5, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ250 = !ASSVAL1 & !_LC8_D5 & !_LC9_D5 &  _X027
         #  ASSVAL1 & !_LC8_D5 & !_LC9_D5 &  _X026;
  _X027  = EXP( ASSVAL0 & !ASSVAL2);
  _X026  = EXP(!ASSVAL0 &  ASSVAL2);

-- Node name is ':2641' 
-- Equation name is '_LC2_D5', type is buried 
_LC2_D5  = DFFE( _EQ251 $ !_LC3_D5, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ251 = !ASSVAL1 & !_LC2_D5 & !_LC3_D5 &  _X027
         #  ASSVAL1 & !_LC2_D5 & !_LC3_D5 &  _X026;
  _X027  = EXP( ASSVAL0 & !ASSVAL2);
  _X026  = EXP(!ASSVAL0 &  ASSVAL2);

-- Node name is '~2837~1' 
-- Equation name is '~2837~1', location is LC5_A5, type is buried.
-- synthesized logic cell 
_LC5_A5  = LCELL( _EQ252 $  GND);
  _EQ252 =  interrupt & !_LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC12_A3 & 
             !_LC13_A5 & !reset
         #  _LC2_A3 &  _LC2_A4 &  _LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & 
             !_LC11_A5 & !_LC12_A3 & !_LC13_A5 &  _LC16_A4 & !reset
         # !_LC4_A3 &  _LC10_A5 &  _LC11_A5 & !_LC12_A3 & !_LC13_A5
         #  _LC11_A5 &  reset;

-- Node name is '~2838~1' 
-- Equation name is '~2838~1', location is LC4_A5, type is buried.
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ253 $  GND);
  _EQ253 = !CR0 & !CR1 & !CR2 &  CR3 & !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & 
              _LC12_A3 &  _LC13_A5
         # !_LC4_A3 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 &  _LC13_A5
         #  _LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 &  _LC13_A5
         # !_LC4_A3 &  _LC10_A5 & !_LC11_A5 &  _LC12_A3 &  _LC13_A5
         #  _LC13_A5 &  reset;

-- Node name is '~2838~2' 
-- Equation name is '~2838~2', location is LC3_A5, type is buried.
-- synthesized logic cell 
_LC3_A5  = LCELL( _EQ254 $  GND);
  _EQ254 = !_LC2_A3 & !_LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & 
             !_LC12_A3 &  _LC16_A4 & !reset
         # !_LC2_A4 & !_LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & 
             !_LC12_A3 &  _LC16_A4 & !reset
         # !_LC2_A3 &  _LC2_A4 &  _LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & 
             !_LC11_A5 & !_LC12_A3 & !reset
         #  _LC2_A3 &  _LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & 
             !_LC12_A3 & !_LC16_A4 & !reset
         # !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC12_A3 &  _LC13_A5;

-- Node name is '~2839~1' 
-- Equation name is '~2839~1', location is LC8_A3, type is buried.
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ255 $  GND);
  _EQ255 = !_LC2_A3 &  _LC2_A4 &  _LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & 
             !_LC11_A5 & !_LC12_A3 & !_LC13_A5 &  _LC16_A4 & !reset
         #  _LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
              _LC13_A5
         #  _LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & 
              _LC13_A5
         #  _LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & 
             !_LC13_A5
         #  _LC4_A3 &  reset;

-- Node name is '~2840~1' 
-- Equation name is '~2840~1', location is LC7_A3, type is buried.
-- synthesized logic cell 
_LC7_A3  = LCELL( _EQ256 $  GND);
  _EQ256 = !_LC2_D5 & !_LC4_A3 & !_LC11_A3 &  _LC11_A5 &  _LC12_A3 & 
              _LC13_A5 & !reset
         # !_LC4_A3 &  _LC11_A3 & !_LC11_A5 &  _LC12_A3 & !_LC13_A5
         # !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & !_LC12_A3 & !_LC13_A5
         # !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC12_A3 &  _LC13_A5
         #  _LC11_A3 &  reset;

-- Node name is '~2840~2' 
-- Equation name is '~2840~2', location is LC6_A3, type is buried.
-- synthesized logic cell 
_LC6_A3  = LCELL( _EQ257 $  GND);
  _EQ257 = !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & !_LC11_A5 &  _LC12_A3
         # !_LC4_A3 &  _LC10_A5 & !_LC11_A3 &  _LC12_A3 & !_LC13_A5 & !reset
         #  _LC2_A4 &  _LC3_A4 & !_LC4_A3 &  _LC11_A3 & !_LC11_A5 & !_LC13_A5
         # !_LC4_A3 &  _LC10_A5 &  _LC11_A5 &  _LC12_A3 &  _LC13_A5 & !reset
         #  _LC2_A3 &  _LC2_A4 & !_LC4_A3 &  _LC11_A3 & !_LC11_A5 & !_LC13_A5 & 
             !_LC16_A4;

-- Node name is '~2841~1' 
-- Equation name is '~2841~1', location is LC5_A3, type is buried.
-- synthesized logic cell 
_LC5_A3  = LCELL( _EQ258 $  GND);
  _EQ258 = !_LC4_A3 &  _LC10_A5 & !_LC11_A5 &  _LC12_A3
         #  _LC2_A3 & !_LC2_A4 & !_LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & 
             !_LC11_A5 & !_LC13_A5 & !_LC16_A4 & !reset
         # !_LC4_A3 &  _LC11_A3 & !_LC11_A5 &  _LC12_A3 & !_LC13_A5
         # !_LC4_A3 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 &  _LC13_A5
         #  _LC12_A3 &  reset;

-- Node name is '~2841~2' 
-- Equation name is '~2841~2', location is LC3_A3, type is buried.
-- synthesized logic cell 
_LC3_A3  = LCELL( _EQ259 $  GND);
  _EQ259 = !_LC4_A3 &  _LC10_A5 & !_LC11_A3 &  _LC11_A5 & !reset
         # !_LC2_D5 & !_LC4_A3 & !_LC11_A3 &  _LC12_A3 &  _LC13_A5
         # !_LC4_A3 &  _LC10_A5 &  _LC11_A5 &  _LC13_A5 & !reset
         #  _LC2_A3 &  _LC2_A4 &  _LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & 
             !_LC11_A5 & !_LC13_A5 & !reset
         #  _LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC12_A3 & 
             !_LC13_A5;

-- Node name is '~2841~3' 
-- Equation name is '~2841~3', location is LC9_A3, type is buried.
-- synthesized logic cell 
_LC9_A3  = LCELL( _EQ260 $  GND);
  _EQ260 = !interrupt & !_LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC13_A5 & !reset
         #  _LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC11_A5 &  _LC13_A5 & !reset
         #  _LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 & !reset
         # !_LC2_A3 &  _LC2_A4 & !_LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & 
             !_LC11_A5 & !_LC13_A5 & !reset
         # !_LC2_A3 &  _LC2_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & 
             !_LC13_A5 & !_LC16_A4 & !reset;

-- Node name is '~2842~1' 
-- Equation name is '~2842~1', location is LC12_A5, type is buried.
-- synthesized logic cell 
_LC12_A5 = LCELL( _EQ261 $  GND);
  _EQ261 =  _LC2_A3 & !_LC2_A4 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & 
             !_LC12_A3 & !_LC13_A5 & !_LC16_A4 & !reset
         #  _LC4_A3 & !_LC10_A5 &  _LC12_A3 &  _LC13_A5 & !reset
         #  _LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC13_A5 & !reset
         # !_LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC13_A5 & !reset
         #  _LC4_A3 & !_LC10_A5 &  _LC11_A5 & !reset;

-- Node name is '~2842~2' 
-- Equation name is '~2842~2', location is LC14_A5, type is buried.
-- synthesized logic cell 
_LC14_A5 = LCELL( _EQ262 $  GND);
  _EQ262 = !_LC4_A3 &  _LC10_A5 &  _LC11_A5 & !_LC12_A3 &  _LC13_A5 & !reset
         #  _LC4_A3 &  _LC10_A5 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 & !reset
         # !_LC10_A5 &  _LC11_A3 &  _LC11_A5 &  _LC12_A3 & !_LC13_A5 & !reset
         #  _LC2_A3 &  _LC2_A4 & !_LC3_A4 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & 
             !_LC12_A3 & !_LC13_A5 & !reset
         #  _LC12_A5;

-- Node name is '~2842~3' 
-- Equation name is '~2842~3', location is LC15_A5, type is buried.
-- synthesized logic cell 
_LC15_A5 = LCELL( _EQ263 $  GND);
  _EQ263 = !_LC2_D5 & !_LC10_A5 & !_LC11_A3 &  _LC11_A5 &  _LC12_A3 & 
              _LC13_A5 & !reset
         # !_LC2_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
             !_LC13_A5 &  _LC16_A4 & !reset
         # !_LC2_A3 &  _LC3_A4 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & 
             !_LC12_A3 & !_LC13_A5 & !reset
         # !_LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
              _LC13_A5 & !reset
         #  _LC14_A5;

-- Node name is ':2849' 
-- Equation name is '_LC11_A5', type is buried 
_LC11_A5 = TFFE( _EQ264,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ264 =  _LC2_A3 & !_LC2_A4 &  _LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & 
             !_LC11_A5 & !_LC12_A3 & !_LC13_A5 & !_LC16_A4 & !reset
         # !CR0 & !CR1 & !CR2 &  CR3 & !_LC4_A3 &  _LC10_A5 &  _LC11_A3 & 
              _LC11_A5 &  _LC12_A3 &  _LC13_A5
         #  _LC5_A5;

-- Node name is ':2850' 
-- Equation name is '_LC13_A5', type is buried 
_LC13_A5 = TFFE(!_EQ265,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ265 = !_LC3_A5 & !_LC4_A5;

-- Node name is ':2851' 
-- Equation name is '_LC4_A3', type is buried 
_LC4_A3  = TFFE( _EQ266,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ266 =  _LC2_A3 &  _LC2_A4 & !_LC3_A4 & !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & 
             !_LC11_A5 & !_LC12_A3 & !_LC13_A5 & !_LC16_A4 & !reset
         #  _LC8_A3;

-- Node name is ':2852' 
-- Equation name is '_LC11_A3', type is buried 
_LC11_A3 = TFFE( _EQ267,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ267 =  _LC2_A3 &  _LC3_A4 & !_LC4_A3 &  _LC11_A3 & !_LC11_A5 & !_LC13_A5 & 
             !_LC16_A4
         #  _LC7_A3
         #  _LC6_A3;

-- Node name is ':2853' 
-- Equation name is '_LC12_A3', type is buried 
_LC12_A3 = TFFE(!_EQ268,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ268 = !_LC3_A3 & !_LC5_A3 & !_LC9_A3;

-- Node name is ':2854' 
-- Equation name is '_LC10_A5', type is buried 
_LC10_A5 = DFFE( _EQ269 $ !reset,  _LC4_D1,  VCC,  VCC,  VCC);
  _EQ269 =  _LC3_A4 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
             !_LC13_A5 &  _LC16_A4 & !reset
         #  _LC15_A5;

-- Node name is '~2981~1' 
-- Equation name is '~2981~1', location is LC3_D2, type is buried.
-- synthesized logic cell 
!_LC3_D2 = _LC3_D2~NOT;
_LC3_D2~NOT = LCELL( _EQ270 $  _EQ271);
  _EQ270 =  _LC11_A3 &  _LC11_A5 &  _LC12_A3 & !_LC13_A5 & !reset &  _X028
         # !_LC4_A3 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 &  _LC13_A5 & !reset & 
              _X028
         #  _LC4_A3 &  _LC11_A5 & !reset &  _X028
         #  _LC4_A3 &  _LC11_A3 & !reset &  _X028 &  _X029;
  _X028  = EXP( _LC4_A3 &  _LC10_A5 &  _LC12_A3 & !_LC13_A5);
  _X029  = EXP(!_LC10_A5 & !_LC12_A3 &  _LC13_A5);
  _EQ271 = !reset &  _X028;
  _X028  = EXP( _LC4_A3 &  _LC10_A5 &  _LC12_A3 & !_LC13_A5);

-- Node name is ':2984' 
-- Equation name is '_LC12_D1', type is buried 
_LC12_D1 = DFFE( _EQ272 $  _EQ273, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ272 =  SET_PC1 &  _X030 &  _X031 &  _X032
         # !_LC8_A4 & !_LC12_D1 & !SET_PC1 &  _X030 &  _X031 &  _X033;
  _X030  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC3_D1 &  _LC4_D4 &  _LC5_D4 & 
             !_LC8_A4 &  _LC12_D1 &  _LC14_D4 &  _LC15_D2 & !SET_PC1);
  _X031  = EXP( _LC8_A4 & !_LC9_B4 & !SET_PC1);
  _X032  = EXP( OLDPC7 &  SET_PC0);
  _X033  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC3_D1 &  _LC4_D4 &  _LC5_D4 & 
              _LC14_D4 &  _LC15_D2);
  _EQ273 =  _X030 &  _X031;
  _X030  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC3_D1 &  _LC4_D4 &  _LC5_D4 & 
             !_LC8_A4 &  _LC12_D1 &  _LC14_D4 &  _LC15_D2 & !SET_PC1);
  _X031  = EXP( _LC8_A4 & !_LC9_B4 & !SET_PC1);

-- Node name is ':2985' 
-- Equation name is '_LC3_D1', type is buried 
_LC3_D1  = DFFE( _EQ274 $  _EQ275, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ274 =  SET_PC1 &  _X034 &  _X035 &  _X036
         # !_LC3_D1 & !_LC8_A4 & !SET_PC1 &  _X034 &  _X035 &  _X037;
  _X034  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC3_D1 &  _LC4_D4 &  _LC5_D4 & 
             !_LC8_A4 &  _LC14_D4 &  _LC15_D2 & !SET_PC1);
  _X035  = EXP( _LC8_A4 & !_LC8_B4 & !SET_PC1);
  _X036  = EXP( OLDPC6 &  SET_PC0);
  _X037  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC4_D4 &  _LC5_D4 &  _LC14_D4 & 
              _LC15_D2);
  _EQ275 =  _X034 &  _X035;
  _X034  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC3_D1 &  _LC4_D4 &  _LC5_D4 & 
             !_LC8_A4 &  _LC14_D4 &  _LC15_D2 & !SET_PC1);
  _X035  = EXP( _LC8_A4 & !_LC8_B4 & !SET_PC1);

-- Node name is ':2986' 
-- Equation name is '_LC4_D4', type is buried 
_LC4_D4  = DFFE( _EQ276 $  _EQ277, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ276 = !_LC1_D4 &  _LC8_A4 & !SET_PC1 &  _X038 &  _X039
         # !_LC4_D4 & !_LC8_A4 & !SET_PC1 &  _X038 &  _X039 &  _X040;
  _X038  = EXP(!OLDPC5 &  SET_PC0 &  SET_PC1);
  _X039  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC4_D4 &  _LC5_D4 & !_LC8_A4 & 
              _LC14_D4 &  _LC15_D2 & !SET_PC1);
  _X040  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC5_D4 &  _LC14_D4 &  _LC15_D2);
  _EQ277 =  _X038 &  _X039;
  _X038  = EXP(!OLDPC5 &  SET_PC0 &  SET_PC1);
  _X039  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC4_D4 &  _LC5_D4 & !_LC8_A4 & 
              _LC14_D4 &  _LC15_D2 & !SET_PC1);

-- Node name is ':2987' 
-- Equation name is '_LC14_D4', type is buried 
_LC14_D4 = DFFE( _EQ278 $  _EQ279, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ278 =  SET_PC1 &  _X041 &  _X042 &  _X043
         # !_LC8_A4 & !_LC14_D4 & !SET_PC1 &  _X041 &  _X042 &  _X044;
  _X041  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC5_D4 & !_LC8_A4 &  _LC14_D4 & 
              _LC15_D2 & !SET_PC1);
  _X042  = EXP( _LC8_A4 & !_LC10_B3 & !SET_PC1);
  _X043  = EXP( OLDPC4 &  SET_PC0);
  _X044  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC5_D4 &  _LC15_D2);
  _EQ279 =  _X041 &  _X042;
  _X041  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC5_D4 & !_LC8_A4 &  _LC14_D4 & 
              _LC15_D2 & !SET_PC1);
  _X042  = EXP( _LC8_A4 & !_LC10_B3 & !SET_PC1);

-- Node name is ':2988' 
-- Equation name is '_LC5_D4', type is buried 
_LC5_D4  = DFFE( _EQ280 $  _EQ281, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ280 =  SET_PC1 &  _X045 &  _X046 &  _X047
         # !_LC5_D4 & !_LC8_A4 & !SET_PC1 &  _X045 &  _X046 &  _X048;
  _X045  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC5_D4 & !_LC8_A4 &  _LC15_D2 & 
             !SET_PC1);
  _X046  = EXP(!_LC4_B3 &  _LC8_A4 & !SET_PC1);
  _X047  = EXP( OLDPC3 &  SET_PC0);
  _X048  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC15_D2);
  _EQ281 =  _X045 &  _X046;
  _X045  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 &  _LC5_D4 & !_LC8_A4 &  _LC15_D2 & 
             !SET_PC1);
  _X046  = EXP(!_LC4_B3 &  _LC8_A4 & !SET_PC1);

-- Node name is ':2989' 
-- Equation name is '_LC2_D1', type is buried 
_LC2_D1  = DFFE( _EQ282 $  _EQ283, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ282 =  SET_PC1 &  _X049 &  _X050 &  _X051
         # !_LC2_D1 & !_LC8_A4 & !SET_PC1 &  _X049 &  _X050 &  _X052;
  _X049  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 & !_LC8_A4 &  _LC15_D2 & !SET_PC1);
  _X050  = EXP( _LC8_A4 & !_LC14_D3 & !SET_PC1);
  _X051  = EXP( OLDPC2 &  SET_PC0);
  _X052  = EXP( INC_PC &  _LC1_D1 &  _LC15_D2);
  _EQ283 =  _X049 &  _X050;
  _X049  = EXP( INC_PC &  _LC1_D1 &  _LC2_D1 & !_LC8_A4 &  _LC15_D2 & !SET_PC1);
  _X050  = EXP( _LC8_A4 & !_LC14_D3 & !SET_PC1);

-- Node name is ':2990' 
-- Equation name is '_LC1_D1', type is buried 
_LC1_D1  = DFFE( _EQ284 $  _EQ285, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ284 = !_LC1_D1 & !_LC8_A4 & !SET_PC1 &  _X053 &  _X054 &  _X055
         #  SET_PC1 &  _X053 &  _X054 &  _X056;
  _X053  = EXP( INC_PC &  _LC1_D1 & !_LC8_A4 &  _LC15_D2 & !SET_PC1);
  _X054  = EXP( _LC8_A4 & !_LC9_D3 & !SET_PC1);
  _X055  = EXP( INC_PC &  _LC15_D2);
  _X056  = EXP( OLDPC1 &  SET_PC0);
  _EQ285 =  _X053 &  _X054;
  _X053  = EXP( INC_PC &  _LC1_D1 & !_LC8_A4 &  _LC15_D2 & !SET_PC1);
  _X054  = EXP( _LC8_A4 & !_LC9_D3 & !SET_PC1);

-- Node name is ':2991' 
-- Equation name is '_LC15_D2', type is buried 
_LC15_D2 = DFFE( _EQ286 $  _EQ287, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ286 =  _LC8_A4 & !_LC11_D3 & !SET_PC1 &  _X057 &  _X058
         #  SET_PC1 &  _X057 &  _X058 &  _X059;
  _X057  = EXP(!INC_PC & !_LC8_A4 & !_LC15_D2 & !SET_PC1);
  _X058  = EXP( INC_PC & !_LC8_A4 &  _LC15_D2 & !SET_PC1);
  _X059  = EXP( OLDPC0 &  SET_PC0);
  _EQ287 =  _X057 &  _X058;
  _X057  = EXP(!INC_PC & !_LC8_A4 & !_LC15_D2 & !SET_PC1);
  _X058  = EXP( INC_PC & !_LC8_A4 &  _LC15_D2 & !SET_PC1);

-- Node name is '~3073~1' 
-- Equation name is '~3073~1', location is LC14_D2, type is buried.
-- synthesized logic cell 
_LC14_D2 = LCELL( _EQ288 $  GND);
  _EQ288 = !_LC4_A3 & !_LC10_A5 & !_LC11_A3 &  _LC11_A5 & !_LC12_A3 & 
             !_LC13_A5 & !reset
         #  _LC4_A3 &  _LC10_A5 &  _LC12_A3 & !_LC13_A5 &  STOR_PC
         #  _LC11_A3 &  _LC11_A5 &  _LC12_A3 & !_LC13_A5 &  STOR_PC;

-- Node name is ':3073' 
-- Equation name is '_LC13_D2', type is buried 
!_LC13_D2 = _LC13_D2~NOT;
_LC13_D2~NOT = LCELL( _EQ289 $ !_LC14_D2);
  _EQ289 = !_LC4_A3 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 &  _LC13_A5 & 
             !_LC14_D2 &  STOR_PC
         #  _LC4_A3 &  _LC11_A5 & !_LC14_D2 &  STOR_PC
         # !_LC14_D2 &  reset &  STOR_PC
         #  _LC4_A3 &  _LC11_A3 & !_LC14_D2 &  STOR_PC &  _X029;
  _X029  = EXP(!_LC10_A5 & !_LC12_A3 &  _LC13_A5);

-- Node name is ':3143' 
-- Equation name is '_LC8_A4', type is buried 
_LC8_A4  = LCELL( _EQ290 $  GND);
  _EQ290 =  LDXXX0 &  LDXXX1 &  LDXXX2;

-- Node name is '~3234~1' 
-- Equation name is '~3234~1', location is LC8_A2, type is buried.
-- synthesized logic cell 
_LC8_A2  = LCELL( _EQ291 $  GND);
  _EQ291 =  INC_PC &  reset
         #  INC_PC &  _LC4_A3 &  _LC11_A5
         #  INC_PC &  _LC4_A3 &  _LC11_A3 &  _LC12_A3
         #  INC_PC &  _LC4_A3 &  _LC10_A5 &  _LC11_A3
         #  _LC4_A3 & !_LC10_A5 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 & 
              _LC13_A5 & !reset;

-- Node name is '~3234~2' 
-- Equation name is '~3234~2', location is LC6_A2, type is buried.
-- synthesized logic cell 
_LC6_A2  = LCELL( _EQ292 $  GND);
  _EQ292 =  INC_PC &  _LC4_A3 &  _LC11_A3 & !_LC13_A5
         #  INC_PC &  _LC11_A3 &  _LC11_A5 &  _LC12_A3 & !_LC13_A5
         #  INC_PC &  _LC4_A3 &  _LC10_A5 &  _LC12_A3 & !_LC13_A5
         #  INC_PC & !_LC4_A3 & !_LC11_A3 & !_LC11_A5 & !_LC12_A3 &  _LC13_A5
         # !_LC4_A3 & !_LC10_A5 &  _LC11_A3 & !_LC11_A5 &  _LC12_A3 & 
              _LC13_A5 & !reset;

-- Node name is ':3310' 
-- Equation name is '_LC11_A4', type is buried 
_LC11_A4 = LCELL( _EQ293 $  GND);
  _EQ293 = !LDXXX0 & !LDXXX1 &  LDXXX2;

-- Node name is ':3312' 
-- Equation name is '_LC9_A4', type is buried 
_LC9_A4  = DFFE( _EQ294 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ294 =  _LC9_A4 &  _LC9_B4
         #  _LC9_B4 &  _LC11_A4
         #  _LC9_A4 & !_LC11_A4;

-- Node name is ':3313' 
-- Equation name is '_LC13_C1', type is buried 
_LC13_C1 = DFFE( _EQ295 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ295 =  _LC8_B4 &  _LC13_C1
         #  _LC8_B4 &  _LC11_A4
         # !_LC11_A4 &  _LC13_C1;

-- Node name is ':3314' 
-- Equation name is '_LC12_C1', type is buried 
_LC12_C1 = DFFE( _EQ296 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ296 =  _LC1_D4 &  _LC12_C1
         #  _LC1_D4 &  _LC11_A4
         # !_LC11_A4 &  _LC12_C1;

-- Node name is ':3315' 
-- Equation name is '_LC11_C1', type is buried 
_LC11_C1 = DFFE( _EQ297 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ297 =  _LC10_B3 &  _LC11_C1
         #  _LC10_B3 &  _LC11_A4
         # !_LC11_A4 &  _LC11_C1;

-- Node name is ':3316' 
-- Equation name is '_LC6_C3', type is buried 
_LC6_C3  = DFFE( _EQ298 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ298 =  _LC4_B3 &  _LC6_C3
         #  _LC4_B3 &  _LC11_A4
         #  _LC6_C3 & !_LC11_A4;

-- Node name is ':3317' 
-- Equation name is '_LC4_C3', type is buried 
_LC4_C3  = DFFE( _EQ299 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ299 =  _LC4_C3 &  _LC14_D3
         #  _LC11_A4 &  _LC14_D3
         #  _LC4_C3 & !_LC11_A4;

-- Node name is ':3318' 
-- Equation name is '_LC3_C1', type is buried 
_LC3_C1  = DFFE( _EQ300 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ300 =  _LC3_C1 &  _LC9_D3
         #  _LC9_D3 &  _LC11_A4
         #  _LC3_C1 & !_LC11_A4;

-- Node name is ':3319' 
-- Equation name is '_LC10_C1', type is buried 
_LC10_C1 = DFFE( _EQ301 $  GND, !_LC4_D1,  VCC,  VCC,  VCC);
  _EQ301 =  _LC10_C1 &  _LC11_D3
         #  _LC11_A4 &  _LC11_D3
         #  _LC10_C1 & !_LC11_A4;



Project Information                           d:\maxplus\a_project\cpu\cpu.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:03
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:29
   Partitioner                            00:00:00
   Fitter                                 00:00:11
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:05
   --------------------------             --------
   Total Time                             00:00:49


Memory Allocated
-----------------

Peak memory allocated during compilation  = 40,649K
