vendor_name = ModelSim
source_file = 1, C:/Users/fede_/OneDrive/Documentos/ProyectosQuartus/Tecnicas/V18/Sumador_Completo/Sumador_Completo.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/fede_/OneDrive/Documentos/ProyectosQuartus/Tecnicas/V18/Sumador_Completo/db/Sumador_Completo.cbx.xml
design_name = hard_block
design_name = sumador_completo
instance = comp, \CO~output\, CO~output, sumador_completo, 1
instance = comp, \S~output\, S~output, sumador_completo, 1
instance = comp, \B~input\, B~input, sumador_completo, 1
instance = comp, \CI~input\, CI~input, sumador_completo, 1
instance = comp, \A~input\, A~input, sumador_completo, 1
instance = comp, \CO~0\, CO~0, sumador_completo, 1
instance = comp, \S~0\, S~0, sumador_completo, 1
