INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dchristodoulou' on host 'linux-e4n3' (Linux_x86_64 version 4.4.73-18.17-default) on Mon Jun 24 19:17:27 EEST 2019
INFO: [HLS 200-10] On os "openSUSE Leap 42.2"
INFO: [HLS 200-10] In directory '/home/inf2015/dchristodoulou/CE435'
INFO: [HLS 200-10] Opening project '/home/inf2015/dchristodoulou/CE435/LAB5'.
WARNING: [HLS 200-40] No /home/inf2015/dchristodoulou/CE435/LAB5/solution1/solution1.aps file found.
INFO: [HLS 200-10] Adding design file '../sobel_sw_new.c' to the project
INFO: [HLS 200-10] Adding design file '../sobel_sw_new.h' to the project
INFO: [HLS 200-10] Adding test bench file '../sobel_testbench.c' to the project
INFO: [HLS 200-10] Opening solution '/home/inf2015/dchristodoulou/CE435/LAB5/solution2'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file '../sobel_sw_new.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'move2' does not exist in function 'sobel_sw_new'. 
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 352.785 ; gain = 18.719 ; free physical = 21112 ; free virtual = 25847
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 352.785 ; gain = 18.719 ; free physical = 21119 ; free virtual = 25854
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 352.785 ; gain = 18.719 ; free physical = 21133 ; free virtual = 25869
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'convolution2D_horizontal' into 'sobel_sw_new' (../sobel_sw_new.c:85) automatically.
INFO: [XFORM 203-602] Inlining function 'convolution2D_vertical' into 'sobel_sw_new' (../sobel_sw_new.c:85) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 352.785 ; gain = 18.719 ; free physical = 21102 ; free virtual = 25837
INFO: [XFORM 203-602] Inlining function 'convolution2D_horizontal' into 'sobel_sw_new' (../sobel_sw_new.c:85) automatically.
INFO: [XFORM 203-602] Inlining function 'convolution2D_vertical' into 'sobel_sw_new' (../sobel_sw_new.c:85) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 480.781 ; gain = 146.715 ; free physical = 21112 ; free virtual = 25848
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'sobel_1_external' (../sobel_sw_new.c:74:44) in function 'sobel_sw_new' : 
WARNING: [XFORM 203-542] more than one sub loop.
INFO: [XFORM 203-811] Inferring bus burst read of length 3072 on port 'INPUT' (../sobel_sw_new.c:72:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 1024 on port 'INPUT' (../sobel_sw_new.c:79:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 480.781 ; gain = 146.715 ; free physical = 21079 ; free virtual = 25814
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sobel_sw_new' ...
WARNING: [SYN 201-107] Renaming port name 'sobel_sw_new/INPUT' to 'sobel_sw_new/INPUT_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'sobel_sw_new/OUTPUT' to 'sobel_sw_new/OUTPUT_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'sobel_sw_new/input' to 'sobel_sw_new/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'sobel_sw_new/output' to 'sobel_sw_new/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'sobel_sw_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy..input'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'move'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..input'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [SCHED 204-61] Pipelining loop 'sobel_1_internal'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('small_input_load_4', ../sobel_sw_new.c:44->../sobel_sw_new.c:85) on array 'small_input', ../sobel_sw_new.c:65 due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 4, Depth: 14.
WARNING: [SCHED 204-21] Estimated clock period (9.56ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'select' operation ('abs5', ../sobel_sw_new.c:26->../sobel_sw_new.c:85) (2.07 ns)
	'add' operation ('p', ../sobel_sw_new.c:85) (2.33 ns)
	'icmp' operation ('icmp', ../sobel_sw_new.c:86) (3.1 ns)
	blocking operation 2.07 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.32 seconds; current allocated memory: 61.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 62.306 MB.
WARNING: [SYN 201-107] Renaming port name 'sobel_sw_new/input_r' to 'sobel_sw_new/input_r_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'sobel_sw_new/output_r' to 'sobel_sw_new/output_r_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_sw_new' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_sw_new/INPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_sw_new/OUTPUT_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_sw_new/input_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sobel_sw_new/output_r_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sobel_sw_new' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r_r' and 'output_r_r' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'sobel_sw_new_small_input' to 'sobel_sw_new_smalbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_sw_new'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 64.425 MB.
INFO: [RTMG 210-278] Implementing memory 'sobel_sw_new_smalbkb_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 480.781 ; gain = 146.715 ; free physical = 21113 ; free virtual = 25882
INFO: [SYSC 207-301] Generating SystemC RTL for sobel_sw_new.
INFO: [VHDL 208-304] Generating VHDL RTL for sobel_sw_new.
INFO: [VLOG 209-307] Generating Verilog RTL for sobel_sw_new.
INFO: [HLS 200-112] Total elapsed time: 11.62 seconds; peak allocated memory: 64.425 MB.
