#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu May 11 22:44:26 2017
# Process ID: 11340
# Current directory: W:/lib/hw/contrib/cores/spad_controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9084 W:\lib\hw\contrib\cores\spad_controller\spad_controller.xpr
# Log file: W:/lib/hw/contrib/cores/spad_controller/vivado.log
# Journal file: W:/lib/hw/contrib/cores/spad_controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/lib/hw/contrib/cores/spad_controller/spad_controller.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 715.117 ; gain = 94.305
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 923f1d9abd884dcc9bf7ef8035a851ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spad_manager_tb_behav xil_defaultlib.spad_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.read_process_manager_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.spad_manager
Compiling module xil_defaultlib.spad_sim
Compiling module xil_defaultlib.spad_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spad_manager_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/xsim.dir/spad_manager_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 11 22:53:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "spad_manager_tb_behav -key {Behavioral:sim_1:Functional:spad_manager_tb} -tclbatch {spad_manager_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source spad_manager_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spad_manager_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 731.402 ; gain = 6.125
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 923f1d9abd884dcc9bf7ef8035a851ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spad_manager_tb_behav xil_defaultlib.spad_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.read_process_manager_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.spad_manager
Compiling module xil_defaultlib.spad_sim
Compiling module xil_defaultlib.spad_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spad_manager_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 767.387 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_bp {W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v} 139
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:104]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 923f1d9abd884dcc9bf7ef8035a851ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spad_manager_tb_behav xil_defaultlib.spad_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.read_process_manager_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.spad_manager
Compiling module xil_defaultlib.spad_sim
Compiling module xil_defaultlib.spad_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spad_manager_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 768.148 ; gain = 0.000
step
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 141
run 10 ns
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
step
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/glbl.v" Line 52
run 10 ns
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 10 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 20 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 30 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
step
Stopped at time : 30 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" Line 94
run 10 ns
Stopped at time : 40 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 50 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 60 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 70 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 80 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 90 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 100 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 110 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 120 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
run 10 ns
Stopped at time : 130 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 139
step
Stopped at time : 130 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" Line 94
step
Stopped at time : 130 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 146
remove_bps -file {W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v} -line 139
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:106]
ERROR: [VRFC 10-1280] procedural assignment to a non-register time_from_address_change_ns is not permitted, left-hand side should be reg/integer/time/genvar [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register time_from_address_change_ns is not permitted, left-hand side should be reg/integer/time/genvar [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register time_from_row_group_change_ns is not permitted, left-hand side should be reg/integer/time/genvar [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:77]
ERROR: [VRFC 10-1280] procedural assignment to a non-register time_from_row_group_change_ns is not permitted, left-hand side should be reg/integer/time/genvar [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:77]
ERROR: [VRFC 10-1040] module spad_sim ignored due to previous errors [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:106]
ERROR: [VRFC 10-1280] procedural assignment to a non-register time_from_address_change_ns is not permitted, left-hand side should be reg/integer/time/genvar [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register time_from_address_change_ns is not permitted, left-hand side should be reg/integer/time/genvar [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register time_from_row_group_change_ns is not permitted, left-hand side should be reg/integer/time/genvar [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:77]
ERROR: [VRFC 10-1280] procedural assignment to a non-register time_from_row_group_change_ns is not permitted, left-hand side should be reg/integer/time/genvar [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:77]
ERROR: [VRFC 10-1040] module spad_sim ignored due to previous errors [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 923f1d9abd884dcc9bf7ef8035a851ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spad_manager_tb_behav xil_defaultlib.spad_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.read_process_manager_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.spad_manager
Compiling module xil_defaultlib.spad_sim
Compiling module xil_defaultlib.spad_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spad_manager_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 789.609 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_bp {W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v} 134
run 10 ns
run 10 ns
Stopped at time : 120 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 134
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 923f1d9abd884dcc9bf7ef8035a851ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spad_manager_tb_behav xil_defaultlib.spad_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.read_process_manager_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.spad_manager
Compiling module xil_defaultlib.spad_sim
Compiling module xil_defaultlib.spad_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spad_manager_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/xsim.dir/spad_manager_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 11 23:58:34 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "spad_manager_tb_behav -key {Behavioral:sim_1:Functional:spad_manager_tb} -tclbatch {spad_manager_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source spad_manager_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spad_manager_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 822.063 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_bp {W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v} 126
run 10 ns
run 10 ns
run 10 ns
run 10 ns
remove_bps -file {W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v} -line 126
add_bp {W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v} 129
run 10 ns
run 10 ns
run 10 ns
Stopped at time : 120 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 129
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v} 122
run 10 ns
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 129
run 10 ns
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 129
run 10 ns
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 122
run 10 ns
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 129
step
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 132
run 10 ns
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 129
run 10 ns
Stopped at time : 10 ns : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 122
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 923f1d9abd884dcc9bf7ef8035a851ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spad_manager_tb_behav xil_defaultlib.spad_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.read_process_manager_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.spad_manager
Compiling module xil_defaultlib.spad_sim
Compiling module xil_defaultlib.spad_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spad_manager_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 122 in file 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v' not restored because it is no longer a breakable line.
Stopped at time : 0 fs : File "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 823.988 ; gain = 0.000
remove_bps -file {W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v} -line 129
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 923f1d9abd884dcc9bf7ef8035a851ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spad_manager_tb_behav xil_defaultlib.spad_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.read_process_manager_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.spad_manager
Compiling module xil_defaultlib.spad_sim
Compiling module xil_defaultlib.spad_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spad_manager_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 823.988 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 923f1d9abd884dcc9bf7ef8035a851ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spad_manager_tb_behav xil_defaultlib.spad_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.read_process_manager_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.spad_manager
Compiling module xil_defaultlib.spad_sim
Compiling module xil_defaultlib.spad_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spad_manager_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 823.988 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:112]
ERROR: [VRFC 10-91] reset is not declared [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:114]
ERROR: [VRFC 10-91] reset is not declared [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:117]
ERROR: [VRFC 10-1040] module spad_sim ignored due to previous errors [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'spad_manager_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
"xvlog -m64 --relax -prj spad_manager_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sources_1/new/read_process_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_process_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_ctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_ctrl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_manager_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_manager_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spad_sim
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [W:/lib/hw/contrib/cores/spad_controller/spad_controller.srcs/sim_1/new/spad_sim.v:113]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/lib/hw/contrib/cores/spad_controller/spad_controller.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 923f1d9abd884dcc9bf7ef8035a851ba --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spad_manager_tb_behav xil_defaultlib.spad_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.read_process_manager_default
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.spad_manager
Compiling module xil_defaultlib.spad_sim
Compiling module xil_defaultlib.spad_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spad_manager_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 12 09:25:31 2017...
