// Seed: 1388592106
module module_0 ();
  wire id_2, id_3;
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    output wand id_2,
    output logic id_3,
    output supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply0 id_7,
    input logic id_8
);
  logic id_10 = id_8;
  module_0 modCall_1 ();
  assign id_3 = 1;
  always begin : LABEL_0
    id_10 <= id_8;
    begin : LABEL_0
      id_3 <= id_0;
      begin : LABEL_0
        if (id_6(1'd0));
      end
    end
    wait (id_10) $display(&1);
  end
  assign id_2 = 1;
  wire id_11, id_12;
endmodule
