{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615308692470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615308692486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 10:51:32 2021 " "Processing started: Tue Mar 09 10:51:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615308692486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308692486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CONTROLLER -c CONTROLLER " "Command: quartus_map --read_settings_files=on --write_settings_files=off CONTROLLER -c CONTROLLER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308692486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615308694156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615308694156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rxserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RXSERIAL-behavior " "Found design unit 1: RXSERIAL-behavior" {  } { { "RXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/RXSERIAL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727206 ""} { "Info" "ISGN_ENTITY_NAME" "1 RXSERIAL " "Found entity 1: RXSERIAL" {  } { { "RXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/RXSERIAL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308727206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file txserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TXSERIAL-behavior " "Found design unit 1: TXSERIAL-behavior" {  } { { "TXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/TXSERIAL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727224 ""} { "Info" "ISGN_ENTITY_NAME" "1 TXSERIAL " "Found entity 1: TXSERIAL" {  } { { "TXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/TXSERIAL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308727224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 3 1 " "Found 3 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-FSM_1P " "Found design unit 1: spi_master-FSM_1P" {  } { { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spi_master-FSM_2P " "Found design unit 2: spi_master-FSM_2P" {  } { { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727237 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308727237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-bhv " "Found design unit 1: clock_div-bhv" {  } { { "clock_div.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/clock_div.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727252 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/clock_div.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308727252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accel_driver.vhd 3 1 " "Found 3 design units, including 1 entities, in source file accel_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accel_driver-fsm_1p " "Found design unit 1: accel_driver-fsm_1p" {  } { { "accel_driver.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/accel_driver.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727266 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 accel_driver-fsm_2p " "Found design unit 2: accel_driver-fsm_2p" {  } { { "accel_driver.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/accel_driver.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727266 ""} { "Info" "ISGN_ENTITY_NAME" "1 accel_driver " "Found entity 1: accel_driver" {  } { { "accel_driver.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/accel_driver.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308727266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-behavior " "Found design unit 1: CONTROLLER-behavior" {  } { { "CONTROLLER.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727280 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308727280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/promedio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/promedio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROMEDIO-behavior " "Found design unit 1: PROMEDIO-behavior" {  } { { "output_files/PROMEDIO.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727302 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROMEDIO " "Found entity 1: PROMEDIO" {  } { { "output_files/PROMEDIO.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308727302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308727302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROLLER " "Elaborating entity \"CONTROLLER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615308727700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_master spi_master:U0 A:fsm_1p " "Elaborating entity \"spi_master\" using architecture \"A:fsm_1p\" for hierarchy \"spi_master:U0\"" {  } { { "CONTROLLER.vhd" "U0" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308727871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div spi_master:U0\|clock_div:U_CLOCK_DIV " "Elaborating entity \"clock_div\" for hierarchy \"spi_master:U0\|clock_div:U_CLOCK_DIV\"" {  } { { "spi_master.vhd" "U_CLOCK_DIV" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308727880 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable clock_div.vhd(40) " "VHDL Process Statement warning at clock_div.vhd(40): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/clock_div.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615308727909 "|CONTROLLER|spi_master:U0|clock_div:U_CLOCK_DIV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "polarity clock_div.vhd(44) " "VHDL Process Statement warning at clock_div.vhd(44): signal \"polarity\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/clock_div.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1615308727909 "|CONTROLLER|spi_master:U0|clock_div:U_CLOCK_DIV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "accel_driver accel_driver:U1 A:fsm_1p " "Elaborating entity \"accel_driver\" using architecture \"A:fsm_1p\" for hierarchy \"accel_driver:U1\"" {  } { { "CONTROLLER.vhd" "U1" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308727927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regTest accel_driver.vhd(46) " "Verilog HDL or VHDL warning at accel_driver.vhd(46): object \"regTest\" assigned a value but never read" {  } { { "accel_driver.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/accel_driver.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615308727963 "|CONTROLLER|accel_driver:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXSERIAL TXSERIAL:U2 " "Elaborating entity \"TXSERIAL\" for hierarchy \"TXSERIAL:U2\"" {  } { { "CONTROLLER.vhd" "U2" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308727996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROMEDIO PROMEDIO:U3 " "Elaborating entity \"PROMEDIO\" for hierarchy \"PROMEDIO:U3\"" {  } { { "CONTROLLER.vhd" "U3" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308728007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXSERIAL PROMEDIO:U3\|RXSERIAL:U0 " "Elaborating entity \"RXSERIAL\" for hierarchy \"PROMEDIO:U3\|RXSERIAL:U0\"" {  } { { "output_files/PROMEDIO.vhd" "U0" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308728017 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PROMEDIO:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PROMEDIO:U3\|Div0\"" {  } { { "output_files/PROMEDIO.vhd" "Div0" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1615308732888 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1615308732888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROMEDIO:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PROMEDIO:U3\|lpm_divide:Div0\"" {  } { { "output_files/PROMEDIO.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308733651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROMEDIO:U3\|lpm_divide:Div0 " "Instantiated megafunction \"PROMEDIO:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615308733651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615308733651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615308733651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615308733651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615308733651 ""}  } { { "output_files/PROMEDIO.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/output_files/PROMEDIO.vhd" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615308733651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308734578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308734578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308734943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308734943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308735379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308735379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308735903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308735903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308736326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308736326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308736610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308736610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615308736904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308736904 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1615308738626 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1615308738626 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 13 -1 0 } } { "CONTROLLER.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/CONTROLLER.vhd" 121 -1 0 } } { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 90 -1 0 } } { "TXSERIAL.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/TXSERIAL.vhd" 16 -1 0 } } { "clock_div.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/clock_div.vhd" 40 -1 0 } } { "spi_master.vhd" "" { Text "C:/Users/diego/Documents/Tecnologico/semestre4/Logica_progra/Evidencia Final Chika Shioriko XVI/spi_master.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1615308738682 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1615308738682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615308741919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615308753429 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615308753429 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1611 " "Implemented 1611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615308754118 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615308754118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1592 " "Implemented 1592 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615308754118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615308754118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615308754298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 10:52:34 2021 " "Processing ended: Tue Mar 09 10:52:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615308754298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615308754298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615308754298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615308754298 ""}
