#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jun 01 19:39:04 2017
# Process ID: 4492
# Current directory: F:/VivadoProject/MobileCharger
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1108 F:\VivadoProject\MobileCharger\MobileCharger.xpr
# Log file: F:/VivadoProject/MobileCharger/vivado.log
# Journal file: F:/VivadoProject/MobileCharger\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/VivadoProject/MobileCharger/MobileCharger.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/install/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 752.359 ; gain = 145.406
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: MobileCharger_TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 777.445 ; gain = 567.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MobileCharger_TOP' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/MobileCharger_TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'FreqDiv' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/FreqDiv.v:23]
	Parameter Par_100M bound to: 50000000 - type: integer 
	Parameter Par_1k bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FreqDiv' (1#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/FreqDiv.v:23]
WARNING: [Synth 8-350] instance 'FreqDiv' of module 'FreqDiv' requires 6 connections, but only 3 given [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/MobileCharger_TOP.v:42]
INFO: [Synth 8-638] synthesizing module 'ControlCircuit' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/ControlCircuit.v:23]
INFO: [Synth 8-638] synthesizing module 'PreKey' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/PreKey.v:23]
	Parameter INITIAL bound to: 0 - type: integer 
	Parameter ZERO bound to: 1 - type: integer 
	Parameter COIN bound to: 2 - type: integer 
	Parameter COUNTDOWN bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PreKey' (2#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/PreKey.v:23]
INFO: [Synth 8-638] synthesizing module 'Shift' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/Shift.v:23]
INFO: [Synth 8-638] synthesizing module 'PosedgeShift' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/PosedgeShift.v:23]
INFO: [Synth 8-256] done synthesizing module 'PosedgeShift' (3#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/PosedgeShift.v:23]
INFO: [Synth 8-638] synthesizing module 'DelayPosedge' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/DelayPosedge.v:23]
INFO: [Synth 8-256] done synthesizing module 'DelayPosedge' (4#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/DelayPosedge.v:23]
INFO: [Synth 8-256] done synthesizing module 'Shift' (5#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/Shift.v:23]
WARNING: [Synth 8-350] instance 'Shift' of module 'Shift' requires 8 connections, but only 6 given [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/ControlCircuit.v:69]
INFO: [Synth 8-638] synthesizing module 'Money_Time' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/Money_Time.v:23]
INFO: [Synth 8-256] done synthesizing module 'Money_Time' (6#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/Money_Time.v:23]
INFO: [Synth 8-638] synthesizing module 'TimeCountDown' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/TimeCountDown.v:23]
	Parameter COUNTDOWN bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'TimeCountDown' (7#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/TimeCountDown.v:23]
INFO: [Synth 8-638] synthesizing module 'StartButton' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/StartButton.v:23]
	Parameter INITIAL bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'StartButton' (8#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/StartButton.v:23]
INFO: [Synth 8-638] synthesizing module 'TensTimer' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/TensTimer.v:23]
	Parameter ZERO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'TensTimer' (9#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/TensTimer.v:23]
INFO: [Synth 8-638] synthesizing module 'CoreState' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/CoreState.v:25]
	Parameter INITIAL bound to: 0 - type: integer 
	Parameter ZERO bound to: 1 - type: integer 
	Parameter COIN bound to: 2 - type: integer 
	Parameter COUNTDOWN bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CoreState' (10#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/CoreState.v:25]
INFO: [Synth 8-256] done synthesizing module 'ControlCircuit' (11#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/ControlCircuit.v:23]
INFO: [Synth 8-638] synthesizing module 'KeyDriver' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/KeyDriver.v:23]
	Parameter SCAN_COL0 bound to: 4'b1110 
	Parameter SCAN_COL1 bound to: 4'b1101 
	Parameter SCAN_COL2 bound to: 4'b1011 
	Parameter SCAN_COL3 bound to: 4'b0111 
	Parameter NO_KEY_PRESSED bound to: 4'b0000 
	Parameter KEY_PRESSED bound to: 4'b1111 
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/KeyDriver.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/KeyDriver.v:143]
INFO: [Synth 8-155] case statement is not full and has no default [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/KeyDriver.v:109]
INFO: [Synth 8-256] done synthesizing module 'KeyDriver' (12#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/KeyDriver.v:23]
INFO: [Synth 8-638] synthesizing module 'DISP' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/DISP.v:23]
INFO: [Synth 8-638] synthesizing module 'DISP_Scan' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/DISP_Scan.v:23]
	Parameter reg0 bound to: 8'b00000011 
	Parameter reg1 bound to: 8'b10011111 
	Parameter reg2 bound to: 8'b00100101 
	Parameter reg3 bound to: 8'b00001101 
	Parameter reg4 bound to: 8'b10011001 
	Parameter reg5 bound to: 8'b01001001 
	Parameter reg6 bound to: 8'b01000001 
	Parameter reg7 bound to: 8'b00011111 
	Parameter reg8 bound to: 8'b00000001 
	Parameter reg9 bound to: 8'b00001001 
	Parameter rega bound to: 8'b00010001 
	Parameter regb bound to: 8'b11000001 
	Parameter regc bound to: 8'b01100011 
	Parameter regd bound to: 8'b10000101 
	Parameter rege bound to: 8'b01100001 
	Parameter regf bound to: 8'b01110001 
INFO: [Synth 8-256] done synthesizing module 'DISP_Scan' (13#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/DISP_Scan.v:23]
INFO: [Synth 8-638] synthesizing module 'DISP_Select' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/DISP_Select.v:23]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S2 bound to: 2 - type: integer 
	Parameter S3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/DISP_Select.v:39]
INFO: [Synth 8-256] done synthesizing module 'DISP_Select' (14#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/DISP_Select.v:23]
INFO: [Synth 8-638] synthesizing module 'SlakeCol' [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/SlakeCol.v:23]
	Parameter INITIAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SlakeCol' (15#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/SlakeCol.v:23]
INFO: [Synth 8-256] done synthesizing module 'DISP' (16#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/DISP.v:23]
INFO: [Synth 8-256] done synthesizing module 'MobileCharger_TOP' (17#1) [F:/VivadoProject/MobileCharger/MobileCharger.srcs/sources_1/new/MobileCharger_TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 806.613 ; gain = 597.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 806.613 ; gain = 597.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/VivadoProject/MobileCharger/MobileCharger.srcs/constrs_1/new/MoblieCharger_PIN.xdc]
Finished Parsing XDC File [F:/VivadoProject/MobileCharger/MobileCharger.srcs/constrs_1/new/MoblieCharger_PIN.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 1098.898 ; gain = 889.332
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1098.898 ; gain = 339.434
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 01 20:21:43 2017...
