****************************************
Report : report clock qor
        -type power
        -nosplit
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Thu Nov 21 14:08:05 2024
****************************************
Information: Activity for scenario norm.ssgnp0p72v125c.rcworst_CCworst was cached, no propagation required. (POW-005)
Information: Activity for scenario norm.ffgnp0p88vm40c.rcbest_CCbest was cached, no propagation required. (POW-005)
Information: Activity for scenario norm.tt0p8v85c.typical_CCworst was cached, no propagation required. (POW-005)


==============================
==== Power (per scenario) ====
==============================

Clock                               ClkTree        ClkTree           Sink            Net          Total
                                    Leakage       Internal       Internal      Switching        Dynamic          Total
                                  (stdcell)      (stdcell)      (stdcell)         (nets)          Power          Power
                                       (nW)           (nW)           (nW)           (nW)           (nW)           (nW)
------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Corner: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                              361.3163            N/A            N/A            N/A            N/A            N/A
------------------------------------------------------------------------------------------------------------------------
Total                              361.3163            N/A            N/A            N/A            N/A            N/A

### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Corner: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                             6425.8854            N/A            N/A            N/A            N/A            N/A
------------------------------------------------------------------------------------------------------------------------
Total                             6425.8854            N/A            N/A            N/A            N/A            N/A

### Mode: norm.tt0p8v85c.typical_CCworst, Corner: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                             6528.5316            N/A            N/A            N/A            N/A            N/A
------------------------------------------------------------------------------------------------------------------------
Total                             6528.5316            N/A            N/A            N/A            N/A            N/A

1
