report number csl tr 87 339 institution stanford university computer systems laboratory title mips x the external interface author salz arturo author agarwal anant author chow paul date november 1987 abstract mips x is a 20 mips peak vlsi processor designed at stanford university this document describes the external interface of mips x and the organization of the mips x processor system including the external cache and coprocessors the external interface has been designed to optimize the paths between the processor the external cache and the coprocessors the signals used by the processor and their timing are documented here signal use and timings during exceptions and cache misses are also shown ftp reports stanford edu pub cstr reports csl tr 87 339 csl tr 87 339 pdf
