git clone --depth 1 --no-tags https://github.com/xc720/EEE2Rover_627.git f:/verilog_sva_gh_scraper/data/full_repos/507990055
git clone --depth 1 --no-tags https://github.com/replica455/Watchdog-RTL-to-GDSII-Flow.git f:/verilog_sva_gh_scraper/data/full_repos/508012015
git clone --depth 1 --no-tags https://github.com/seckingezer/Asic_tryout.git f:/verilog_sva_gh_scraper/data/full_repos/508331744
git clone --depth 1 --no-tags https://github.com/talhaiqbal-10xe/buffer.git f:/verilog_sva_gh_scraper/data/full_repos/510330889
git clone --depth 1 --no-tags https://github.com/apollo-heidal/tang-nano-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/510508388
git clone --depth 1 --no-tags https://github.com/avcolgate/TCL-maker.git f:/verilog_sva_gh_scraper/data/full_repos/510701351
git clone --depth 1 --no-tags https://github.com/abrahamjdn/Risc-V.git f:/verilog_sva_gh_scraper/data/full_repos/508596864
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_DT.git f:/verilog_sva_gh_scraper/data/full_repos/508685864
git clone --depth 1 --no-tags https://github.com/antonblaise/CAD-assignment-batch05.git f:/verilog_sva_gh_scraper/data/full_repos/509691520
git clone --depth 1 --no-tags https://github.com/AntonKrug/verilog_experiments.git f:/verilog_sva_gh_scraper/data/full_repos/509872907
git clone --depth 1 --no-tags https://github.com/Athanasioschourlias/Mips-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/509499516
git clone --depth 1 --no-tags https://github.com/bokukubo/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/506985444
git clone --depth 1 --no-tags https://github.com/DaveDuck321/VoyageRISCV.git f:/verilog_sva_gh_scraper/data/full_repos/507003756
git clone --depth 1 --no-tags https://github.com/ChairImpSec/COMAR.git f:/verilog_sva_gh_scraper/data/full_repos/507247883
git clone --depth 1 --no-tags https://github.com/talhaiqbal-10xe/demosiacing.git f:/verilog_sva_gh_scraper/data/full_repos/506574937
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/ALU-code.git f:/verilog_sva_gh_scraper/data/full_repos/506640542
git clone --depth 1 --no-tags https://github.com/HARSHIL156/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/506636478
git clone --depth 1 --no-tags https://github.com/Itsyashraj/Clock-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/507078971
git clone --depth 1 --no-tags https://github.com/luckjack00/test.git f:/verilog_sva_gh_scraper/data/full_repos/512390652
git clone --depth 1 --no-tags https://github.com/asd0012/Digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/509515151
git clone --depth 1 --no-tags https://github.com/akshay142002/uart_transmitter_and_reciever.git f:/verilog_sva_gh_scraper/data/full_repos/509521572
git clone --depth 1 --no-tags https://github.com/choiy4432/Shift_register.git f:/verilog_sva_gh_scraper/data/full_repos/510105517
git clone --depth 1 --no-tags https://github.com/neushaj/Tanh-x-Hardware-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/507913614
git clone --depth 1 --no-tags https://github.com/chen-yy20/MIPSpipeline.git f:/verilog_sva_gh_scraper/data/full_repos/511147938
git clone --depth 1 --no-tags https://github.com/Fredaumskrt/Arquitetura-de-Computadores-I.git f:/verilog_sva_gh_scraper/data/full_repos/511193385
git clone --depth 1 --no-tags https://github.com/dinazak/ALU_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/508351843
git clone --depth 1 --no-tags https://github.com/serpret/i2c_slv_single_byte.git f:/verilog_sva_gh_scraper/data/full_repos/512518165
git clone --depth 1 --no-tags https://github.com/sanjaysattva/Verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/509329356
git clone --depth 1 --no-tags https://github.com/joaovclobo/TP2-OC1-CAMINHO_DE_DADOS.git f:/verilog_sva_gh_scraper/data/full_repos/509554209
git clone --depth 1 --no-tags https://github.com/Dalei-Jiang/Tower-Defense-game---Guard-radish.git f:/verilog_sva_gh_scraper/data/full_repos/509665368
git clone --depth 1 --no-tags https://github.com/YinChian/Normal-HW4.git f:/verilog_sva_gh_scraper/data/full_repos/509809194
git clone --depth 1 --no-tags https://github.com/gjaskula99/Verilog-32-bit-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/509347080
git clone --depth 1 --no-tags https://github.com/Anjanamb/Downsampling-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/509715362
git clone --depth 1 --no-tags https://github.com/ysyx-ta/alu.git f:/verilog_sva_gh_scraper/data/full_repos/511872309
git clone --depth 1 --no-tags https://github.com/parsakv/ARM-Proccesor.git f:/verilog_sva_gh_scraper/data/full_repos/512396756
git clone --depth 1 --no-tags https://github.com/Sachin09032k/16-Bit-CPU-Implementation-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/511413213
git clone --depth 1 --no-tags https://github.com/yashgupta26/Dual-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/512104971
git clone --depth 1 --no-tags https://github.com/ajay-763/LC-3-Microarchitecture-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/512135108
git clone --depth 1 --no-tags https://github.com/jinyoung7165/2022EmbeddedSystem.git f:/verilog_sva_gh_scraper/data/full_repos/511930862
git clone --depth 1 --no-tags https://github.com/Ye-Jinhong/AdderProject.git f:/verilog_sva_gh_scraper/data/full_repos/512082603
git clone --depth 1 --no-tags https://github.com/SaiSatwik2226/Implementation-of-Various-Transmission-Protocols-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/510969737
git clone --depth 1 --no-tags https://github.com/clique2015/stack-embedded-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/506984841
git clone --depth 1 --no-tags https://github.com/Nandagopal-R/Power-function.git f:/verilog_sva_gh_scraper/data/full_repos/506860285
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/ImageProcessing-.git f:/verilog_sva_gh_scraper/data/full_repos/508806471
git clone --depth 1 --no-tags https://github.com/XihangDeng/HDL-Bits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/508866535
git clone --depth 1 --no-tags https://github.com/Bill2107/FPGA_DVI_CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/510293688
git clone --depth 1 --no-tags https://github.com/SharathRajM/Difference-between-negation-and-logical-negation-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/510119968
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/RTL-to-GDS-Implementaton-of-Low-Power-Configurable-Multi-Clock-Digital-System-.git f:/verilog_sva_gh_scraper/data/full_repos/510349877
git clone --depth 1 --no-tags https://github.com/Shehab-Naga/washing-machine-controller.git f:/verilog_sva_gh_scraper/data/full_repos/510399640
git clone --depth 1 --no-tags https://github.com/pedrommaiaa/BLED.git f:/verilog_sva_gh_scraper/data/full_repos/510505027
git clone --depth 1 --no-tags https://github.com/headlessdevice/esp32-s3-breathectrl.git f:/verilog_sva_gh_scraper/data/full_repos/510694500
git clone --depth 1 --no-tags https://github.com/mkkassem/clearx.git f:/verilog_sva_gh_scraper/data/full_repos/510688988
git clone --depth 1 --no-tags https://github.com/smx-mc/Pacey.git f:/verilog_sva_gh_scraper/data/full_repos/508079177
git clone --depth 1 --no-tags https://github.com/thkim2031/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/507781657
git clone --depth 1 --no-tags https://github.com/tim108108/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/506898670
git clone --depth 1 --no-tags https://github.com/yuchengwang1121/IC_Contest_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/508227513
git clone --depth 1 --no-tags https://github.com/aman-saini-10/32-bit-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/510064351
git clone --depth 1 --no-tags https://github.com/subramanyakrishna/aes.git f:/verilog_sva_gh_scraper/data/full_repos/507931283
git clone --depth 1 --no-tags https://github.com/ViduraErandika/Image-Desampling-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/508569284
git clone --depth 1 --no-tags https://github.com/tanvirarafin/nvdla_hw.git f:/verilog_sva_gh_scraper/data/full_repos/507446613
git clone --depth 1 --no-tags https://github.com/jaquerinte/space_controller_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/507383616
git clone --depth 1 --no-tags https://github.com/briansune/Si5338-and-Si5351-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/506997635
git clone --depth 1 --no-tags https://github.com/KevinJudeConcessao/verilog-programs.git f:/verilog_sva_gh_scraper/data/full_repos/507759131
git clone --depth 1 --no-tags https://github.com/xxxxxinyu/CO_LAB2-Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/507810159
git clone --depth 1 --no-tags https://github.com/xxxxxinyu/CO_LAB4-Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/507814984
git clone --depth 1 --no-tags https://github.com/zViolett/Soc-SNN.git f:/verilog_sva_gh_scraper/data/full_repos/511152137
git clone --depth 1 --no-tags https://github.com/AlexBrionesG/SPWM.git f:/verilog_sva_gh_scraper/data/full_repos/511941531
git clone --depth 1 --no-tags https://github.com/Watsonashzs/Openroad.git f:/verilog_sva_gh_scraper/data/full_repos/512127352
git clone --depth 1 --no-tags https://github.com/sayam-naqvi/Bfloat-FPU.git f:/verilog_sva_gh_scraper/data/full_repos/511994532
git clone --depth 1 --no-tags https://github.com/Prasoon-Garg/4-Bit-CLA.git f:/verilog_sva_gh_scraper/data/full_repos/511246100
git clone --depth 1 --no-tags https://github.com/KVREDDY1998/Voting-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/510704265
git clone --depth 1 --no-tags https://github.com/suhanbrevenkar/UE19CS206-Digital-Design-and-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/510367565
git clone --depth 1 --no-tags https://github.com/ercihankara/verilog-project.git f:/verilog_sva_gh_scraper/data/full_repos/509505102
git clone --depth 1 --no-tags https://github.com/ateeque-ahmed/RISC-V-Pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/509952359
git clone --depth 1 --no-tags https://github.com/Arquitectura-Computacional/RISC-V-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/511764737
git clone --depth 1 --no-tags https://github.com/JacksonECO/unifei_eldt15_mips.git f:/verilog_sva_gh_scraper/data/full_repos/512250405
git clone --depth 1 --no-tags https://github.com/vinayak1106/VGA-main1.git f:/verilog_sva_gh_scraper/data/full_repos/509806909
git clone --depth 1 --no-tags https://github.com/yLYXZG1000/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/509867208
git clone --depth 1 --no-tags https://github.com/nabadawy/Chameleon_SoC_with-SST26VF080A-flash-.git f:/verilog_sva_gh_scraper/data/full_repos/509907136
git clone --depth 1 --no-tags https://github.com/ramtej1/UTH.git f:/verilog_sva_gh_scraper/data/full_repos/510165449
git clone --depth 1 --no-tags https://github.com/pradyu152002/My-new-SoC.git f:/verilog_sva_gh_scraper/data/full_repos/509109709
git clone --depth 1 --no-tags https://github.com/parthch10jun/5-Stage-Pipelined-RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/509494067
git clone --depth 1 --no-tags https://github.com/LBL-InternGroup/m.horner.git f:/verilog_sva_gh_scraper/data/full_repos/509260836
git clone --depth 1 --no-tags https://github.com/oscarpobletes/logic-circuits.git f:/verilog_sva_gh_scraper/data/full_repos/510150598
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/Verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/511294802
git clone --depth 1 --no-tags https://github.com/sos-git/IPs.git f:/verilog_sva_gh_scraper/data/full_repos/512059296
git clone --depth 1 --no-tags https://github.com/GrigoryYar/hdl_lib.git f:/verilog_sva_gh_scraper/data/full_repos/512474767
git clone --depth 1 --no-tags https://github.com/Devid123349/Sudoku-solver.git f:/verilog_sva_gh_scraper/data/full_repos/511623226
git clone --depth 1 --no-tags https://github.com/noemiabril/AtariST_SoCkit.git f:/verilog_sva_gh_scraper/data/full_repos/512307104
git clone --depth 1 --no-tags https://github.com/ollo20/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/509922605
git clone --depth 1 --no-tags https://github.com/gshimabuko/vector_hft.git f:/verilog_sva_gh_scraper/data/full_repos/509854279
git clone --depth 1 --no-tags https://github.com/LBL-InternGroup/Horner.v.git f:/verilog_sva_gh_scraper/data/full_repos/508881353
git clone --depth 1 --no-tags https://github.com/luiscarlos63/Zero_Risc.git f:/verilog_sva_gh_scraper/data/full_repos/508845842
git clone --depth 1 --no-tags https://github.com/Ahmed0100/mnist_dataset_classification_neural_network_ip_soc.git f:/verilog_sva_gh_scraper/data/full_repos/508605954
git clone --depth 1 --no-tags https://github.com/ElectroEnthu/4-bit-ALU-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/508572511
git clone --depth 1 --no-tags https://github.com/lxnjupt/VRB.git f:/verilog_sva_gh_scraper/data/full_repos/508513652
git clone --depth 1 --no-tags https://github.com/leehgyu13/systolic_array.git f:/verilog_sva_gh_scraper/data/full_repos/508618630
git clone --depth 1 --no-tags https://github.com/NikitaVolotovich/VGA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/506999529
git clone --depth 1 --no-tags https://github.com/thegux/ponteLevadica.git f:/verilog_sva_gh_scraper/data/full_repos/507463563
git clone --depth 1 --no-tags https://github.com/termias19/FMA_horneralgorithm.git f:/verilog_sva_gh_scraper/data/full_repos/507075167
