# References

1. 総務省, “令和6年度から新たに実施する電波資源拡大のための研究開発の基本計画書（案）に関する意見募集の結果及び提案の公募”, 2025, Avaliable at: https://www.soumu.go.jp/menu_news/s-news/01kiban09_02000504.html.

2. W. Chen et al., "A 21.8-41.6GHz Fast-Locking Sub-Sampling PLL with Dead Zone Automatic Controller Achieving 62.7-fs Jitter and −250.3dB FoM," *2022 IEEE Radio Frequency Integrated Circuits Symposium* (RFIC), Denver, CO, USA, 2022, pp. 159-162

3. H. Li, T. Xu, X. Meng, J. Yin, R. P. Martins and P. -I. Mak, "A 23.2-to-26-GHz Low-Jitter Fast-Locking Sub-Sampling PLL Based on a Function-Reused VCO-Buffer and a Type-I FLL With Rapid Phase Alignment," *in IEEE Journal of Solid-State Circuits*, vol. 59, no. 12, pp. 3952-3965, Dec. 2024

4. X. Yi et al., “A 93.4–104.8-GHz 57-mW fractional-N cascaded PLL with true in-phase injection-coupled QVCO in 65-nm CMOS technology,” *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 6, pp. 2370–2381, Jun. 2019.
   
5. N.-C. Kuo, J.-C. Chien, and A. M. Niknejad, “Design and analysis on bidirectionally and passively coupled QVCO with nonlinear coupler,” *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 4, pp. 1130–1141, Apr. 2015. 
6. A. Iesurum, D. Manente, F. Padovan, M. Bassi, and A. Bevilacqua, “Analysis and design of coupled PLL-based CMOS quadrature VCOs,” *IEEE J. Solid-State Circuits*, vol. 59, no. 1, pp. 294–306, Jan. 2024. 
7. A. Bevilacqua, C. Sandner, A. Gerosa, and A. Neviani, “Quadrature VCOs based on coupled PLLs,” *in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2007, pp. 2140–2143. 
8. B. Jiang and H. C. Luong, “A 7.9-GHz transformer-feedback quadrature oscillator with a noise-shifting coupling network,” *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2636–2646, Oct. 2017. 
9.  B. Jann et al., “A 5G sub-6GHz zero-IF and mm-wave IF transceiver with MIMO and carrier aggregation,” in Proc. *IEEE Int.Solid-State Circuits Conf. (ISSCC) Dig. Tech.Papers*, San Francisco, Feb. 2019, pp. 352–354. 
10.  H.-C. Park et al., “A 39GHz-band CMOS 16-channel phased-array transceiver IC with a companion dual-stream IF transceiver IC for 5G NR base-station applications,” *in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San
Francisco, 2020, pp. 76–78.
11.   A. Musa, R. Murakami, T. Sato, W. Chaivipas, K. Okada, and A. Matsuzawa, “A low phase noise quadrature injection locked frequency synthesizer for MM-wave applications,” *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2635–2649, Nov. 2011.
12.   F. Piri, M. Bassi, N. R. Lacaita, A. Mazzanti, and F. Svelto, “A PVT-tolerant >40-dB IRR, 44% fractional-bandwidth ultra-wideband mm-wave quadrature LO generator for 5G networks in 55-nm CMOS,” *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3576–3586, Dec. 2018.
---

*Last updated: [2025/07/30]*
