Task "Vivado IP Packager" successful.
Synthesis tool log: 

****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vivado_ip_package.tcl
# create_project prj_ip {} -part xc7z020clg484-1 -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/RnD/Current_Projects/Musawwir/Frameworks/HW/Simulink_Zedboard/CSC/hdl_prj/ipcore/RGB2Y_ip_v1_0/prj_ip'
# set_property ip_repo_paths {../../} [current_fileset]
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_src_Concat_Sig.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_src_RGB2Y.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_dut.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x32b.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_data_classic_ram_4x32b.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_data_classic.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_data.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x1b.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_ram_4x1b.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_TLAST_classic.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_TLAST.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_TUSER_classic.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_TUSER.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_axi4_stream_master.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_data_classic_block.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_data_block.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_block.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_TLAST_block.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_TUSER_classic_block.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_fifo_TUSER_block.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_axi4_stream_slave.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_axi_lite_module.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_addr_decoder.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip_axi_lite.v}
# add_files -norecurse {../hdl/verilog/RGB2Y_ip.v}
# set_property top RGB2Y_ip [get_filesets sources_1]
# set_property top RGB2Y_ip [get_filesets sim_1]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project -root_dir {../} -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/RnD/Current_Projects/Musawwir/Frameworks/HW/Simulink_Zedboard/CSC/hdl_prj/ipcore'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'e:/RnD/Current_Projects/Musawwir/Frameworks/HW/Simulink_Zedboard/CSC/hdl_prj/ipcore' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'e:/RnD/Current_Projects/Musawwir/Frameworks/HW/Simulink_Zedboard/CSC/hdl_prj/ipcore/RGB2Y_ip_v1_0/prj_ip'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'AXI4_Lite' of definition 'xilinx.com:interface:aximm:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'AXI4_Stream_Master' of definition 'xilinx.com:interface:axis:1.0'.
INFO: [IP_Flow 19-2228] Inferred bus interface 'AXI4_Stream_Slave' of definition 'xilinx.com:interface:axis:1.0'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'AXI4_Lite_ARESETN' as interface 'AXI4_Lite_ARESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI4_Lite_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'AXI4_Lite_ACLK' as interface 'AXI4_Lite_ACLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI4_Lite_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'AXI4_Lite'.
INFO: [IP_Flow 19-4728] Bus Interface 'AXI4_Lite_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'AXI4_Lite_ARESETN'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'IPCORE_RESETN' as interface 'IPCORE_RESETN'.
INFO: [IP_Flow 19-4728] Bus Interface 'IPCORE_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'IPCORE_CLK' as interface 'IPCORE_CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'IPCORE_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'IPCORE_RESETN'.
# set_property name RGB2Y_ip [ipx::current_core]
# set_property display_name RGB2Y_ip [ipx::current_core]
# set_property version {1.0} [ipx::current_core]
# set_property library {ip} [ipx::current_core]
# set_property supported_families {{zynq} {Production} {artix7} {Production} {kintex7} {Production} {virtex7} {Production}} [ipx::current_core]
WARNING: [IP_Flow 19-4623] Unrecognized family  virtex7.  Please verify spelling and reissue command to set the supported files.
# set_property taxonomy {{/HDL Coder Generated IP}} [ipx::current_core]
# set_property description {HDL Coder generated IP} [ipx::current_core]
# set_property core_revision 1712301625 [ipx::current_core]
# ipx::add_file {hdl/verilog/RGB2Y_ip_src_Concat_Sig.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_src_Concat_Sig.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_src_Concat_Sig.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_src_Concat_Sig.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_src_Concat_Sig.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_src_Concat_Sig.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_src_RGB2Y.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_src_RGB2Y.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_src_RGB2Y.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_src_RGB2Y.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_src_RGB2Y.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_src_RGB2Y.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_dut.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_dut.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_dut.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_dut.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_dut.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_dut.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x32b.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x32b.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x32b.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x32b.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x32b.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x32b.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_data_classic_ram_4x32b.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_data_classic_ram_4x32b.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_data_classic_ram_4x32b.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_data_classic_ram_4x32b.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_data_classic_ram_4x32b.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_data_classic_ram_4x32b.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_data_classic.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_data_classic.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_data_classic.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_data_classic.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_data_classic.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_data_classic.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_data.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_data.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_data.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_data.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_data.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_data.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x1b.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x1b.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x1b.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x1b.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x1b.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_SimpleDualPortRAM_4x1b.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_ram_4x1b.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_ram_4x1b.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_ram_4x1b.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_ram_4x1b.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_ram_4x1b.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_ram_4x1b.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TLAST_classic.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TLAST_classic.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TLAST.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TLAST.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TLAST.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TLAST.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TLAST.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TLAST.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TUSER_classic.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TUSER_classic.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TUSER_classic.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TUSER_classic.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TUSER_classic.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TUSER_classic.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TUSER.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TUSER.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TUSER.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TUSER.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TUSER.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TUSER.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_axi4_stream_master.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_axi4_stream_master.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_axi4_stream_master.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_axi4_stream_master.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_axi4_stream_master.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_axi4_stream_master.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_data_classic_block.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_data_classic_block.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_data_classic_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_data_classic_block.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_data_classic_block.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_data_classic_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_data_block.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_data_block.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_data_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_data_block.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_data_block.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_data_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_block.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_block.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_block.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_block.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TLAST_classic_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TLAST_block.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TLAST_block.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TLAST_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TLAST_block.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TLAST_block.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TLAST_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TUSER_classic_block.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TUSER_classic_block.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TUSER_classic_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TUSER_classic_block.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TUSER_classic_block.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TUSER_classic_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TUSER_block.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TUSER_block.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TUSER_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_fifo_TUSER_block.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_fifo_TUSER_block.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_fifo_TUSER_block.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_axi4_stream_slave.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_axi4_stream_slave.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_axi4_stream_slave.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_axi4_stream_slave.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_axi4_stream_slave.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_axi4_stream_slave.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_axi_lite_module.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_axi_lite_module.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_axi_lite_module.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_axi_lite_module.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_axi_lite_module.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_axi_lite_module.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_addr_decoder.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_addr_decoder.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_addr_decoder.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_addr_decoder.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_addr_decoder.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_addr_decoder.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_axi_lite.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_axi_lite.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_axi_lite.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip_axi_lite.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip_axi_lite.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip_axi_lite.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip.v} [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip.v} -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
# ipx::add_file {hdl/verilog/RGB2Y_ip.v} [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/RGB2Y_ip.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
# set_property type {{verilogSource}} [ipx::get_files {hdl/verilog/RGB2Y_ip.v} -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
# ipx::remove_all_bus_interface [ipx::current_core]
# ipx::remove_all_memory_map [ipx::current_core]
# ipx::add_bus_interface {AXI4_Lite} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:interface:aximm_rtl:1.0} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:interface:aximm:1.0} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# ipx::add_port_map {AWADDR} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_AWADDR} [ipx::get_port_maps AWADDR -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {AWVALID} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_AWVALID} [ipx::get_port_maps AWVALID -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {WDATA} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WDATA} [ipx::get_port_maps WDATA -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {WSTRB} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WSTRB} [ipx::get_port_maps WSTRB -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {WVALID} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WVALID} [ipx::get_port_maps WVALID -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {BREADY} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_BREADY} [ipx::get_port_maps BREADY -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {ARADDR} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARADDR} [ipx::get_port_maps ARADDR -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {ARVALID} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARVALID} [ipx::get_port_maps ARVALID -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {RREADY} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RREADY} [ipx::get_port_maps RREADY -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {AWREADY} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_AWREADY} [ipx::get_port_maps AWREADY -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {WREADY} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_WREADY} [ipx::get_port_maps WREADY -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {BRESP} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_BRESP} [ipx::get_port_maps BRESP -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {BVALID} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_BVALID} [ipx::get_port_maps BVALID -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {ARREADY} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARREADY} [ipx::get_port_maps ARREADY -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {RDATA} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RDATA} [ipx::get_port_maps RDATA -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {RRESP} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RRESP} [ipx::get_port_maps RRESP -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_port_map {RVALID} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_RVALID} [ipx::get_port_maps RVALID -of_objects [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_bus_interface {AXI4_Lite_signal_clock} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ACLK} [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]]
# ipx::add_bus_interface {AXI4_Lite_signal_reset} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:reset_rtl:1.0} [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:reset:1.0} [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]
# ipx::add_port_map {RST} [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Lite_ARESETN} [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_BUSIF} [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]
# set_property value {AXI4_Lite} [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_RESET} [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]
# set_property value {AXI4_Lite_ARESETN} [ipx::get_bus_parameters ASSOCIATED_RESET -of_objects [ipx::get_bus_interfaces AXI4_Lite_signal_clock -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {POLARITY} [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]
# set_property value {ACTIVE_LOW} [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces AXI4_Lite_signal_reset -of_objects [ipx::current_core]]]
# ipx::add_memory_map {AXI4_Lite} [ipx::current_core]
# set_property slave_memory_map_ref {AXI4_Lite} [ipx::get_bus_interfaces AXI4_Lite -of_objects [ipx::current_core]]
# ipx::add_address_block {reg0} [ipx::get_memory_maps AXI4_Lite -of_objects [ipx::current_core]]
# set_property range {65536} [ipx::get_address_blocks reg0 -of_objects [ipx::get_memory_maps AXI4_Lite -of_objects [ipx::current_core]]]
# ipx::add_bus_interface {AXI4_Stream_Master} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:interface:axis_rtl:1.0} [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:interface:axis:1.0} [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]
# set_property interface_mode {master} [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]
# ipx::add_port_map {TREADY} [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Stream_Master_TREADY} [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]]
# ipx::add_port_map {TDATA} [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Stream_Master_TDATA} [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]]
# ipx::add_port_map {TVALID} [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Stream_Master_TVALID} [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]]
# ipx::add_port_map {TLAST} [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Stream_Master_TLAST} [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]]
# ipx::add_port_map {TUSER} [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Stream_Master_TUSER} [ipx::get_port_maps TUSER -of_objects [ipx::get_bus_interfaces AXI4_Stream_Master -of_objects [ipx::current_core]]]
# ipx::add_bus_interface {AXI4_Stream_Slave} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:interface:axis_rtl:1.0} [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:interface:axis:1.0} [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]
# set_property interface_mode {slave} [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]
# ipx::add_port_map {TDATA} [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Stream_Slave_TDATA} [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]]
# ipx::add_port_map {TVALID} [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Stream_Slave_TVALID} [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]]
# ipx::add_port_map {TLAST} [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Stream_Slave_TLAST} [ipx::get_port_maps TLAST -of_objects [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]]
# ipx::add_port_map {TUSER} [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Stream_Slave_TUSER} [ipx::get_port_maps TUSER -of_objects [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]]
# ipx::add_port_map {TREADY} [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]
# set_property physical_name {AXI4_Stream_Slave_TREADY} [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces AXI4_Stream_Slave -of_objects [ipx::current_core]]]
# ipx::add_bus_interface {IPCORE_CLK} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:clock_rtl:1.0} [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:clock:1.0} [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]
# ipx::add_port_map {CLK} [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]
# set_property physical_name {IPCORE_CLK} [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]]
# ipx::add_bus_interface {IPCORE_RESETN} [ipx::current_core]
# set_property abstraction_type_vlnv {xilinx.com:signal:reset_rtl:1.0} [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]
# set_property bus_type_vlnv {xilinx.com:signal:reset:1.0} [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]
# ipx::add_port_map {RST} [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]
# set_property physical_name {IPCORE_RESETN} [ipx::get_port_maps RST -of_objects [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_RESET} [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]
# set_property value {IPCORE_RESETN} [ipx::get_bus_parameters ASSOCIATED_RESET -of_objects [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {POLARITY} [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]
# set_property value {ACTIVE_LOW} [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces IPCORE_RESETN -of_objects [ipx::current_core]]]
# ipx::add_bus_parameter {ASSOCIATED_BUSIF} [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]
# set_property value {AXI4_Stream_Master:AXI4_Stream_Slave} [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces IPCORE_CLK -of_objects [ipx::current_core]]]
# ipx::add_file_group -type {product_guide} {} [ipx::current_core]
# ipx::add_file {doc/doc_arch_axi4_lite_stream.jpg} [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
# set_property type {{image}} [ipx::get_files {doc/doc_arch_axi4_lite_stream.jpg} -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
# ipx::add_file {doc/free_running.jpg} [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
# set_property type {{image}} [ipx::get_files {doc/free_running.jpg} -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
# ipx::add_file {doc/CSC_ip_core_report.html} [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]
# set_property type {{html}} [ipx::get_files {doc/CSC_ip_core_report.html} -of_objects [ipx::get_file_groups xilinx_productguide -of_objects [ipx::current_core]]]
# ipx::add_file_group -type {misc} {} [ipx::current_core]
# ipx::add_file {include/RGB2Y_ip_addr.h} [ipx::get_file_groups xilinx_miscfiles -of_objects [ipx::current_core]]
# set_property type {{cSource}} [ipx::get_files {include/RGB2Y_ip_addr.h} -of_objects [ipx::get_file_groups xilinx_miscfiles -of_objects [ipx::current_core]]]
# ipx::create_xgui_files [ipx::current_core]
# ipx::check_integrity -quiet [ipx::current_core]
# ipx::save_core [ipx::current_core]
# ipx::archive_core {../RGB2Y_ip_v1_0.zip} [ipx::current_core]
# close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/RnD/Current_Projects/Musawwir/Frameworks/HW/Simulink_Zedboard/CSC/hdl_prj/ipcore/RGB2Y_ip_v1_0/prj_ip/prj_ip.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 30 16:25:33 2017...
# exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 16:25:33 2017...

Elapsed time is 10.2018 seconds.
